// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ICacheDataArray(
  input          clock,
  input          reset,
  input          io_write_valid,
  input  [7:0]   io_write_bits_virIdx,
  input  [511:0] io_write_bits_data,
  input  [3:0]   io_write_bits_waymask,
  input          io_write_bits_poison,
  input          io_read_0_valid,
  input  [7:0]   io_read_0_bits_vSetIdx_0,
  input  [7:0]   io_read_0_bits_vSetIdx_1,
  input          io_read_0_bits_waymask_0_0,
  input          io_read_0_bits_waymask_0_1,
  input          io_read_0_bits_waymask_0_2,
  input          io_read_0_bits_waymask_0_3,
  input          io_read_0_bits_waymask_1_0,
  input          io_read_0_bits_waymask_1_1,
  input          io_read_0_bits_waymask_1_2,
  input          io_read_0_bits_waymask_1_3,
  input  [5:0]   io_read_0_bits_blkOffset,
  input          io_read_1_valid,
  input  [7:0]   io_read_1_bits_vSetIdx_0,
  input  [7:0]   io_read_1_bits_vSetIdx_1,
  input          io_read_2_valid,
  input  [7:0]   io_read_2_bits_vSetIdx_0,
  input  [7:0]   io_read_2_bits_vSetIdx_1,
  output         io_read_3_ready,
  input          io_read_3_valid,
  input  [7:0]   io_read_3_bits_vSetIdx_0,
  input  [7:0]   io_read_3_bits_vSetIdx_1,
  output [63:0]  io_readResp_datas_0,
  output [63:0]  io_readResp_datas_1,
  output [63:0]  io_readResp_datas_2,
  output [63:0]  io_readResp_datas_3,
  output [63:0]  io_readResp_datas_4,
  output [63:0]  io_readResp_datas_5,
  output [63:0]  io_readResp_datas_6,
  output [63:0]  io_readResp_datas_7,
  output         io_readResp_codes_0,
  output         io_readResp_codes_1,
  output         io_readResp_codes_2,
  output         io_readResp_codes_3,
  output         io_readResp_codes_4,
  output         io_readResp_codes_5,
  output         io_readResp_codes_6,
  output         io_readResp_codes_7,
  input  [3:0]   boreChildrenBd_bore_array,
  input          boreChildrenBd_bore_all,
  input          boreChildrenBd_bore_req,
  output         boreChildrenBd_bore_ack,
  input          boreChildrenBd_bore_writeen,
  input          boreChildrenBd_bore_be,
  input  [8:0]   boreChildrenBd_bore_addr,
  input  [65:0]  boreChildrenBd_bore_indata,
  input          boreChildrenBd_bore_readen,
  input  [8:0]   boreChildrenBd_bore_addr_rd,
  output [65:0]  boreChildrenBd_bore_outdata,
  input  [4:0]   boreChildrenBd_bore_1_array,
  input          boreChildrenBd_bore_1_all,
  input          boreChildrenBd_bore_1_req,
  output         boreChildrenBd_bore_1_ack,
  input          boreChildrenBd_bore_1_writeen,
  input          boreChildrenBd_bore_1_be,
  input  [8:0]   boreChildrenBd_bore_1_addr,
  input  [65:0]  boreChildrenBd_bore_1_indata,
  input          boreChildrenBd_bore_1_readen,
  input  [8:0]   boreChildrenBd_bore_1_addr_rd,
  output [65:0]  boreChildrenBd_bore_1_outdata,
  input  [4:0]   boreChildrenBd_bore_2_array,
  input          boreChildrenBd_bore_2_all,
  input          boreChildrenBd_bore_2_req,
  output         boreChildrenBd_bore_2_ack,
  input          boreChildrenBd_bore_2_writeen,
  input          boreChildrenBd_bore_2_be,
  input  [8:0]   boreChildrenBd_bore_2_addr,
  input  [65:0]  boreChildrenBd_bore_2_indata,
  input          boreChildrenBd_bore_2_readen,
  input  [8:0]   boreChildrenBd_bore_2_addr_rd,
  output [65:0]  boreChildrenBd_bore_2_outdata,
  input  [5:0]   boreChildrenBd_bore_3_array,
  input          boreChildrenBd_bore_3_all,
  input          boreChildrenBd_bore_3_req,
  output         boreChildrenBd_bore_3_ack,
  input          boreChildrenBd_bore_3_writeen,
  input          boreChildrenBd_bore_3_be,
  input  [8:0]   boreChildrenBd_bore_3_addr,
  input  [65:0]  boreChildrenBd_bore_3_indata,
  input          boreChildrenBd_bore_3_readen,
  input  [8:0]   boreChildrenBd_bore_3_addr_rd,
  output [65:0]  boreChildrenBd_bore_3_outdata,
  input          sigFromSrams_bore_ram_hold,
  input          sigFromSrams_bore_ram_bypass,
  input          sigFromSrams_bore_ram_bp_clken,
  input          sigFromSrams_bore_ram_aux_clk,
  input          sigFromSrams_bore_ram_aux_ckbp,
  input          sigFromSrams_bore_ram_mcp_hold,
  input          sigFromSrams_bore_cgen,
  input          sigFromSrams_bore_1_ram_hold,
  input          sigFromSrams_bore_1_ram_bypass,
  input          sigFromSrams_bore_1_ram_bp_clken,
  input          sigFromSrams_bore_1_ram_aux_clk,
  input          sigFromSrams_bore_1_ram_aux_ckbp,
  input          sigFromSrams_bore_1_ram_mcp_hold,
  input          sigFromSrams_bore_1_cgen,
  input          sigFromSrams_bore_2_ram_hold,
  input          sigFromSrams_bore_2_ram_bypass,
  input          sigFromSrams_bore_2_ram_bp_clken,
  input          sigFromSrams_bore_2_ram_aux_clk,
  input          sigFromSrams_bore_2_ram_aux_ckbp,
  input          sigFromSrams_bore_2_ram_mcp_hold,
  input          sigFromSrams_bore_2_cgen,
  input          sigFromSrams_bore_3_ram_hold,
  input          sigFromSrams_bore_3_ram_bypass,
  input          sigFromSrams_bore_3_ram_bp_clken,
  input          sigFromSrams_bore_3_ram_aux_clk,
  input          sigFromSrams_bore_3_ram_aux_ckbp,
  input          sigFromSrams_bore_3_ram_mcp_hold,
  input          sigFromSrams_bore_3_cgen,
  input          sigFromSrams_bore_4_ram_hold,
  input          sigFromSrams_bore_4_ram_bypass,
  input          sigFromSrams_bore_4_ram_bp_clken,
  input          sigFromSrams_bore_4_ram_aux_clk,
  input          sigFromSrams_bore_4_ram_aux_ckbp,
  input          sigFromSrams_bore_4_ram_mcp_hold,
  input          sigFromSrams_bore_4_cgen,
  input          sigFromSrams_bore_5_ram_hold,
  input          sigFromSrams_bore_5_ram_bypass,
  input          sigFromSrams_bore_5_ram_bp_clken,
  input          sigFromSrams_bore_5_ram_aux_clk,
  input          sigFromSrams_bore_5_ram_aux_ckbp,
  input          sigFromSrams_bore_5_ram_mcp_hold,
  input          sigFromSrams_bore_5_cgen,
  input          sigFromSrams_bore_6_ram_hold,
  input          sigFromSrams_bore_6_ram_bypass,
  input          sigFromSrams_bore_6_ram_bp_clken,
  input          sigFromSrams_bore_6_ram_aux_clk,
  input          sigFromSrams_bore_6_ram_aux_ckbp,
  input          sigFromSrams_bore_6_ram_mcp_hold,
  input          sigFromSrams_bore_6_cgen,
  input          sigFromSrams_bore_7_ram_hold,
  input          sigFromSrams_bore_7_ram_bypass,
  input          sigFromSrams_bore_7_ram_bp_clken,
  input          sigFromSrams_bore_7_ram_aux_clk,
  input          sigFromSrams_bore_7_ram_aux_ckbp,
  input          sigFromSrams_bore_7_ram_mcp_hold,
  input          sigFromSrams_bore_7_cgen,
  input          sigFromSrams_bore_8_ram_hold,
  input          sigFromSrams_bore_8_ram_bypass,
  input          sigFromSrams_bore_8_ram_bp_clken,
  input          sigFromSrams_bore_8_ram_aux_clk,
  input          sigFromSrams_bore_8_ram_aux_ckbp,
  input          sigFromSrams_bore_8_ram_mcp_hold,
  input          sigFromSrams_bore_8_cgen,
  input          sigFromSrams_bore_9_ram_hold,
  input          sigFromSrams_bore_9_ram_bypass,
  input          sigFromSrams_bore_9_ram_bp_clken,
  input          sigFromSrams_bore_9_ram_aux_clk,
  input          sigFromSrams_bore_9_ram_aux_ckbp,
  input          sigFromSrams_bore_9_ram_mcp_hold,
  input          sigFromSrams_bore_9_cgen,
  input          sigFromSrams_bore_10_ram_hold,
  input          sigFromSrams_bore_10_ram_bypass,
  input          sigFromSrams_bore_10_ram_bp_clken,
  input          sigFromSrams_bore_10_ram_aux_clk,
  input          sigFromSrams_bore_10_ram_aux_ckbp,
  input          sigFromSrams_bore_10_ram_mcp_hold,
  input          sigFromSrams_bore_10_cgen,
  input          sigFromSrams_bore_11_ram_hold,
  input          sigFromSrams_bore_11_ram_bypass,
  input          sigFromSrams_bore_11_ram_bp_clken,
  input          sigFromSrams_bore_11_ram_aux_clk,
  input          sigFromSrams_bore_11_ram_aux_ckbp,
  input          sigFromSrams_bore_11_ram_mcp_hold,
  input          sigFromSrams_bore_11_cgen,
  input          sigFromSrams_bore_12_ram_hold,
  input          sigFromSrams_bore_12_ram_bypass,
  input          sigFromSrams_bore_12_ram_bp_clken,
  input          sigFromSrams_bore_12_ram_aux_clk,
  input          sigFromSrams_bore_12_ram_aux_ckbp,
  input          sigFromSrams_bore_12_ram_mcp_hold,
  input          sigFromSrams_bore_12_cgen,
  input          sigFromSrams_bore_13_ram_hold,
  input          sigFromSrams_bore_13_ram_bypass,
  input          sigFromSrams_bore_13_ram_bp_clken,
  input          sigFromSrams_bore_13_ram_aux_clk,
  input          sigFromSrams_bore_13_ram_aux_ckbp,
  input          sigFromSrams_bore_13_ram_mcp_hold,
  input          sigFromSrams_bore_13_cgen,
  input          sigFromSrams_bore_14_ram_hold,
  input          sigFromSrams_bore_14_ram_bypass,
  input          sigFromSrams_bore_14_ram_bp_clken,
  input          sigFromSrams_bore_14_ram_aux_clk,
  input          sigFromSrams_bore_14_ram_aux_ckbp,
  input          sigFromSrams_bore_14_ram_mcp_hold,
  input          sigFromSrams_bore_14_cgen,
  input          sigFromSrams_bore_15_ram_hold,
  input          sigFromSrams_bore_15_ram_bypass,
  input          sigFromSrams_bore_15_ram_bp_clken,
  input          sigFromSrams_bore_15_ram_aux_clk,
  input          sigFromSrams_bore_15_ram_aux_ckbp,
  input          sigFromSrams_bore_15_ram_mcp_hold,
  input          sigFromSrams_bore_15_cgen,
  input          sigFromSrams_bore_16_ram_hold,
  input          sigFromSrams_bore_16_ram_bypass,
  input          sigFromSrams_bore_16_ram_bp_clken,
  input          sigFromSrams_bore_16_ram_aux_clk,
  input          sigFromSrams_bore_16_ram_aux_ckbp,
  input          sigFromSrams_bore_16_ram_mcp_hold,
  input          sigFromSrams_bore_16_cgen,
  input          sigFromSrams_bore_17_ram_hold,
  input          sigFromSrams_bore_17_ram_bypass,
  input          sigFromSrams_bore_17_ram_bp_clken,
  input          sigFromSrams_bore_17_ram_aux_clk,
  input          sigFromSrams_bore_17_ram_aux_ckbp,
  input          sigFromSrams_bore_17_ram_mcp_hold,
  input          sigFromSrams_bore_17_cgen,
  input          sigFromSrams_bore_18_ram_hold,
  input          sigFromSrams_bore_18_ram_bypass,
  input          sigFromSrams_bore_18_ram_bp_clken,
  input          sigFromSrams_bore_18_ram_aux_clk,
  input          sigFromSrams_bore_18_ram_aux_ckbp,
  input          sigFromSrams_bore_18_ram_mcp_hold,
  input          sigFromSrams_bore_18_cgen,
  input          sigFromSrams_bore_19_ram_hold,
  input          sigFromSrams_bore_19_ram_bypass,
  input          sigFromSrams_bore_19_ram_bp_clken,
  input          sigFromSrams_bore_19_ram_aux_clk,
  input          sigFromSrams_bore_19_ram_aux_ckbp,
  input          sigFromSrams_bore_19_ram_mcp_hold,
  input          sigFromSrams_bore_19_cgen,
  input          sigFromSrams_bore_20_ram_hold,
  input          sigFromSrams_bore_20_ram_bypass,
  input          sigFromSrams_bore_20_ram_bp_clken,
  input          sigFromSrams_bore_20_ram_aux_clk,
  input          sigFromSrams_bore_20_ram_aux_ckbp,
  input          sigFromSrams_bore_20_ram_mcp_hold,
  input          sigFromSrams_bore_20_cgen,
  input          sigFromSrams_bore_21_ram_hold,
  input          sigFromSrams_bore_21_ram_bypass,
  input          sigFromSrams_bore_21_ram_bp_clken,
  input          sigFromSrams_bore_21_ram_aux_clk,
  input          sigFromSrams_bore_21_ram_aux_ckbp,
  input          sigFromSrams_bore_21_ram_mcp_hold,
  input          sigFromSrams_bore_21_cgen,
  input          sigFromSrams_bore_22_ram_hold,
  input          sigFromSrams_bore_22_ram_bypass,
  input          sigFromSrams_bore_22_ram_bp_clken,
  input          sigFromSrams_bore_22_ram_aux_clk,
  input          sigFromSrams_bore_22_ram_aux_ckbp,
  input          sigFromSrams_bore_22_ram_mcp_hold,
  input          sigFromSrams_bore_22_cgen,
  input          sigFromSrams_bore_23_ram_hold,
  input          sigFromSrams_bore_23_ram_bypass,
  input          sigFromSrams_bore_23_ram_bp_clken,
  input          sigFromSrams_bore_23_ram_aux_clk,
  input          sigFromSrams_bore_23_ram_aux_ckbp,
  input          sigFromSrams_bore_23_ram_mcp_hold,
  input          sigFromSrams_bore_23_cgen,
  input          sigFromSrams_bore_24_ram_hold,
  input          sigFromSrams_bore_24_ram_bypass,
  input          sigFromSrams_bore_24_ram_bp_clken,
  input          sigFromSrams_bore_24_ram_aux_clk,
  input          sigFromSrams_bore_24_ram_aux_ckbp,
  input          sigFromSrams_bore_24_ram_mcp_hold,
  input          sigFromSrams_bore_24_cgen,
  input          sigFromSrams_bore_25_ram_hold,
  input          sigFromSrams_bore_25_ram_bypass,
  input          sigFromSrams_bore_25_ram_bp_clken,
  input          sigFromSrams_bore_25_ram_aux_clk,
  input          sigFromSrams_bore_25_ram_aux_ckbp,
  input          sigFromSrams_bore_25_ram_mcp_hold,
  input          sigFromSrams_bore_25_cgen,
  input          sigFromSrams_bore_26_ram_hold,
  input          sigFromSrams_bore_26_ram_bypass,
  input          sigFromSrams_bore_26_ram_bp_clken,
  input          sigFromSrams_bore_26_ram_aux_clk,
  input          sigFromSrams_bore_26_ram_aux_ckbp,
  input          sigFromSrams_bore_26_ram_mcp_hold,
  input          sigFromSrams_bore_26_cgen,
  input          sigFromSrams_bore_27_ram_hold,
  input          sigFromSrams_bore_27_ram_bypass,
  input          sigFromSrams_bore_27_ram_bp_clken,
  input          sigFromSrams_bore_27_ram_aux_clk,
  input          sigFromSrams_bore_27_ram_aux_ckbp,
  input          sigFromSrams_bore_27_ram_mcp_hold,
  input          sigFromSrams_bore_27_cgen,
  input          sigFromSrams_bore_28_ram_hold,
  input          sigFromSrams_bore_28_ram_bypass,
  input          sigFromSrams_bore_28_ram_bp_clken,
  input          sigFromSrams_bore_28_ram_aux_clk,
  input          sigFromSrams_bore_28_ram_aux_ckbp,
  input          sigFromSrams_bore_28_ram_mcp_hold,
  input          sigFromSrams_bore_28_cgen,
  input          sigFromSrams_bore_29_ram_hold,
  input          sigFromSrams_bore_29_ram_bypass,
  input          sigFromSrams_bore_29_ram_bp_clken,
  input          sigFromSrams_bore_29_ram_aux_clk,
  input          sigFromSrams_bore_29_ram_aux_ckbp,
  input          sigFromSrams_bore_29_ram_mcp_hold,
  input          sigFromSrams_bore_29_cgen,
  input          sigFromSrams_bore_30_ram_hold,
  input          sigFromSrams_bore_30_ram_bypass,
  input          sigFromSrams_bore_30_ram_bp_clken,
  input          sigFromSrams_bore_30_ram_aux_clk,
  input          sigFromSrams_bore_30_ram_aux_ckbp,
  input          sigFromSrams_bore_30_ram_mcp_hold,
  input          sigFromSrams_bore_30_cgen,
  input          sigFromSrams_bore_31_ram_hold,
  input          sigFromSrams_bore_31_ram_bypass,
  input          sigFromSrams_bore_31_ram_bp_clken,
  input          sigFromSrams_bore_31_ram_aux_clk,
  input          sigFromSrams_bore_31_ram_aux_ckbp,
  input          sigFromSrams_bore_31_ram_mcp_hold,
  input          sigFromSrams_bore_31_cgen
);

  wire [65:0] bd_3_outdata;
  wire        bd_3_ack;
  wire [65:0] childBd_31_rdata;
  wire [65:0] childBd_30_rdata;
  wire [65:0] childBd_29_rdata;
  wire [65:0] childBd_28_rdata;
  wire [65:0] childBd_27_rdata;
  wire [65:0] childBd_26_rdata;
  wire [65:0] childBd_25_rdata;
  wire [65:0] childBd_24_rdata;
  wire [65:0] bd_2_outdata;
  wire        bd_2_ack;
  wire [65:0] childBd_23_rdata;
  wire [65:0] childBd_22_rdata;
  wire [65:0] childBd_21_rdata;
  wire [65:0] childBd_20_rdata;
  wire [65:0] childBd_19_rdata;
  wire [65:0] childBd_18_rdata;
  wire [65:0] childBd_17_rdata;
  wire [65:0] childBd_16_rdata;
  wire [65:0] bd_1_outdata;
  wire        bd_1_ack;
  wire [65:0] childBd_15_rdata;
  wire [65:0] childBd_14_rdata;
  wire [65:0] childBd_13_rdata;
  wire [65:0] childBd_12_rdata;
  wire [65:0] childBd_11_rdata;
  wire [65:0] childBd_10_rdata;
  wire [65:0] childBd_9_rdata;
  wire [65:0] childBd_8_rdata;
  wire [65:0] bd_outdata;
  wire        bd_ack;
  wire [65:0] childBd_7_rdata;
  wire [65:0] childBd_6_rdata;
  wire [65:0] childBd_5_rdata;
  wire [65:0] childBd_4_rdata;
  wire [65:0] childBd_3_rdata;
  wire [65:0] childBd_2_rdata;
  wire [65:0] childBd_1_rdata;
  wire [65:0] childBd_rdata;
  wire [64:0] _dataArrays_3_7_io_r_resp_data_0;
  wire [64:0] _dataArrays_3_6_io_r_resp_data_0;
  wire [64:0] _dataArrays_3_5_io_r_resp_data_0;
  wire [64:0] _dataArrays_3_4_io_r_resp_data_0;
  wire [64:0] _dataArrays_3_3_io_r_resp_data_0;
  wire [64:0] _dataArrays_3_2_io_r_resp_data_0;
  wire [64:0] _dataArrays_3_1_io_r_resp_data_0;
  wire [64:0] _dataArrays_3_0_io_r_resp_data_0;
  wire [64:0] _dataArrays_2_7_io_r_resp_data_0;
  wire [64:0] _dataArrays_2_6_io_r_resp_data_0;
  wire [64:0] _dataArrays_2_5_io_r_resp_data_0;
  wire [64:0] _dataArrays_2_4_io_r_resp_data_0;
  wire [64:0] _dataArrays_2_3_io_r_resp_data_0;
  wire [64:0] _dataArrays_2_2_io_r_resp_data_0;
  wire [64:0] _dataArrays_2_1_io_r_resp_data_0;
  wire [64:0] _dataArrays_2_0_io_r_resp_data_0;
  wire [64:0] _dataArrays_1_7_io_r_resp_data_0;
  wire [64:0] _dataArrays_1_6_io_r_resp_data_0;
  wire [64:0] _dataArrays_1_5_io_r_resp_data_0;
  wire [64:0] _dataArrays_1_4_io_r_resp_data_0;
  wire [64:0] _dataArrays_1_3_io_r_resp_data_0;
  wire [64:0] _dataArrays_1_2_io_r_resp_data_0;
  wire [64:0] _dataArrays_1_1_io_r_resp_data_0;
  wire [64:0] _dataArrays_1_0_io_r_resp_data_0;
  wire [64:0] _dataArrays_0_7_io_r_resp_data_0;
  wire [64:0] _dataArrays_0_6_io_r_resp_data_0;
  wire [64:0] _dataArrays_0_5_io_r_resp_data_0;
  wire [64:0] _dataArrays_0_4_io_r_resp_data_0;
  wire [64:0] _dataArrays_0_3_io_r_resp_data_0;
  wire [64:0] _dataArrays_0_2_io_r_resp_data_0;
  wire [64:0] _dataArrays_0_1_io_r_resp_data_0;
  wire [64:0] _dataArrays_0_0_io_r_resp_data_0;
  wire [3:0]  bd_array = boreChildrenBd_bore_array;
  wire        bd_all = boreChildrenBd_bore_all;
  wire        bd_req = boreChildrenBd_bore_req;
  wire        bd_writeen = boreChildrenBd_bore_writeen;
  wire        bd_be = boreChildrenBd_bore_be;
  wire [8:0]  bd_addr = boreChildrenBd_bore_addr;
  wire [65:0] bd_indata = boreChildrenBd_bore_indata;
  wire        bd_readen = boreChildrenBd_bore_readen;
  wire [8:0]  bd_addr_rd = boreChildrenBd_bore_addr_rd;
  wire [4:0]  bd_1_array = boreChildrenBd_bore_1_array;
  wire        bd_1_all = boreChildrenBd_bore_1_all;
  wire        bd_1_req = boreChildrenBd_bore_1_req;
  wire        bd_1_writeen = boreChildrenBd_bore_1_writeen;
  wire        bd_1_be = boreChildrenBd_bore_1_be;
  wire [8:0]  bd_1_addr = boreChildrenBd_bore_1_addr;
  wire [65:0] bd_1_indata = boreChildrenBd_bore_1_indata;
  wire        bd_1_readen = boreChildrenBd_bore_1_readen;
  wire [8:0]  bd_1_addr_rd = boreChildrenBd_bore_1_addr_rd;
  wire [4:0]  bd_2_array = boreChildrenBd_bore_2_array;
  wire        bd_2_all = boreChildrenBd_bore_2_all;
  wire        bd_2_req = boreChildrenBd_bore_2_req;
  wire        bd_2_writeen = boreChildrenBd_bore_2_writeen;
  wire        bd_2_be = boreChildrenBd_bore_2_be;
  wire [8:0]  bd_2_addr = boreChildrenBd_bore_2_addr;
  wire [65:0] bd_2_indata = boreChildrenBd_bore_2_indata;
  wire        bd_2_readen = boreChildrenBd_bore_2_readen;
  wire [8:0]  bd_2_addr_rd = boreChildrenBd_bore_2_addr_rd;
  wire [5:0]  bd_3_array = boreChildrenBd_bore_3_array;
  wire        bd_3_all = boreChildrenBd_bore_3_all;
  wire        bd_3_req = boreChildrenBd_bore_3_req;
  wire        bd_3_writeen = boreChildrenBd_bore_3_writeen;
  wire        bd_3_be = boreChildrenBd_bore_3_be;
  wire [8:0]  bd_3_addr = boreChildrenBd_bore_3_addr;
  wire [65:0] bd_3_indata = boreChildrenBd_bore_3_indata;
  wire        bd_3_readen = boreChildrenBd_bore_3_readen;
  wire [8:0]  bd_3_addr_rd = boreChildrenBd_bore_3_addr_rd;
  wire [64:0] writeEntries_0 =
    {io_write_bits_data[63:0], ^(io_write_bits_data[63:0]) ^ io_write_bits_poison};
  wire [64:0] writeEntries_1 =
    {io_write_bits_data[127:64], ^(io_write_bits_data[127:64]) ^ io_write_bits_poison};
  wire [64:0] writeEntries_2 =
    {io_write_bits_data[191:128], ^(io_write_bits_data[191:128]) ^ io_write_bits_poison};
  wire [64:0] writeEntries_3 =
    {io_write_bits_data[255:192], ^(io_write_bits_data[255:192]) ^ io_write_bits_poison};
  wire [64:0] writeEntries_4 =
    {io_write_bits_data[319:256], ^(io_write_bits_data[319:256]) ^ io_write_bits_poison};
  wire [64:0] writeEntries_5 =
    {io_write_bits_data[383:320], ^(io_write_bits_data[383:320]) ^ io_write_bits_poison};
  wire [64:0] writeEntries_6 =
    {io_write_bits_data[447:384], ^(io_write_bits_data[447:384]) ^ io_write_bits_poison};
  wire [64:0] writeEntries_7 =
    {io_write_bits_data[511:448], ^(io_write_bits_data[511:448]) ^ io_write_bits_poison};
  wire [3:0]  bankSel_bankIdxLow = {1'h0, io_read_0_bits_blkOffset[5:3]};
  wire [6:0]  _bankSel_bankIdxHigh_T_1 = 7'({1'h0, io_read_0_bits_blkOffset} + 7'h20);
  wire        bankSel_bankSel_0 = io_read_0_bits_blkOffset[5:3] == 3'h0;
  wire        bankSel_bankSel_1 =
    bankSel_bankIdxLow < 4'h2 & (|(_bankSel_bankIdxHigh_T_1[6:3]));
  wire        bankSel_bankSel_2 =
    bankSel_bankIdxLow < 4'h3 & (|(_bankSel_bankIdxHigh_T_1[6:4]));
  wire        bankSel_bankSel_3 =
    bankSel_bankIdxLow < 4'h4 & _bankSel_bankIdxHigh_T_1[6:3] > 4'h2;
  wire        bankSel_bankSel_4 =
    bankSel_bankIdxLow < 4'h5 & (|(_bankSel_bankIdxHigh_T_1[6:5]));
  wire        bankSel_bankSel_5 =
    bankSel_bankIdxLow < 4'h6 & _bankSel_bankIdxHigh_T_1[6:3] > 4'h4;
  wire        bankSel_bankSel_6 =
    bankSel_bankIdxLow < 4'h7 & _bankSel_bankIdxHigh_T_1[6:3] > 4'h5;
  wire        bankSel_bankSel_7 = _bankSel_bankIdxHigh_T_1[6:3] > 4'h6;
  wire        bankSel_bankSel_8 = bankSel_bankIdxLow < 4'h9 & _bankSel_bankIdxHigh_T_1[6];
  wire        bankSel_bankSel_9 =
    bankSel_bankIdxLow < 4'hA & _bankSel_bankIdxHigh_T_1[6:3] > 4'h8;
  wire        bankSel_bankSel_10 =
    bankSel_bankIdxLow < 4'hB & _bankSel_bankIdxHigh_T_1[6:3] > 4'h9;
  wire        bankSel_bankSel_11 = _bankSel_bankIdxHigh_T_1[6:3] > 4'hA;
  wire        bankSel_bankSel_12 =
    bankSel_bankIdxLow < 4'hD & _bankSel_bankIdxHigh_T_1[6:3] > 4'hB;
  wire        bankSel_bankSel_13 = _bankSel_bankIdxHigh_T_1[6:3] > 4'hC;
  wire        bankSel_bankSel_14 = _bankSel_bankIdxHigh_T_1[6:3] > 4'hD;
  wire        lineSel_2 = io_read_0_bits_blkOffset[5:3] > 3'h2;
  wire        lineSel_4 = io_read_0_bits_blkOffset[5:3] > 3'h4;
  wire        lineSel_5 = io_read_0_bits_blkOffset[5:3] > 3'h5;
  wire        masks_0_0 =
    (|(io_read_0_bits_blkOffset[5:3]))
      ? io_read_0_bits_waymask_1_0 & bankSel_bankSel_8
      : io_read_0_bits_waymask_0_0 & bankSel_bankSel_0;
  wire        masks_0_1 =
    (|(io_read_0_bits_blkOffset[5:4]))
      ? io_read_0_bits_waymask_1_0 & bankSel_bankSel_9
      : io_read_0_bits_waymask_0_0 & bankSel_bankSel_1;
  wire        masks_0_2 =
    lineSel_2
      ? io_read_0_bits_waymask_1_0 & bankSel_bankSel_10
      : io_read_0_bits_waymask_0_0 & bankSel_bankSel_2;
  wire        masks_0_3 =
    io_read_0_bits_blkOffset[5]
      ? io_read_0_bits_waymask_1_0 & bankSel_bankSel_11
      : io_read_0_bits_waymask_0_0 & bankSel_bankSel_3;
  wire        masks_0_4 =
    lineSel_4
      ? io_read_0_bits_waymask_1_0 & bankSel_bankSel_12
      : io_read_0_bits_waymask_0_0 & bankSel_bankSel_4;
  wire        masks_0_5 =
    lineSel_5
      ? io_read_0_bits_waymask_1_0 & bankSel_bankSel_13
      : io_read_0_bits_waymask_0_0 & bankSel_bankSel_5;
  wire        masks_0_6 =
    (&(io_read_0_bits_blkOffset[5:3]))
      ? io_read_0_bits_waymask_1_0 & bankSel_bankSel_14
      : io_read_0_bits_waymask_0_0 & bankSel_bankSel_6;
  wire        masks_0_7 = io_read_0_bits_waymask_0_0 & bankSel_bankSel_7;
  wire        masks_1_0 =
    (|(io_read_0_bits_blkOffset[5:3]))
      ? io_read_0_bits_waymask_1_1 & bankSel_bankSel_8
      : io_read_0_bits_waymask_0_1 & bankSel_bankSel_0;
  wire        masks_1_1 =
    (|(io_read_0_bits_blkOffset[5:4]))
      ? io_read_0_bits_waymask_1_1 & bankSel_bankSel_9
      : io_read_0_bits_waymask_0_1 & bankSel_bankSel_1;
  wire        masks_1_2 =
    lineSel_2
      ? io_read_0_bits_waymask_1_1 & bankSel_bankSel_10
      : io_read_0_bits_waymask_0_1 & bankSel_bankSel_2;
  wire        masks_1_3 =
    io_read_0_bits_blkOffset[5]
      ? io_read_0_bits_waymask_1_1 & bankSel_bankSel_11
      : io_read_0_bits_waymask_0_1 & bankSel_bankSel_3;
  wire        masks_1_4 =
    lineSel_4
      ? io_read_0_bits_waymask_1_1 & bankSel_bankSel_12
      : io_read_0_bits_waymask_0_1 & bankSel_bankSel_4;
  wire        masks_1_5 =
    lineSel_5
      ? io_read_0_bits_waymask_1_1 & bankSel_bankSel_13
      : io_read_0_bits_waymask_0_1 & bankSel_bankSel_5;
  wire        masks_1_6 =
    (&(io_read_0_bits_blkOffset[5:3]))
      ? io_read_0_bits_waymask_1_1 & bankSel_bankSel_14
      : io_read_0_bits_waymask_0_1 & bankSel_bankSel_6;
  wire        masks_1_7 = io_read_0_bits_waymask_0_1 & bankSel_bankSel_7;
  wire        masks_2_0 =
    (|(io_read_0_bits_blkOffset[5:3]))
      ? io_read_0_bits_waymask_1_2 & bankSel_bankSel_8
      : io_read_0_bits_waymask_0_2 & bankSel_bankSel_0;
  wire        masks_2_1 =
    (|(io_read_0_bits_blkOffset[5:4]))
      ? io_read_0_bits_waymask_1_2 & bankSel_bankSel_9
      : io_read_0_bits_waymask_0_2 & bankSel_bankSel_1;
  wire        masks_2_2 =
    lineSel_2
      ? io_read_0_bits_waymask_1_2 & bankSel_bankSel_10
      : io_read_0_bits_waymask_0_2 & bankSel_bankSel_2;
  wire        masks_2_3 =
    io_read_0_bits_blkOffset[5]
      ? io_read_0_bits_waymask_1_2 & bankSel_bankSel_11
      : io_read_0_bits_waymask_0_2 & bankSel_bankSel_3;
  wire        masks_2_4 =
    lineSel_4
      ? io_read_0_bits_waymask_1_2 & bankSel_bankSel_12
      : io_read_0_bits_waymask_0_2 & bankSel_bankSel_4;
  wire        masks_2_5 =
    lineSel_5
      ? io_read_0_bits_waymask_1_2 & bankSel_bankSel_13
      : io_read_0_bits_waymask_0_2 & bankSel_bankSel_5;
  wire        masks_2_6 =
    (&(io_read_0_bits_blkOffset[5:3]))
      ? io_read_0_bits_waymask_1_2 & bankSel_bankSel_14
      : io_read_0_bits_waymask_0_2 & bankSel_bankSel_6;
  wire        masks_2_7 = io_read_0_bits_waymask_0_2 & bankSel_bankSel_7;
  wire        masks_3_0 =
    (|(io_read_0_bits_blkOffset[5:3]))
      ? io_read_0_bits_waymask_1_3 & bankSel_bankSel_8
      : io_read_0_bits_waymask_0_3 & bankSel_bankSel_0;
  wire        masks_3_1 =
    (|(io_read_0_bits_blkOffset[5:4]))
      ? io_read_0_bits_waymask_1_3 & bankSel_bankSel_9
      : io_read_0_bits_waymask_0_3 & bankSel_bankSel_1;
  wire        masks_3_2 =
    lineSel_2
      ? io_read_0_bits_waymask_1_3 & bankSel_bankSel_10
      : io_read_0_bits_waymask_0_3 & bankSel_bankSel_2;
  wire        masks_3_3 =
    io_read_0_bits_blkOffset[5]
      ? io_read_0_bits_waymask_1_3 & bankSel_bankSel_11
      : io_read_0_bits_waymask_0_3 & bankSel_bankSel_3;
  wire        masks_3_4 =
    lineSel_4
      ? io_read_0_bits_waymask_1_3 & bankSel_bankSel_12
      : io_read_0_bits_waymask_0_3 & bankSel_bankSel_4;
  wire        masks_3_5 =
    lineSel_5
      ? io_read_0_bits_waymask_1_3 & bankSel_bankSel_13
      : io_read_0_bits_waymask_0_3 & bankSel_bankSel_5;
  wire        masks_3_6 =
    (&(io_read_0_bits_blkOffset[5:3]))
      ? io_read_0_bits_waymask_1_3 & bankSel_bankSel_14
      : io_read_0_bits_waymask_0_3 & bankSel_bankSel_6;
  wire        masks_3_7 = io_read_0_bits_waymask_0_3 & bankSel_bankSel_7;
  wire [7:0]  _GEN =
    (|(io_read_0_bits_blkOffset[5:3]))
      ? io_read_0_bits_vSetIdx_1
      : io_read_0_bits_vSetIdx_0;
  wire [7:0]  _GEN_0 =
    (|(io_read_0_bits_blkOffset[5:4]))
      ? io_read_1_bits_vSetIdx_1
      : io_read_1_bits_vSetIdx_0;
  wire [7:0]  _GEN_1 = lineSel_2 ? io_read_2_bits_vSetIdx_1 : io_read_2_bits_vSetIdx_0;
  wire [7:0]  _GEN_2 =
    io_read_0_bits_blkOffset[5] ? io_read_3_bits_vSetIdx_1 : io_read_3_bits_vSetIdx_0;
  wire [7:0]  _GEN_3 = lineSel_4 ? io_read_0_bits_vSetIdx_1 : io_read_0_bits_vSetIdx_0;
  wire [7:0]  _GEN_4 = lineSel_5 ? io_read_1_bits_vSetIdx_1 : io_read_1_bits_vSetIdx_0;
  wire [7:0]  _GEN_5 =
    (&(io_read_0_bits_blkOffset[5:3]))
      ? io_read_2_bits_vSetIdx_1
      : io_read_2_bits_vSetIdx_0;
  reg         masksReg_0_0;
  reg         masksReg_0_1;
  reg         masksReg_0_2;
  reg         masksReg_0_3;
  reg         masksReg_0_4;
  reg         masksReg_0_5;
  reg         masksReg_0_6;
  reg         masksReg_0_7;
  reg         masksReg_1_0;
  reg         masksReg_1_1;
  reg         masksReg_1_2;
  reg         masksReg_1_3;
  reg         masksReg_1_4;
  reg         masksReg_1_5;
  reg         masksReg_1_6;
  reg         masksReg_1_7;
  reg         masksReg_2_0;
  reg         masksReg_2_1;
  reg         masksReg_2_2;
  reg         masksReg_2_3;
  reg         masksReg_2_4;
  reg         masksReg_2_5;
  reg         masksReg_2_6;
  reg         masksReg_2_7;
  reg         masksReg_3_0;
  reg         masksReg_3_1;
  reg         masksReg_3_2;
  reg         masksReg_3_3;
  reg         masksReg_3_4;
  reg         masksReg_3_5;
  reg         masksReg_3_6;
  reg         masksReg_3_7;
  wire [64:0] readDataWithCode_0 =
    (masksReg_0_0 ? _dataArrays_0_0_io_r_resp_data_0 : 65'h0)
    | (masksReg_1_0 ? _dataArrays_1_0_io_r_resp_data_0 : 65'h0)
    | (masksReg_2_0 ? _dataArrays_2_0_io_r_resp_data_0 : 65'h0)
    | (masksReg_3_0 ? _dataArrays_3_0_io_r_resp_data_0 : 65'h0);
  wire [64:0] readDataWithCode_1 =
    (masksReg_0_1 ? _dataArrays_0_1_io_r_resp_data_0 : 65'h0)
    | (masksReg_1_1 ? _dataArrays_1_1_io_r_resp_data_0 : 65'h0)
    | (masksReg_2_1 ? _dataArrays_2_1_io_r_resp_data_0 : 65'h0)
    | (masksReg_3_1 ? _dataArrays_3_1_io_r_resp_data_0 : 65'h0);
  wire [64:0] readDataWithCode_2 =
    (masksReg_0_2 ? _dataArrays_0_2_io_r_resp_data_0 : 65'h0)
    | (masksReg_1_2 ? _dataArrays_1_2_io_r_resp_data_0 : 65'h0)
    | (masksReg_2_2 ? _dataArrays_2_2_io_r_resp_data_0 : 65'h0)
    | (masksReg_3_2 ? _dataArrays_3_2_io_r_resp_data_0 : 65'h0);
  wire [64:0] readDataWithCode_3 =
    (masksReg_0_3 ? _dataArrays_0_3_io_r_resp_data_0 : 65'h0)
    | (masksReg_1_3 ? _dataArrays_1_3_io_r_resp_data_0 : 65'h0)
    | (masksReg_2_3 ? _dataArrays_2_3_io_r_resp_data_0 : 65'h0)
    | (masksReg_3_3 ? _dataArrays_3_3_io_r_resp_data_0 : 65'h0);
  wire [64:0] readDataWithCode_4 =
    (masksReg_0_4 ? _dataArrays_0_4_io_r_resp_data_0 : 65'h0)
    | (masksReg_1_4 ? _dataArrays_1_4_io_r_resp_data_0 : 65'h0)
    | (masksReg_2_4 ? _dataArrays_2_4_io_r_resp_data_0 : 65'h0)
    | (masksReg_3_4 ? _dataArrays_3_4_io_r_resp_data_0 : 65'h0);
  wire [64:0] readDataWithCode_5 =
    (masksReg_0_5 ? _dataArrays_0_5_io_r_resp_data_0 : 65'h0)
    | (masksReg_1_5 ? _dataArrays_1_5_io_r_resp_data_0 : 65'h0)
    | (masksReg_2_5 ? _dataArrays_2_5_io_r_resp_data_0 : 65'h0)
    | (masksReg_3_5 ? _dataArrays_3_5_io_r_resp_data_0 : 65'h0);
  wire [64:0] readDataWithCode_6 =
    (masksReg_0_6 ? _dataArrays_0_6_io_r_resp_data_0 : 65'h0)
    | (masksReg_1_6 ? _dataArrays_1_6_io_r_resp_data_0 : 65'h0)
    | (masksReg_2_6 ? _dataArrays_2_6_io_r_resp_data_0 : 65'h0)
    | (masksReg_3_6 ? _dataArrays_3_6_io_r_resp_data_0 : 65'h0);
  wire [64:0] readDataWithCode_7 =
    (masksReg_0_7 ? _dataArrays_0_7_io_r_resp_data_0 : 65'h0)
    | (masksReg_1_7 ? _dataArrays_1_7_io_r_resp_data_0 : 65'h0)
    | (masksReg_2_7 ? _dataArrays_2_7_io_r_resp_data_0 : 65'h0)
    | (masksReg_3_7 ? _dataArrays_3_7_io_r_resp_data_0 : 65'h0);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      masksReg_0_0 <= 1'h0;
      masksReg_0_1 <= 1'h0;
      masksReg_0_2 <= 1'h0;
      masksReg_0_3 <= 1'h0;
      masksReg_0_4 <= 1'h0;
      masksReg_0_5 <= 1'h0;
      masksReg_0_6 <= 1'h0;
      masksReg_0_7 <= 1'h0;
      masksReg_1_0 <= 1'h0;
      masksReg_1_1 <= 1'h0;
      masksReg_1_2 <= 1'h0;
      masksReg_1_3 <= 1'h0;
      masksReg_1_4 <= 1'h0;
      masksReg_1_5 <= 1'h0;
      masksReg_1_6 <= 1'h0;
      masksReg_1_7 <= 1'h0;
      masksReg_2_0 <= 1'h0;
      masksReg_2_1 <= 1'h0;
      masksReg_2_2 <= 1'h0;
      masksReg_2_3 <= 1'h0;
      masksReg_2_4 <= 1'h0;
      masksReg_2_5 <= 1'h0;
      masksReg_2_6 <= 1'h0;
      masksReg_2_7 <= 1'h0;
      masksReg_3_0 <= 1'h0;
      masksReg_3_1 <= 1'h0;
      masksReg_3_2 <= 1'h0;
      masksReg_3_3 <= 1'h0;
      masksReg_3_4 <= 1'h0;
      masksReg_3_5 <= 1'h0;
      masksReg_3_6 <= 1'h0;
      masksReg_3_7 <= 1'h0;
    end
    else if (io_read_0_valid) begin
      masksReg_0_0 <= masks_0_0;
      masksReg_0_1 <= masks_0_1;
      masksReg_0_2 <= masks_0_2;
      masksReg_0_3 <= masks_0_3;
      masksReg_0_4 <= masks_0_4;
      masksReg_0_5 <= masks_0_5;
      masksReg_0_6 <= masks_0_6;
      masksReg_0_7 <= masks_0_7;
      masksReg_1_0 <= masks_1_0;
      masksReg_1_1 <= masks_1_1;
      masksReg_1_2 <= masks_1_2;
      masksReg_1_3 <= masks_1_3;
      masksReg_1_4 <= masks_1_4;
      masksReg_1_5 <= masks_1_5;
      masksReg_1_6 <= masks_1_6;
      masksReg_1_7 <= masks_1_7;
      masksReg_2_0 <= masks_2_0;
      masksReg_2_1 <= masks_2_1;
      masksReg_2_2 <= masks_2_2;
      masksReg_2_3 <= masks_2_3;
      masksReg_2_4 <= masks_2_4;
      masksReg_2_5 <= masks_2_5;
      masksReg_2_6 <= masks_2_6;
      masksReg_2_7 <= masks_2_7;
      masksReg_3_0 <= masks_3_0;
      masksReg_3_1 <= masks_3_1;
      masksReg_3_2 <= masks_3_2;
      masksReg_3_3 <= masks_3_3;
      masksReg_3_4 <= masks_3_4;
      masksReg_3_5 <= masks_3_5;
      masksReg_3_6 <= masks_3_6;
      masksReg_3_7 <= masks_3_7;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        masksReg_0_0 = _RANDOM[/*Zero width*/ 1'b0][0];
        masksReg_0_1 = _RANDOM[/*Zero width*/ 1'b0][1];
        masksReg_0_2 = _RANDOM[/*Zero width*/ 1'b0][2];
        masksReg_0_3 = _RANDOM[/*Zero width*/ 1'b0][3];
        masksReg_0_4 = _RANDOM[/*Zero width*/ 1'b0][4];
        masksReg_0_5 = _RANDOM[/*Zero width*/ 1'b0][5];
        masksReg_0_6 = _RANDOM[/*Zero width*/ 1'b0][6];
        masksReg_0_7 = _RANDOM[/*Zero width*/ 1'b0][7];
        masksReg_1_0 = _RANDOM[/*Zero width*/ 1'b0][8];
        masksReg_1_1 = _RANDOM[/*Zero width*/ 1'b0][9];
        masksReg_1_2 = _RANDOM[/*Zero width*/ 1'b0][10];
        masksReg_1_3 = _RANDOM[/*Zero width*/ 1'b0][11];
        masksReg_1_4 = _RANDOM[/*Zero width*/ 1'b0][12];
        masksReg_1_5 = _RANDOM[/*Zero width*/ 1'b0][13];
        masksReg_1_6 = _RANDOM[/*Zero width*/ 1'b0][14];
        masksReg_1_7 = _RANDOM[/*Zero width*/ 1'b0][15];
        masksReg_2_0 = _RANDOM[/*Zero width*/ 1'b0][16];
        masksReg_2_1 = _RANDOM[/*Zero width*/ 1'b0][17];
        masksReg_2_2 = _RANDOM[/*Zero width*/ 1'b0][18];
        masksReg_2_3 = _RANDOM[/*Zero width*/ 1'b0][19];
        masksReg_2_4 = _RANDOM[/*Zero width*/ 1'b0][20];
        masksReg_2_5 = _RANDOM[/*Zero width*/ 1'b0][21];
        masksReg_2_6 = _RANDOM[/*Zero width*/ 1'b0][22];
        masksReg_2_7 = _RANDOM[/*Zero width*/ 1'b0][23];
        masksReg_3_0 = _RANDOM[/*Zero width*/ 1'b0][24];
        masksReg_3_1 = _RANDOM[/*Zero width*/ 1'b0][25];
        masksReg_3_2 = _RANDOM[/*Zero width*/ 1'b0][26];
        masksReg_3_3 = _RANDOM[/*Zero width*/ 1'b0][27];
        masksReg_3_4 = _RANDOM[/*Zero width*/ 1'b0][28];
        masksReg_3_5 = _RANDOM[/*Zero width*/ 1'b0][29];
        masksReg_3_6 = _RANDOM[/*Zero width*/ 1'b0][30];
        masksReg_3_7 = _RANDOM[/*Zero width*/ 1'b0][31];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        masksReg_0_0 = 1'h0;
        masksReg_0_1 = 1'h0;
        masksReg_0_2 = 1'h0;
        masksReg_0_3 = 1'h0;
        masksReg_0_4 = 1'h0;
        masksReg_0_5 = 1'h0;
        masksReg_0_6 = 1'h0;
        masksReg_0_7 = 1'h0;
        masksReg_1_0 = 1'h0;
        masksReg_1_1 = 1'h0;
        masksReg_1_2 = 1'h0;
        masksReg_1_3 = 1'h0;
        masksReg_1_4 = 1'h0;
        masksReg_1_5 = 1'h0;
        masksReg_1_6 = 1'h0;
        masksReg_1_7 = 1'h0;
        masksReg_2_0 = 1'h0;
        masksReg_2_1 = 1'h0;
        masksReg_2_2 = 1'h0;
        masksReg_2_3 = 1'h0;
        masksReg_2_4 = 1'h0;
        masksReg_2_5 = 1'h0;
        masksReg_2_6 = 1'h0;
        masksReg_2_7 = 1'h0;
        masksReg_3_0 = 1'h0;
        masksReg_3_1 = 1'h0;
        masksReg_3_2 = 1'h0;
        masksReg_3_3 = 1'h0;
        masksReg_3_4 = 1'h0;
        masksReg_3_5 = 1'h0;
        masksReg_3_6 = 1'h0;
        masksReg_3_7 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  wire [8:0]  childBd_addr;
  wire [8:0]  childBd_addr_rd;
  wire [65:0] childBd_wdata;
  wire        childBd_wmask;
  wire        childBd_re;
  wire        childBd_we;
  wire        childBd_ack;
  wire        childBd_selectedOH;
  wire [2:0]  childBd_array;
  SRAMTemplateWithFixedWidth dataArrays_0_0 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_0_valid & masks_0_0),
    .io_r_req_bits_setIdx           (_GEN),
    .io_r_resp_data_0               (_dataArrays_0_0_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[0]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_0),
    .boreChildrenBd_bore_addr       (childBd_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_wdata),
    .boreChildrenBd_bore_wmask      (childBd_wmask),
    .boreChildrenBd_bore_re         (childBd_re),
    .boreChildrenBd_bore_we         (childBd_we),
    .boreChildrenBd_bore_rdata      (childBd_rdata),
    .boreChildrenBd_bore_ack        (childBd_ack),
    .boreChildrenBd_bore_selectedOH (childBd_selectedOH),
    .boreChildrenBd_bore_array      (childBd_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_cgen)
  );
  wire [8:0]  childBd_1_addr;
  wire [8:0]  childBd_1_addr_rd;
  wire [65:0] childBd_1_wdata;
  wire        childBd_1_wmask;
  wire        childBd_1_re;
  wire        childBd_1_we;
  wire        childBd_1_ack;
  wire        childBd_1_selectedOH;
  wire [2:0]  childBd_1_array;
  SRAMTemplateWithFixedWidth dataArrays_0_1 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_1_valid & masks_0_1),
    .io_r_req_bits_setIdx           (_GEN_0),
    .io_r_resp_data_0               (_dataArrays_0_1_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[0]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_1),
    .boreChildrenBd_bore_addr       (childBd_1_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_1_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_1_wdata),
    .boreChildrenBd_bore_wmask      (childBd_1_wmask),
    .boreChildrenBd_bore_re         (childBd_1_re),
    .boreChildrenBd_bore_we         (childBd_1_we),
    .boreChildrenBd_bore_rdata      (childBd_1_rdata),
    .boreChildrenBd_bore_ack        (childBd_1_ack),
    .boreChildrenBd_bore_selectedOH (childBd_1_selectedOH),
    .boreChildrenBd_bore_array      (childBd_1_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_1_cgen)
  );
  wire [8:0]  childBd_2_addr;
  wire [8:0]  childBd_2_addr_rd;
  wire [65:0] childBd_2_wdata;
  wire        childBd_2_wmask;
  wire        childBd_2_re;
  wire        childBd_2_we;
  wire        childBd_2_ack;
  wire        childBd_2_selectedOH;
  wire [2:0]  childBd_2_array;
  SRAMTemplateWithFixedWidth dataArrays_0_2 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_2_valid & masks_0_2),
    .io_r_req_bits_setIdx           (_GEN_1),
    .io_r_resp_data_0               (_dataArrays_0_2_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[0]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_2),
    .boreChildrenBd_bore_addr       (childBd_2_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_2_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_2_wdata),
    .boreChildrenBd_bore_wmask      (childBd_2_wmask),
    .boreChildrenBd_bore_re         (childBd_2_re),
    .boreChildrenBd_bore_we         (childBd_2_we),
    .boreChildrenBd_bore_rdata      (childBd_2_rdata),
    .boreChildrenBd_bore_ack        (childBd_2_ack),
    .boreChildrenBd_bore_selectedOH (childBd_2_selectedOH),
    .boreChildrenBd_bore_array      (childBd_2_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_2_cgen)
  );
  wire [8:0]  childBd_3_addr;
  wire [8:0]  childBd_3_addr_rd;
  wire [65:0] childBd_3_wdata;
  wire        childBd_3_wmask;
  wire        childBd_3_re;
  wire        childBd_3_we;
  wire        childBd_3_ack;
  wire        childBd_3_selectedOH;
  wire [2:0]  childBd_3_array;
  SRAMTemplateWithFixedWidth dataArrays_0_3 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_3_valid & masks_0_3),
    .io_r_req_bits_setIdx           (_GEN_2),
    .io_r_resp_data_0               (_dataArrays_0_3_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[0]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_3),
    .boreChildrenBd_bore_addr       (childBd_3_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_3_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_3_wdata),
    .boreChildrenBd_bore_wmask      (childBd_3_wmask),
    .boreChildrenBd_bore_re         (childBd_3_re),
    .boreChildrenBd_bore_we         (childBd_3_we),
    .boreChildrenBd_bore_rdata      (childBd_3_rdata),
    .boreChildrenBd_bore_ack        (childBd_3_ack),
    .boreChildrenBd_bore_selectedOH (childBd_3_selectedOH),
    .boreChildrenBd_bore_array      (childBd_3_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_3_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_3_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_3_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_3_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_3_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_3_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_3_cgen)
  );
  wire [8:0]  childBd_4_addr;
  wire [8:0]  childBd_4_addr_rd;
  wire [65:0] childBd_4_wdata;
  wire        childBd_4_wmask;
  wire        childBd_4_re;
  wire        childBd_4_we;
  wire        childBd_4_ack;
  wire        childBd_4_selectedOH;
  wire [3:0]  childBd_4_array;
  SRAMTemplateWithFixedWidth_4 dataArrays_0_4 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_0_valid & masks_0_4),
    .io_r_req_bits_setIdx           (_GEN_3),
    .io_r_resp_data_0               (_dataArrays_0_4_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[0]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_4),
    .boreChildrenBd_bore_addr       (childBd_4_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_4_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_4_wdata),
    .boreChildrenBd_bore_wmask      (childBd_4_wmask),
    .boreChildrenBd_bore_re         (childBd_4_re),
    .boreChildrenBd_bore_we         (childBd_4_we),
    .boreChildrenBd_bore_rdata      (childBd_4_rdata),
    .boreChildrenBd_bore_ack        (childBd_4_ack),
    .boreChildrenBd_bore_selectedOH (childBd_4_selectedOH),
    .boreChildrenBd_bore_array      (childBd_4_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_4_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_4_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_4_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_4_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_4_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_4_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_4_cgen)
  );
  wire [8:0]  childBd_5_addr;
  wire [8:0]  childBd_5_addr_rd;
  wire [65:0] childBd_5_wdata;
  wire        childBd_5_wmask;
  wire        childBd_5_re;
  wire        childBd_5_we;
  wire        childBd_5_ack;
  wire        childBd_5_selectedOH;
  wire [3:0]  childBd_5_array;
  SRAMTemplateWithFixedWidth_4 dataArrays_0_5 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_1_valid & masks_0_5),
    .io_r_req_bits_setIdx           (_GEN_4),
    .io_r_resp_data_0               (_dataArrays_0_5_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[0]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_5),
    .boreChildrenBd_bore_addr       (childBd_5_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_5_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_5_wdata),
    .boreChildrenBd_bore_wmask      (childBd_5_wmask),
    .boreChildrenBd_bore_re         (childBd_5_re),
    .boreChildrenBd_bore_we         (childBd_5_we),
    .boreChildrenBd_bore_rdata      (childBd_5_rdata),
    .boreChildrenBd_bore_ack        (childBd_5_ack),
    .boreChildrenBd_bore_selectedOH (childBd_5_selectedOH),
    .boreChildrenBd_bore_array      (childBd_5_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_5_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_5_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_5_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_5_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_5_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_5_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_5_cgen)
  );
  wire [8:0]  childBd_6_addr;
  wire [8:0]  childBd_6_addr_rd;
  wire [65:0] childBd_6_wdata;
  wire        childBd_6_wmask;
  wire        childBd_6_re;
  wire        childBd_6_we;
  wire        childBd_6_ack;
  wire        childBd_6_selectedOH;
  wire [3:0]  childBd_6_array;
  SRAMTemplateWithFixedWidth_4 dataArrays_0_6 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_2_valid & masks_0_6),
    .io_r_req_bits_setIdx           (_GEN_5),
    .io_r_resp_data_0               (_dataArrays_0_6_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[0]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_6),
    .boreChildrenBd_bore_addr       (childBd_6_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_6_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_6_wdata),
    .boreChildrenBd_bore_wmask      (childBd_6_wmask),
    .boreChildrenBd_bore_re         (childBd_6_re),
    .boreChildrenBd_bore_we         (childBd_6_we),
    .boreChildrenBd_bore_rdata      (childBd_6_rdata),
    .boreChildrenBd_bore_ack        (childBd_6_ack),
    .boreChildrenBd_bore_selectedOH (childBd_6_selectedOH),
    .boreChildrenBd_bore_array      (childBd_6_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_6_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_6_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_6_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_6_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_6_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_6_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_6_cgen)
  );
  wire [8:0]  childBd_7_addr;
  wire [8:0]  childBd_7_addr_rd;
  wire [65:0] childBd_7_wdata;
  wire        childBd_7_wmask;
  wire        childBd_7_re;
  wire        childBd_7_we;
  wire        childBd_7_ack;
  wire        childBd_7_selectedOH;
  wire [3:0]  childBd_7_array;
  SRAMTemplateWithFixedWidth_4 dataArrays_0_7 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_3_valid & masks_0_7),
    .io_r_req_bits_setIdx           (io_read_3_bits_vSetIdx_0),
    .io_r_resp_data_0               (_dataArrays_0_7_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[0]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_7),
    .boreChildrenBd_bore_addr       (childBd_7_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_7_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_7_wdata),
    .boreChildrenBd_bore_wmask      (childBd_7_wmask),
    .boreChildrenBd_bore_re         (childBd_7_re),
    .boreChildrenBd_bore_we         (childBd_7_we),
    .boreChildrenBd_bore_rdata      (childBd_7_rdata),
    .boreChildrenBd_bore_ack        (childBd_7_ack),
    .boreChildrenBd_bore_selectedOH (childBd_7_selectedOH),
    .boreChildrenBd_bore_array      (childBd_7_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_7_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_7_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_7_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_7_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_7_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_7_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_7_cgen)
  );
  MbistPipeIcacheDataWay0 res (
    .clock               (clock),
    .reset               (reset),
    .mbist_array         (bd_array),
    .mbist_all           (bd_all),
    .mbist_req           (bd_req),
    .mbist_ack           (bd_ack),
    .mbist_writeen       (bd_writeen),
    .mbist_be            (bd_be),
    .mbist_addr          (bd_addr),
    .mbist_indata        (bd_indata),
    .mbist_readen        (bd_readen),
    .mbist_addr_rd       (bd_addr_rd),
    .mbist_outdata       (bd_outdata),
    .toSRAM_0_addr       (childBd_addr),
    .toSRAM_0_addr_rd    (childBd_addr_rd),
    .toSRAM_0_wdata      (childBd_wdata),
    .toSRAM_0_wmask      (childBd_wmask),
    .toSRAM_0_re         (childBd_re),
    .toSRAM_0_we         (childBd_we),
    .toSRAM_0_rdata      (childBd_rdata),
    .toSRAM_0_ack        (childBd_ack),
    .toSRAM_0_selectedOH (childBd_selectedOH),
    .toSRAM_0_array      (childBd_array),
    .toSRAM_1_addr       (childBd_1_addr),
    .toSRAM_1_addr_rd    (childBd_1_addr_rd),
    .toSRAM_1_wdata      (childBd_1_wdata),
    .toSRAM_1_wmask      (childBd_1_wmask),
    .toSRAM_1_re         (childBd_1_re),
    .toSRAM_1_we         (childBd_1_we),
    .toSRAM_1_rdata      (childBd_1_rdata),
    .toSRAM_1_ack        (childBd_1_ack),
    .toSRAM_1_selectedOH (childBd_1_selectedOH),
    .toSRAM_1_array      (childBd_1_array),
    .toSRAM_2_addr       (childBd_2_addr),
    .toSRAM_2_addr_rd    (childBd_2_addr_rd),
    .toSRAM_2_wdata      (childBd_2_wdata),
    .toSRAM_2_wmask      (childBd_2_wmask),
    .toSRAM_2_re         (childBd_2_re),
    .toSRAM_2_we         (childBd_2_we),
    .toSRAM_2_rdata      (childBd_2_rdata),
    .toSRAM_2_ack        (childBd_2_ack),
    .toSRAM_2_selectedOH (childBd_2_selectedOH),
    .toSRAM_2_array      (childBd_2_array),
    .toSRAM_3_addr       (childBd_3_addr),
    .toSRAM_3_addr_rd    (childBd_3_addr_rd),
    .toSRAM_3_wdata      (childBd_3_wdata),
    .toSRAM_3_wmask      (childBd_3_wmask),
    .toSRAM_3_re         (childBd_3_re),
    .toSRAM_3_we         (childBd_3_we),
    .toSRAM_3_rdata      (childBd_3_rdata),
    .toSRAM_3_ack        (childBd_3_ack),
    .toSRAM_3_selectedOH (childBd_3_selectedOH),
    .toSRAM_3_array      (childBd_3_array),
    .toSRAM_4_addr       (childBd_4_addr),
    .toSRAM_4_addr_rd    (childBd_4_addr_rd),
    .toSRAM_4_wdata      (childBd_4_wdata),
    .toSRAM_4_wmask      (childBd_4_wmask),
    .toSRAM_4_re         (childBd_4_re),
    .toSRAM_4_we         (childBd_4_we),
    .toSRAM_4_rdata      (childBd_4_rdata),
    .toSRAM_4_ack        (childBd_4_ack),
    .toSRAM_4_selectedOH (childBd_4_selectedOH),
    .toSRAM_4_array      (childBd_4_array),
    .toSRAM_5_addr       (childBd_5_addr),
    .toSRAM_5_addr_rd    (childBd_5_addr_rd),
    .toSRAM_5_wdata      (childBd_5_wdata),
    .toSRAM_5_wmask      (childBd_5_wmask),
    .toSRAM_5_re         (childBd_5_re),
    .toSRAM_5_we         (childBd_5_we),
    .toSRAM_5_rdata      (childBd_5_rdata),
    .toSRAM_5_ack        (childBd_5_ack),
    .toSRAM_5_selectedOH (childBd_5_selectedOH),
    .toSRAM_5_array      (childBd_5_array),
    .toSRAM_6_addr       (childBd_6_addr),
    .toSRAM_6_addr_rd    (childBd_6_addr_rd),
    .toSRAM_6_wdata      (childBd_6_wdata),
    .toSRAM_6_wmask      (childBd_6_wmask),
    .toSRAM_6_re         (childBd_6_re),
    .toSRAM_6_we         (childBd_6_we),
    .toSRAM_6_rdata      (childBd_6_rdata),
    .toSRAM_6_ack        (childBd_6_ack),
    .toSRAM_6_selectedOH (childBd_6_selectedOH),
    .toSRAM_6_array      (childBd_6_array),
    .toSRAM_7_addr       (childBd_7_addr),
    .toSRAM_7_addr_rd    (childBd_7_addr_rd),
    .toSRAM_7_wdata      (childBd_7_wdata),
    .toSRAM_7_wmask      (childBd_7_wmask),
    .toSRAM_7_re         (childBd_7_re),
    .toSRAM_7_we         (childBd_7_we),
    .toSRAM_7_rdata      (childBd_7_rdata),
    .toSRAM_7_ack        (childBd_7_ack),
    .toSRAM_7_selectedOH (childBd_7_selectedOH),
    .toSRAM_7_array      (childBd_7_array)
  );
  wire [8:0]  childBd_8_addr;
  wire [8:0]  childBd_8_addr_rd;
  wire [65:0] childBd_8_wdata;
  wire        childBd_8_wmask;
  wire        childBd_8_re;
  wire        childBd_8_we;
  wire        childBd_8_ack;
  wire        childBd_8_selectedOH;
  wire [3:0]  childBd_8_array;
  SRAMTemplateWithFixedWidth_4 dataArrays_1_0 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_0_valid & masks_1_0),
    .io_r_req_bits_setIdx           (_GEN),
    .io_r_resp_data_0               (_dataArrays_1_0_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[1]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_0),
    .boreChildrenBd_bore_addr       (childBd_8_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_8_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_8_wdata),
    .boreChildrenBd_bore_wmask      (childBd_8_wmask),
    .boreChildrenBd_bore_re         (childBd_8_re),
    .boreChildrenBd_bore_we         (childBd_8_we),
    .boreChildrenBd_bore_rdata      (childBd_8_rdata),
    .boreChildrenBd_bore_ack        (childBd_8_ack),
    .boreChildrenBd_bore_selectedOH (childBd_8_selectedOH),
    .boreChildrenBd_bore_array      (childBd_8_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_8_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_8_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_8_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_8_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_8_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_8_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_8_cgen)
  );
  wire [8:0]  childBd_9_addr;
  wire [8:0]  childBd_9_addr_rd;
  wire [65:0] childBd_9_wdata;
  wire        childBd_9_wmask;
  wire        childBd_9_re;
  wire        childBd_9_we;
  wire        childBd_9_ack;
  wire        childBd_9_selectedOH;
  wire [3:0]  childBd_9_array;
  SRAMTemplateWithFixedWidth_4 dataArrays_1_1 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_1_valid & masks_1_1),
    .io_r_req_bits_setIdx           (_GEN_0),
    .io_r_resp_data_0               (_dataArrays_1_1_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[1]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_1),
    .boreChildrenBd_bore_addr       (childBd_9_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_9_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_9_wdata),
    .boreChildrenBd_bore_wmask      (childBd_9_wmask),
    .boreChildrenBd_bore_re         (childBd_9_re),
    .boreChildrenBd_bore_we         (childBd_9_we),
    .boreChildrenBd_bore_rdata      (childBd_9_rdata),
    .boreChildrenBd_bore_ack        (childBd_9_ack),
    .boreChildrenBd_bore_selectedOH (childBd_9_selectedOH),
    .boreChildrenBd_bore_array      (childBd_9_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_9_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_9_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_9_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_9_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_9_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_9_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_9_cgen)
  );
  wire [8:0]  childBd_10_addr;
  wire [8:0]  childBd_10_addr_rd;
  wire [65:0] childBd_10_wdata;
  wire        childBd_10_wmask;
  wire        childBd_10_re;
  wire        childBd_10_we;
  wire        childBd_10_ack;
  wire        childBd_10_selectedOH;
  wire [3:0]  childBd_10_array;
  SRAMTemplateWithFixedWidth_4 dataArrays_1_2 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_2_valid & masks_1_2),
    .io_r_req_bits_setIdx           (_GEN_1),
    .io_r_resp_data_0               (_dataArrays_1_2_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[1]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_2),
    .boreChildrenBd_bore_addr       (childBd_10_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_10_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_10_wdata),
    .boreChildrenBd_bore_wmask      (childBd_10_wmask),
    .boreChildrenBd_bore_re         (childBd_10_re),
    .boreChildrenBd_bore_we         (childBd_10_we),
    .boreChildrenBd_bore_rdata      (childBd_10_rdata),
    .boreChildrenBd_bore_ack        (childBd_10_ack),
    .boreChildrenBd_bore_selectedOH (childBd_10_selectedOH),
    .boreChildrenBd_bore_array      (childBd_10_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_10_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_10_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_10_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_10_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_10_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_10_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_10_cgen)
  );
  wire [8:0]  childBd_11_addr;
  wire [8:0]  childBd_11_addr_rd;
  wire [65:0] childBd_11_wdata;
  wire        childBd_11_wmask;
  wire        childBd_11_re;
  wire        childBd_11_we;
  wire        childBd_11_ack;
  wire        childBd_11_selectedOH;
  wire [3:0]  childBd_11_array;
  SRAMTemplateWithFixedWidth_4 dataArrays_1_3 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_3_valid & masks_1_3),
    .io_r_req_bits_setIdx           (_GEN_2),
    .io_r_resp_data_0               (_dataArrays_1_3_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[1]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_3),
    .boreChildrenBd_bore_addr       (childBd_11_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_11_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_11_wdata),
    .boreChildrenBd_bore_wmask      (childBd_11_wmask),
    .boreChildrenBd_bore_re         (childBd_11_re),
    .boreChildrenBd_bore_we         (childBd_11_we),
    .boreChildrenBd_bore_rdata      (childBd_11_rdata),
    .boreChildrenBd_bore_ack        (childBd_11_ack),
    .boreChildrenBd_bore_selectedOH (childBd_11_selectedOH),
    .boreChildrenBd_bore_array      (childBd_11_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_11_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_11_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_11_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_11_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_11_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_11_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_11_cgen)
  );
  wire [8:0]  childBd_12_addr;
  wire [8:0]  childBd_12_addr_rd;
  wire [65:0] childBd_12_wdata;
  wire        childBd_12_wmask;
  wire        childBd_12_re;
  wire        childBd_12_we;
  wire        childBd_12_ack;
  wire        childBd_12_selectedOH;
  wire [4:0]  childBd_12_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_1_4 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_0_valid & masks_1_4),
    .io_r_req_bits_setIdx           (_GEN_3),
    .io_r_resp_data_0               (_dataArrays_1_4_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[1]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_4),
    .boreChildrenBd_bore_addr       (childBd_12_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_12_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_12_wdata),
    .boreChildrenBd_bore_wmask      (childBd_12_wmask),
    .boreChildrenBd_bore_re         (childBd_12_re),
    .boreChildrenBd_bore_we         (childBd_12_we),
    .boreChildrenBd_bore_rdata      (childBd_12_rdata),
    .boreChildrenBd_bore_ack        (childBd_12_ack),
    .boreChildrenBd_bore_selectedOH (childBd_12_selectedOH),
    .boreChildrenBd_bore_array      (childBd_12_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_12_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_12_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_12_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_12_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_12_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_12_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_12_cgen)
  );
  wire [8:0]  childBd_13_addr;
  wire [8:0]  childBd_13_addr_rd;
  wire [65:0] childBd_13_wdata;
  wire        childBd_13_wmask;
  wire        childBd_13_re;
  wire        childBd_13_we;
  wire        childBd_13_ack;
  wire        childBd_13_selectedOH;
  wire [4:0]  childBd_13_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_1_5 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_1_valid & masks_1_5),
    .io_r_req_bits_setIdx           (_GEN_4),
    .io_r_resp_data_0               (_dataArrays_1_5_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[1]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_5),
    .boreChildrenBd_bore_addr       (childBd_13_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_13_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_13_wdata),
    .boreChildrenBd_bore_wmask      (childBd_13_wmask),
    .boreChildrenBd_bore_re         (childBd_13_re),
    .boreChildrenBd_bore_we         (childBd_13_we),
    .boreChildrenBd_bore_rdata      (childBd_13_rdata),
    .boreChildrenBd_bore_ack        (childBd_13_ack),
    .boreChildrenBd_bore_selectedOH (childBd_13_selectedOH),
    .boreChildrenBd_bore_array      (childBd_13_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_13_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_13_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_13_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_13_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_13_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_13_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_13_cgen)
  );
  wire [8:0]  childBd_14_addr;
  wire [8:0]  childBd_14_addr_rd;
  wire [65:0] childBd_14_wdata;
  wire        childBd_14_wmask;
  wire        childBd_14_re;
  wire        childBd_14_we;
  wire        childBd_14_ack;
  wire        childBd_14_selectedOH;
  wire [4:0]  childBd_14_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_1_6 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_2_valid & masks_1_6),
    .io_r_req_bits_setIdx           (_GEN_5),
    .io_r_resp_data_0               (_dataArrays_1_6_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[1]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_6),
    .boreChildrenBd_bore_addr       (childBd_14_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_14_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_14_wdata),
    .boreChildrenBd_bore_wmask      (childBd_14_wmask),
    .boreChildrenBd_bore_re         (childBd_14_re),
    .boreChildrenBd_bore_we         (childBd_14_we),
    .boreChildrenBd_bore_rdata      (childBd_14_rdata),
    .boreChildrenBd_bore_ack        (childBd_14_ack),
    .boreChildrenBd_bore_selectedOH (childBd_14_selectedOH),
    .boreChildrenBd_bore_array      (childBd_14_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_14_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_14_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_14_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_14_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_14_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_14_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_14_cgen)
  );
  wire [8:0]  childBd_15_addr;
  wire [8:0]  childBd_15_addr_rd;
  wire [65:0] childBd_15_wdata;
  wire        childBd_15_wmask;
  wire        childBd_15_re;
  wire        childBd_15_we;
  wire        childBd_15_ack;
  wire        childBd_15_selectedOH;
  wire [4:0]  childBd_15_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_1_7 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_3_valid & masks_1_7),
    .io_r_req_bits_setIdx           (io_read_3_bits_vSetIdx_0),
    .io_r_resp_data_0               (_dataArrays_1_7_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[1]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_7),
    .boreChildrenBd_bore_addr       (childBd_15_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_15_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_15_wdata),
    .boreChildrenBd_bore_wmask      (childBd_15_wmask),
    .boreChildrenBd_bore_re         (childBd_15_re),
    .boreChildrenBd_bore_we         (childBd_15_we),
    .boreChildrenBd_bore_rdata      (childBd_15_rdata),
    .boreChildrenBd_bore_ack        (childBd_15_ack),
    .boreChildrenBd_bore_selectedOH (childBd_15_selectedOH),
    .boreChildrenBd_bore_array      (childBd_15_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_15_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_15_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_15_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_15_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_15_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_15_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_15_cgen)
  );
  MbistPipeIcacheDataWay1 res_1 (
    .clock               (clock),
    .reset               (reset),
    .mbist_array         (bd_1_array),
    .mbist_all           (bd_1_all),
    .mbist_req           (bd_1_req),
    .mbist_ack           (bd_1_ack),
    .mbist_writeen       (bd_1_writeen),
    .mbist_be            (bd_1_be),
    .mbist_addr          (bd_1_addr),
    .mbist_indata        (bd_1_indata),
    .mbist_readen        (bd_1_readen),
    .mbist_addr_rd       (bd_1_addr_rd),
    .mbist_outdata       (bd_1_outdata),
    .toSRAM_0_addr       (childBd_8_addr),
    .toSRAM_0_addr_rd    (childBd_8_addr_rd),
    .toSRAM_0_wdata      (childBd_8_wdata),
    .toSRAM_0_wmask      (childBd_8_wmask),
    .toSRAM_0_re         (childBd_8_re),
    .toSRAM_0_we         (childBd_8_we),
    .toSRAM_0_rdata      (childBd_8_rdata),
    .toSRAM_0_ack        (childBd_8_ack),
    .toSRAM_0_selectedOH (childBd_8_selectedOH),
    .toSRAM_0_array      (childBd_8_array),
    .toSRAM_1_addr       (childBd_9_addr),
    .toSRAM_1_addr_rd    (childBd_9_addr_rd),
    .toSRAM_1_wdata      (childBd_9_wdata),
    .toSRAM_1_wmask      (childBd_9_wmask),
    .toSRAM_1_re         (childBd_9_re),
    .toSRAM_1_we         (childBd_9_we),
    .toSRAM_1_rdata      (childBd_9_rdata),
    .toSRAM_1_ack        (childBd_9_ack),
    .toSRAM_1_selectedOH (childBd_9_selectedOH),
    .toSRAM_1_array      (childBd_9_array),
    .toSRAM_2_addr       (childBd_10_addr),
    .toSRAM_2_addr_rd    (childBd_10_addr_rd),
    .toSRAM_2_wdata      (childBd_10_wdata),
    .toSRAM_2_wmask      (childBd_10_wmask),
    .toSRAM_2_re         (childBd_10_re),
    .toSRAM_2_we         (childBd_10_we),
    .toSRAM_2_rdata      (childBd_10_rdata),
    .toSRAM_2_ack        (childBd_10_ack),
    .toSRAM_2_selectedOH (childBd_10_selectedOH),
    .toSRAM_2_array      (childBd_10_array),
    .toSRAM_3_addr       (childBd_11_addr),
    .toSRAM_3_addr_rd    (childBd_11_addr_rd),
    .toSRAM_3_wdata      (childBd_11_wdata),
    .toSRAM_3_wmask      (childBd_11_wmask),
    .toSRAM_3_re         (childBd_11_re),
    .toSRAM_3_we         (childBd_11_we),
    .toSRAM_3_rdata      (childBd_11_rdata),
    .toSRAM_3_ack        (childBd_11_ack),
    .toSRAM_3_selectedOH (childBd_11_selectedOH),
    .toSRAM_3_array      (childBd_11_array),
    .toSRAM_4_addr       (childBd_12_addr),
    .toSRAM_4_addr_rd    (childBd_12_addr_rd),
    .toSRAM_4_wdata      (childBd_12_wdata),
    .toSRAM_4_wmask      (childBd_12_wmask),
    .toSRAM_4_re         (childBd_12_re),
    .toSRAM_4_we         (childBd_12_we),
    .toSRAM_4_rdata      (childBd_12_rdata),
    .toSRAM_4_ack        (childBd_12_ack),
    .toSRAM_4_selectedOH (childBd_12_selectedOH),
    .toSRAM_4_array      (childBd_12_array),
    .toSRAM_5_addr       (childBd_13_addr),
    .toSRAM_5_addr_rd    (childBd_13_addr_rd),
    .toSRAM_5_wdata      (childBd_13_wdata),
    .toSRAM_5_wmask      (childBd_13_wmask),
    .toSRAM_5_re         (childBd_13_re),
    .toSRAM_5_we         (childBd_13_we),
    .toSRAM_5_rdata      (childBd_13_rdata),
    .toSRAM_5_ack        (childBd_13_ack),
    .toSRAM_5_selectedOH (childBd_13_selectedOH),
    .toSRAM_5_array      (childBd_13_array),
    .toSRAM_6_addr       (childBd_14_addr),
    .toSRAM_6_addr_rd    (childBd_14_addr_rd),
    .toSRAM_6_wdata      (childBd_14_wdata),
    .toSRAM_6_wmask      (childBd_14_wmask),
    .toSRAM_6_re         (childBd_14_re),
    .toSRAM_6_we         (childBd_14_we),
    .toSRAM_6_rdata      (childBd_14_rdata),
    .toSRAM_6_ack        (childBd_14_ack),
    .toSRAM_6_selectedOH (childBd_14_selectedOH),
    .toSRAM_6_array      (childBd_14_array),
    .toSRAM_7_addr       (childBd_15_addr),
    .toSRAM_7_addr_rd    (childBd_15_addr_rd),
    .toSRAM_7_wdata      (childBd_15_wdata),
    .toSRAM_7_wmask      (childBd_15_wmask),
    .toSRAM_7_re         (childBd_15_re),
    .toSRAM_7_we         (childBd_15_we),
    .toSRAM_7_rdata      (childBd_15_rdata),
    .toSRAM_7_ack        (childBd_15_ack),
    .toSRAM_7_selectedOH (childBd_15_selectedOH),
    .toSRAM_7_array      (childBd_15_array)
  );
  wire [8:0]  childBd_16_addr;
  wire [8:0]  childBd_16_addr_rd;
  wire [65:0] childBd_16_wdata;
  wire        childBd_16_wmask;
  wire        childBd_16_re;
  wire        childBd_16_we;
  wire        childBd_16_ack;
  wire        childBd_16_selectedOH;
  wire [4:0]  childBd_16_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_2_0 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_0_valid & masks_2_0),
    .io_r_req_bits_setIdx           (_GEN),
    .io_r_resp_data_0               (_dataArrays_2_0_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[2]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_0),
    .boreChildrenBd_bore_addr       (childBd_16_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_16_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_16_wdata),
    .boreChildrenBd_bore_wmask      (childBd_16_wmask),
    .boreChildrenBd_bore_re         (childBd_16_re),
    .boreChildrenBd_bore_we         (childBd_16_we),
    .boreChildrenBd_bore_rdata      (childBd_16_rdata),
    .boreChildrenBd_bore_ack        (childBd_16_ack),
    .boreChildrenBd_bore_selectedOH (childBd_16_selectedOH),
    .boreChildrenBd_bore_array      (childBd_16_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_16_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_16_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_16_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_16_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_16_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_16_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_16_cgen)
  );
  wire [8:0]  childBd_17_addr;
  wire [8:0]  childBd_17_addr_rd;
  wire [65:0] childBd_17_wdata;
  wire        childBd_17_wmask;
  wire        childBd_17_re;
  wire        childBd_17_we;
  wire        childBd_17_ack;
  wire        childBd_17_selectedOH;
  wire [4:0]  childBd_17_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_2_1 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_1_valid & masks_2_1),
    .io_r_req_bits_setIdx           (_GEN_0),
    .io_r_resp_data_0               (_dataArrays_2_1_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[2]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_1),
    .boreChildrenBd_bore_addr       (childBd_17_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_17_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_17_wdata),
    .boreChildrenBd_bore_wmask      (childBd_17_wmask),
    .boreChildrenBd_bore_re         (childBd_17_re),
    .boreChildrenBd_bore_we         (childBd_17_we),
    .boreChildrenBd_bore_rdata      (childBd_17_rdata),
    .boreChildrenBd_bore_ack        (childBd_17_ack),
    .boreChildrenBd_bore_selectedOH (childBd_17_selectedOH),
    .boreChildrenBd_bore_array      (childBd_17_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_17_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_17_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_17_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_17_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_17_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_17_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_17_cgen)
  );
  wire [8:0]  childBd_18_addr;
  wire [8:0]  childBd_18_addr_rd;
  wire [65:0] childBd_18_wdata;
  wire        childBd_18_wmask;
  wire        childBd_18_re;
  wire        childBd_18_we;
  wire        childBd_18_ack;
  wire        childBd_18_selectedOH;
  wire [4:0]  childBd_18_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_2_2 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_2_valid & masks_2_2),
    .io_r_req_bits_setIdx           (_GEN_1),
    .io_r_resp_data_0               (_dataArrays_2_2_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[2]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_2),
    .boreChildrenBd_bore_addr       (childBd_18_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_18_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_18_wdata),
    .boreChildrenBd_bore_wmask      (childBd_18_wmask),
    .boreChildrenBd_bore_re         (childBd_18_re),
    .boreChildrenBd_bore_we         (childBd_18_we),
    .boreChildrenBd_bore_rdata      (childBd_18_rdata),
    .boreChildrenBd_bore_ack        (childBd_18_ack),
    .boreChildrenBd_bore_selectedOH (childBd_18_selectedOH),
    .boreChildrenBd_bore_array      (childBd_18_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_18_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_18_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_18_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_18_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_18_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_18_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_18_cgen)
  );
  wire [8:0]  childBd_19_addr;
  wire [8:0]  childBd_19_addr_rd;
  wire [65:0] childBd_19_wdata;
  wire        childBd_19_wmask;
  wire        childBd_19_re;
  wire        childBd_19_we;
  wire        childBd_19_ack;
  wire        childBd_19_selectedOH;
  wire [4:0]  childBd_19_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_2_3 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_3_valid & masks_2_3),
    .io_r_req_bits_setIdx           (_GEN_2),
    .io_r_resp_data_0               (_dataArrays_2_3_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[2]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_3),
    .boreChildrenBd_bore_addr       (childBd_19_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_19_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_19_wdata),
    .boreChildrenBd_bore_wmask      (childBd_19_wmask),
    .boreChildrenBd_bore_re         (childBd_19_re),
    .boreChildrenBd_bore_we         (childBd_19_we),
    .boreChildrenBd_bore_rdata      (childBd_19_rdata),
    .boreChildrenBd_bore_ack        (childBd_19_ack),
    .boreChildrenBd_bore_selectedOH (childBd_19_selectedOH),
    .boreChildrenBd_bore_array      (childBd_19_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_19_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_19_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_19_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_19_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_19_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_19_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_19_cgen)
  );
  wire [8:0]  childBd_20_addr;
  wire [8:0]  childBd_20_addr_rd;
  wire [65:0] childBd_20_wdata;
  wire        childBd_20_wmask;
  wire        childBd_20_re;
  wire        childBd_20_we;
  wire        childBd_20_ack;
  wire        childBd_20_selectedOH;
  wire [4:0]  childBd_20_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_2_4 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_0_valid & masks_2_4),
    .io_r_req_bits_setIdx           (_GEN_3),
    .io_r_resp_data_0               (_dataArrays_2_4_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[2]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_4),
    .boreChildrenBd_bore_addr       (childBd_20_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_20_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_20_wdata),
    .boreChildrenBd_bore_wmask      (childBd_20_wmask),
    .boreChildrenBd_bore_re         (childBd_20_re),
    .boreChildrenBd_bore_we         (childBd_20_we),
    .boreChildrenBd_bore_rdata      (childBd_20_rdata),
    .boreChildrenBd_bore_ack        (childBd_20_ack),
    .boreChildrenBd_bore_selectedOH (childBd_20_selectedOH),
    .boreChildrenBd_bore_array      (childBd_20_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_20_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_20_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_20_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_20_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_20_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_20_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_20_cgen)
  );
  wire [8:0]  childBd_21_addr;
  wire [8:0]  childBd_21_addr_rd;
  wire [65:0] childBd_21_wdata;
  wire        childBd_21_wmask;
  wire        childBd_21_re;
  wire        childBd_21_we;
  wire        childBd_21_ack;
  wire        childBd_21_selectedOH;
  wire [4:0]  childBd_21_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_2_5 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_1_valid & masks_2_5),
    .io_r_req_bits_setIdx           (_GEN_4),
    .io_r_resp_data_0               (_dataArrays_2_5_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[2]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_5),
    .boreChildrenBd_bore_addr       (childBd_21_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_21_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_21_wdata),
    .boreChildrenBd_bore_wmask      (childBd_21_wmask),
    .boreChildrenBd_bore_re         (childBd_21_re),
    .boreChildrenBd_bore_we         (childBd_21_we),
    .boreChildrenBd_bore_rdata      (childBd_21_rdata),
    .boreChildrenBd_bore_ack        (childBd_21_ack),
    .boreChildrenBd_bore_selectedOH (childBd_21_selectedOH),
    .boreChildrenBd_bore_array      (childBd_21_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_21_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_21_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_21_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_21_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_21_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_21_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_21_cgen)
  );
  wire [8:0]  childBd_22_addr;
  wire [8:0]  childBd_22_addr_rd;
  wire [65:0] childBd_22_wdata;
  wire        childBd_22_wmask;
  wire        childBd_22_re;
  wire        childBd_22_we;
  wire        childBd_22_ack;
  wire        childBd_22_selectedOH;
  wire [4:0]  childBd_22_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_2_6 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_2_valid & masks_2_6),
    .io_r_req_bits_setIdx           (_GEN_5),
    .io_r_resp_data_0               (_dataArrays_2_6_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[2]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_6),
    .boreChildrenBd_bore_addr       (childBd_22_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_22_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_22_wdata),
    .boreChildrenBd_bore_wmask      (childBd_22_wmask),
    .boreChildrenBd_bore_re         (childBd_22_re),
    .boreChildrenBd_bore_we         (childBd_22_we),
    .boreChildrenBd_bore_rdata      (childBd_22_rdata),
    .boreChildrenBd_bore_ack        (childBd_22_ack),
    .boreChildrenBd_bore_selectedOH (childBd_22_selectedOH),
    .boreChildrenBd_bore_array      (childBd_22_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_22_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_22_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_22_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_22_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_22_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_22_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_22_cgen)
  );
  wire [8:0]  childBd_23_addr;
  wire [8:0]  childBd_23_addr_rd;
  wire [65:0] childBd_23_wdata;
  wire        childBd_23_wmask;
  wire        childBd_23_re;
  wire        childBd_23_we;
  wire        childBd_23_ack;
  wire        childBd_23_selectedOH;
  wire [4:0]  childBd_23_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_2_7 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_3_valid & masks_2_7),
    .io_r_req_bits_setIdx           (io_read_3_bits_vSetIdx_0),
    .io_r_resp_data_0               (_dataArrays_2_7_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[2]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_7),
    .boreChildrenBd_bore_addr       (childBd_23_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_23_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_23_wdata),
    .boreChildrenBd_bore_wmask      (childBd_23_wmask),
    .boreChildrenBd_bore_re         (childBd_23_re),
    .boreChildrenBd_bore_we         (childBd_23_we),
    .boreChildrenBd_bore_rdata      (childBd_23_rdata),
    .boreChildrenBd_bore_ack        (childBd_23_ack),
    .boreChildrenBd_bore_selectedOH (childBd_23_selectedOH),
    .boreChildrenBd_bore_array      (childBd_23_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_23_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_23_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_23_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_23_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_23_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_23_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_23_cgen)
  );
  MbistPipeIcacheDataWay2 res_2 (
    .clock               (clock),
    .reset               (reset),
    .mbist_array         (bd_2_array),
    .mbist_all           (bd_2_all),
    .mbist_req           (bd_2_req),
    .mbist_ack           (bd_2_ack),
    .mbist_writeen       (bd_2_writeen),
    .mbist_be            (bd_2_be),
    .mbist_addr          (bd_2_addr),
    .mbist_indata        (bd_2_indata),
    .mbist_readen        (bd_2_readen),
    .mbist_addr_rd       (bd_2_addr_rd),
    .mbist_outdata       (bd_2_outdata),
    .toSRAM_0_addr       (childBd_16_addr),
    .toSRAM_0_addr_rd    (childBd_16_addr_rd),
    .toSRAM_0_wdata      (childBd_16_wdata),
    .toSRAM_0_wmask      (childBd_16_wmask),
    .toSRAM_0_re         (childBd_16_re),
    .toSRAM_0_we         (childBd_16_we),
    .toSRAM_0_rdata      (childBd_16_rdata),
    .toSRAM_0_ack        (childBd_16_ack),
    .toSRAM_0_selectedOH (childBd_16_selectedOH),
    .toSRAM_0_array      (childBd_16_array),
    .toSRAM_1_addr       (childBd_17_addr),
    .toSRAM_1_addr_rd    (childBd_17_addr_rd),
    .toSRAM_1_wdata      (childBd_17_wdata),
    .toSRAM_1_wmask      (childBd_17_wmask),
    .toSRAM_1_re         (childBd_17_re),
    .toSRAM_1_we         (childBd_17_we),
    .toSRAM_1_rdata      (childBd_17_rdata),
    .toSRAM_1_ack        (childBd_17_ack),
    .toSRAM_1_selectedOH (childBd_17_selectedOH),
    .toSRAM_1_array      (childBd_17_array),
    .toSRAM_2_addr       (childBd_18_addr),
    .toSRAM_2_addr_rd    (childBd_18_addr_rd),
    .toSRAM_2_wdata      (childBd_18_wdata),
    .toSRAM_2_wmask      (childBd_18_wmask),
    .toSRAM_2_re         (childBd_18_re),
    .toSRAM_2_we         (childBd_18_we),
    .toSRAM_2_rdata      (childBd_18_rdata),
    .toSRAM_2_ack        (childBd_18_ack),
    .toSRAM_2_selectedOH (childBd_18_selectedOH),
    .toSRAM_2_array      (childBd_18_array),
    .toSRAM_3_addr       (childBd_19_addr),
    .toSRAM_3_addr_rd    (childBd_19_addr_rd),
    .toSRAM_3_wdata      (childBd_19_wdata),
    .toSRAM_3_wmask      (childBd_19_wmask),
    .toSRAM_3_re         (childBd_19_re),
    .toSRAM_3_we         (childBd_19_we),
    .toSRAM_3_rdata      (childBd_19_rdata),
    .toSRAM_3_ack        (childBd_19_ack),
    .toSRAM_3_selectedOH (childBd_19_selectedOH),
    .toSRAM_3_array      (childBd_19_array),
    .toSRAM_4_addr       (childBd_20_addr),
    .toSRAM_4_addr_rd    (childBd_20_addr_rd),
    .toSRAM_4_wdata      (childBd_20_wdata),
    .toSRAM_4_wmask      (childBd_20_wmask),
    .toSRAM_4_re         (childBd_20_re),
    .toSRAM_4_we         (childBd_20_we),
    .toSRAM_4_rdata      (childBd_20_rdata),
    .toSRAM_4_ack        (childBd_20_ack),
    .toSRAM_4_selectedOH (childBd_20_selectedOH),
    .toSRAM_4_array      (childBd_20_array),
    .toSRAM_5_addr       (childBd_21_addr),
    .toSRAM_5_addr_rd    (childBd_21_addr_rd),
    .toSRAM_5_wdata      (childBd_21_wdata),
    .toSRAM_5_wmask      (childBd_21_wmask),
    .toSRAM_5_re         (childBd_21_re),
    .toSRAM_5_we         (childBd_21_we),
    .toSRAM_5_rdata      (childBd_21_rdata),
    .toSRAM_5_ack        (childBd_21_ack),
    .toSRAM_5_selectedOH (childBd_21_selectedOH),
    .toSRAM_5_array      (childBd_21_array),
    .toSRAM_6_addr       (childBd_22_addr),
    .toSRAM_6_addr_rd    (childBd_22_addr_rd),
    .toSRAM_6_wdata      (childBd_22_wdata),
    .toSRAM_6_wmask      (childBd_22_wmask),
    .toSRAM_6_re         (childBd_22_re),
    .toSRAM_6_we         (childBd_22_we),
    .toSRAM_6_rdata      (childBd_22_rdata),
    .toSRAM_6_ack        (childBd_22_ack),
    .toSRAM_6_selectedOH (childBd_22_selectedOH),
    .toSRAM_6_array      (childBd_22_array),
    .toSRAM_7_addr       (childBd_23_addr),
    .toSRAM_7_addr_rd    (childBd_23_addr_rd),
    .toSRAM_7_wdata      (childBd_23_wdata),
    .toSRAM_7_wmask      (childBd_23_wmask),
    .toSRAM_7_re         (childBd_23_re),
    .toSRAM_7_we         (childBd_23_we),
    .toSRAM_7_rdata      (childBd_23_rdata),
    .toSRAM_7_ack        (childBd_23_ack),
    .toSRAM_7_selectedOH (childBd_23_selectedOH),
    .toSRAM_7_array      (childBd_23_array)
  );
  wire [8:0]  childBd_24_addr;
  wire [8:0]  childBd_24_addr_rd;
  wire [65:0] childBd_24_wdata;
  wire        childBd_24_wmask;
  wire        childBd_24_re;
  wire        childBd_24_we;
  wire        childBd_24_ack;
  wire        childBd_24_selectedOH;
  wire [4:0]  childBd_24_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_3_0 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_0_valid & masks_3_0),
    .io_r_req_bits_setIdx           (_GEN),
    .io_r_resp_data_0               (_dataArrays_3_0_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[3]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_0),
    .boreChildrenBd_bore_addr       (childBd_24_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_24_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_24_wdata),
    .boreChildrenBd_bore_wmask      (childBd_24_wmask),
    .boreChildrenBd_bore_re         (childBd_24_re),
    .boreChildrenBd_bore_we         (childBd_24_we),
    .boreChildrenBd_bore_rdata      (childBd_24_rdata),
    .boreChildrenBd_bore_ack        (childBd_24_ack),
    .boreChildrenBd_bore_selectedOH (childBd_24_selectedOH),
    .boreChildrenBd_bore_array      (childBd_24_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_24_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_24_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_24_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_24_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_24_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_24_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_24_cgen)
  );
  wire [8:0]  childBd_25_addr;
  wire [8:0]  childBd_25_addr_rd;
  wire [65:0] childBd_25_wdata;
  wire        childBd_25_wmask;
  wire        childBd_25_re;
  wire        childBd_25_we;
  wire        childBd_25_ack;
  wire        childBd_25_selectedOH;
  wire [4:0]  childBd_25_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_3_1 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_1_valid & masks_3_1),
    .io_r_req_bits_setIdx           (_GEN_0),
    .io_r_resp_data_0               (_dataArrays_3_1_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[3]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_1),
    .boreChildrenBd_bore_addr       (childBd_25_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_25_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_25_wdata),
    .boreChildrenBd_bore_wmask      (childBd_25_wmask),
    .boreChildrenBd_bore_re         (childBd_25_re),
    .boreChildrenBd_bore_we         (childBd_25_we),
    .boreChildrenBd_bore_rdata      (childBd_25_rdata),
    .boreChildrenBd_bore_ack        (childBd_25_ack),
    .boreChildrenBd_bore_selectedOH (childBd_25_selectedOH),
    .boreChildrenBd_bore_array      (childBd_25_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_25_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_25_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_25_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_25_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_25_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_25_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_25_cgen)
  );
  wire [8:0]  childBd_26_addr;
  wire [8:0]  childBd_26_addr_rd;
  wire [65:0] childBd_26_wdata;
  wire        childBd_26_wmask;
  wire        childBd_26_re;
  wire        childBd_26_we;
  wire        childBd_26_ack;
  wire        childBd_26_selectedOH;
  wire [4:0]  childBd_26_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_3_2 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_2_valid & masks_3_2),
    .io_r_req_bits_setIdx           (_GEN_1),
    .io_r_resp_data_0               (_dataArrays_3_2_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[3]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_2),
    .boreChildrenBd_bore_addr       (childBd_26_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_26_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_26_wdata),
    .boreChildrenBd_bore_wmask      (childBd_26_wmask),
    .boreChildrenBd_bore_re         (childBd_26_re),
    .boreChildrenBd_bore_we         (childBd_26_we),
    .boreChildrenBd_bore_rdata      (childBd_26_rdata),
    .boreChildrenBd_bore_ack        (childBd_26_ack),
    .boreChildrenBd_bore_selectedOH (childBd_26_selectedOH),
    .boreChildrenBd_bore_array      (childBd_26_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_26_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_26_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_26_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_26_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_26_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_26_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_26_cgen)
  );
  wire [8:0]  childBd_27_addr;
  wire [8:0]  childBd_27_addr_rd;
  wire [65:0] childBd_27_wdata;
  wire        childBd_27_wmask;
  wire        childBd_27_re;
  wire        childBd_27_we;
  wire        childBd_27_ack;
  wire        childBd_27_selectedOH;
  wire [4:0]  childBd_27_array;
  SRAMTemplateWithFixedWidth_12 dataArrays_3_3 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_3_valid & masks_3_3),
    .io_r_req_bits_setIdx           (_GEN_2),
    .io_r_resp_data_0               (_dataArrays_3_3_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[3]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_3),
    .boreChildrenBd_bore_addr       (childBd_27_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_27_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_27_wdata),
    .boreChildrenBd_bore_wmask      (childBd_27_wmask),
    .boreChildrenBd_bore_re         (childBd_27_re),
    .boreChildrenBd_bore_we         (childBd_27_we),
    .boreChildrenBd_bore_rdata      (childBd_27_rdata),
    .boreChildrenBd_bore_ack        (childBd_27_ack),
    .boreChildrenBd_bore_selectedOH (childBd_27_selectedOH),
    .boreChildrenBd_bore_array      (childBd_27_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_27_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_27_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_27_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_27_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_27_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_27_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_27_cgen)
  );
  wire [8:0]  childBd_28_addr;
  wire [8:0]  childBd_28_addr_rd;
  wire [65:0] childBd_28_wdata;
  wire        childBd_28_wmask;
  wire        childBd_28_re;
  wire        childBd_28_we;
  wire        childBd_28_ack;
  wire        childBd_28_selectedOH;
  wire [5:0]  childBd_28_array;
  SRAMTemplateWithFixedWidth_28 dataArrays_3_4 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_0_valid & masks_3_4),
    .io_r_req_bits_setIdx           (_GEN_3),
    .io_r_resp_data_0               (_dataArrays_3_4_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[3]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_4),
    .boreChildrenBd_bore_addr       (childBd_28_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_28_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_28_wdata),
    .boreChildrenBd_bore_wmask      (childBd_28_wmask),
    .boreChildrenBd_bore_re         (childBd_28_re),
    .boreChildrenBd_bore_we         (childBd_28_we),
    .boreChildrenBd_bore_rdata      (childBd_28_rdata),
    .boreChildrenBd_bore_ack        (childBd_28_ack),
    .boreChildrenBd_bore_selectedOH (childBd_28_selectedOH),
    .boreChildrenBd_bore_array      (childBd_28_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_28_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_28_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_28_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_28_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_28_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_28_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_28_cgen)
  );
  wire [8:0]  childBd_29_addr;
  wire [8:0]  childBd_29_addr_rd;
  wire [65:0] childBd_29_wdata;
  wire        childBd_29_wmask;
  wire        childBd_29_re;
  wire        childBd_29_we;
  wire        childBd_29_ack;
  wire        childBd_29_selectedOH;
  wire [5:0]  childBd_29_array;
  SRAMTemplateWithFixedWidth_28 dataArrays_3_5 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_1_valid & masks_3_5),
    .io_r_req_bits_setIdx           (_GEN_4),
    .io_r_resp_data_0               (_dataArrays_3_5_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[3]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_5),
    .boreChildrenBd_bore_addr       (childBd_29_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_29_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_29_wdata),
    .boreChildrenBd_bore_wmask      (childBd_29_wmask),
    .boreChildrenBd_bore_re         (childBd_29_re),
    .boreChildrenBd_bore_we         (childBd_29_we),
    .boreChildrenBd_bore_rdata      (childBd_29_rdata),
    .boreChildrenBd_bore_ack        (childBd_29_ack),
    .boreChildrenBd_bore_selectedOH (childBd_29_selectedOH),
    .boreChildrenBd_bore_array      (childBd_29_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_29_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_29_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_29_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_29_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_29_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_29_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_29_cgen)
  );
  wire [8:0]  childBd_30_addr;
  wire [8:0]  childBd_30_addr_rd;
  wire [65:0] childBd_30_wdata;
  wire        childBd_30_wmask;
  wire        childBd_30_re;
  wire        childBd_30_we;
  wire        childBd_30_ack;
  wire        childBd_30_selectedOH;
  wire [5:0]  childBd_30_array;
  SRAMTemplateWithFixedWidth_28 dataArrays_3_6 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_2_valid & masks_3_6),
    .io_r_req_bits_setIdx           (_GEN_5),
    .io_r_resp_data_0               (_dataArrays_3_6_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[3]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_6),
    .boreChildrenBd_bore_addr       (childBd_30_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_30_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_30_wdata),
    .boreChildrenBd_bore_wmask      (childBd_30_wmask),
    .boreChildrenBd_bore_re         (childBd_30_re),
    .boreChildrenBd_bore_we         (childBd_30_we),
    .boreChildrenBd_bore_rdata      (childBd_30_rdata),
    .boreChildrenBd_bore_ack        (childBd_30_ack),
    .boreChildrenBd_bore_selectedOH (childBd_30_selectedOH),
    .boreChildrenBd_bore_array      (childBd_30_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_30_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_30_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_30_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_30_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_30_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_30_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_30_cgen)
  );
  wire [8:0]  childBd_31_addr;
  wire [8:0]  childBd_31_addr_rd;
  wire [65:0] childBd_31_wdata;
  wire        childBd_31_wmask;
  wire        childBd_31_re;
  wire        childBd_31_we;
  wire        childBd_31_ack;
  wire        childBd_31_selectedOH;
  wire [5:0]  childBd_31_array;
  SRAMTemplateWithFixedWidth_28 dataArrays_3_7 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_read_3_valid & masks_3_7),
    .io_r_req_bits_setIdx           (io_read_3_bits_vSetIdx_0),
    .io_r_resp_data_0               (_dataArrays_3_7_io_r_resp_data_0),
    .io_w_req_valid                 (io_write_valid & io_write_bits_waymask[3]),
    .io_w_req_bits_setIdx           (io_write_bits_virIdx),
    .io_w_req_bits_data_0           (writeEntries_7),
    .boreChildrenBd_bore_addr       (childBd_31_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_31_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_31_wdata),
    .boreChildrenBd_bore_wmask      (childBd_31_wmask),
    .boreChildrenBd_bore_re         (childBd_31_re),
    .boreChildrenBd_bore_we         (childBd_31_we),
    .boreChildrenBd_bore_rdata      (childBd_31_rdata),
    .boreChildrenBd_bore_ack        (childBd_31_ack),
    .boreChildrenBd_bore_selectedOH (childBd_31_selectedOH),
    .boreChildrenBd_bore_array      (childBd_31_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_31_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_31_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_31_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_31_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_31_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_31_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_31_cgen)
  );
  MbistPipeIcacheDataWay3 res_3 (
    .clock               (clock),
    .reset               (reset),
    .mbist_array         (bd_3_array),
    .mbist_all           (bd_3_all),
    .mbist_req           (bd_3_req),
    .mbist_ack           (bd_3_ack),
    .mbist_writeen       (bd_3_writeen),
    .mbist_be            (bd_3_be),
    .mbist_addr          (bd_3_addr),
    .mbist_indata        (bd_3_indata),
    .mbist_readen        (bd_3_readen),
    .mbist_addr_rd       (bd_3_addr_rd),
    .mbist_outdata       (bd_3_outdata),
    .toSRAM_0_addr       (childBd_24_addr),
    .toSRAM_0_addr_rd    (childBd_24_addr_rd),
    .toSRAM_0_wdata      (childBd_24_wdata),
    .toSRAM_0_wmask      (childBd_24_wmask),
    .toSRAM_0_re         (childBd_24_re),
    .toSRAM_0_we         (childBd_24_we),
    .toSRAM_0_rdata      (childBd_24_rdata),
    .toSRAM_0_ack        (childBd_24_ack),
    .toSRAM_0_selectedOH (childBd_24_selectedOH),
    .toSRAM_0_array      (childBd_24_array),
    .toSRAM_1_addr       (childBd_25_addr),
    .toSRAM_1_addr_rd    (childBd_25_addr_rd),
    .toSRAM_1_wdata      (childBd_25_wdata),
    .toSRAM_1_wmask      (childBd_25_wmask),
    .toSRAM_1_re         (childBd_25_re),
    .toSRAM_1_we         (childBd_25_we),
    .toSRAM_1_rdata      (childBd_25_rdata),
    .toSRAM_1_ack        (childBd_25_ack),
    .toSRAM_1_selectedOH (childBd_25_selectedOH),
    .toSRAM_1_array      (childBd_25_array),
    .toSRAM_2_addr       (childBd_26_addr),
    .toSRAM_2_addr_rd    (childBd_26_addr_rd),
    .toSRAM_2_wdata      (childBd_26_wdata),
    .toSRAM_2_wmask      (childBd_26_wmask),
    .toSRAM_2_re         (childBd_26_re),
    .toSRAM_2_we         (childBd_26_we),
    .toSRAM_2_rdata      (childBd_26_rdata),
    .toSRAM_2_ack        (childBd_26_ack),
    .toSRAM_2_selectedOH (childBd_26_selectedOH),
    .toSRAM_2_array      (childBd_26_array),
    .toSRAM_3_addr       (childBd_27_addr),
    .toSRAM_3_addr_rd    (childBd_27_addr_rd),
    .toSRAM_3_wdata      (childBd_27_wdata),
    .toSRAM_3_wmask      (childBd_27_wmask),
    .toSRAM_3_re         (childBd_27_re),
    .toSRAM_3_we         (childBd_27_we),
    .toSRAM_3_rdata      (childBd_27_rdata),
    .toSRAM_3_ack        (childBd_27_ack),
    .toSRAM_3_selectedOH (childBd_27_selectedOH),
    .toSRAM_3_array      (childBd_27_array),
    .toSRAM_4_addr       (childBd_28_addr),
    .toSRAM_4_addr_rd    (childBd_28_addr_rd),
    .toSRAM_4_wdata      (childBd_28_wdata),
    .toSRAM_4_wmask      (childBd_28_wmask),
    .toSRAM_4_re         (childBd_28_re),
    .toSRAM_4_we         (childBd_28_we),
    .toSRAM_4_rdata      (childBd_28_rdata),
    .toSRAM_4_ack        (childBd_28_ack),
    .toSRAM_4_selectedOH (childBd_28_selectedOH),
    .toSRAM_4_array      (childBd_28_array),
    .toSRAM_5_addr       (childBd_29_addr),
    .toSRAM_5_addr_rd    (childBd_29_addr_rd),
    .toSRAM_5_wdata      (childBd_29_wdata),
    .toSRAM_5_wmask      (childBd_29_wmask),
    .toSRAM_5_re         (childBd_29_re),
    .toSRAM_5_we         (childBd_29_we),
    .toSRAM_5_rdata      (childBd_29_rdata),
    .toSRAM_5_ack        (childBd_29_ack),
    .toSRAM_5_selectedOH (childBd_29_selectedOH),
    .toSRAM_5_array      (childBd_29_array),
    .toSRAM_6_addr       (childBd_30_addr),
    .toSRAM_6_addr_rd    (childBd_30_addr_rd),
    .toSRAM_6_wdata      (childBd_30_wdata),
    .toSRAM_6_wmask      (childBd_30_wmask),
    .toSRAM_6_re         (childBd_30_re),
    .toSRAM_6_we         (childBd_30_we),
    .toSRAM_6_rdata      (childBd_30_rdata),
    .toSRAM_6_ack        (childBd_30_ack),
    .toSRAM_6_selectedOH (childBd_30_selectedOH),
    .toSRAM_6_array      (childBd_30_array),
    .toSRAM_7_addr       (childBd_31_addr),
    .toSRAM_7_addr_rd    (childBd_31_addr_rd),
    .toSRAM_7_wdata      (childBd_31_wdata),
    .toSRAM_7_wmask      (childBd_31_wmask),
    .toSRAM_7_re         (childBd_31_re),
    .toSRAM_7_we         (childBd_31_we),
    .toSRAM_7_rdata      (childBd_31_rdata),
    .toSRAM_7_ack        (childBd_31_ack),
    .toSRAM_7_selectedOH (childBd_31_selectedOH),
    .toSRAM_7_array      (childBd_31_array)
  );
  assign io_read_3_ready = ~io_write_valid;
  assign io_readResp_datas_0 = readDataWithCode_0[64:1];
  assign io_readResp_datas_1 = readDataWithCode_1[64:1];
  assign io_readResp_datas_2 = readDataWithCode_2[64:1];
  assign io_readResp_datas_3 = readDataWithCode_3[64:1];
  assign io_readResp_datas_4 = readDataWithCode_4[64:1];
  assign io_readResp_datas_5 = readDataWithCode_5[64:1];
  assign io_readResp_datas_6 = readDataWithCode_6[64:1];
  assign io_readResp_datas_7 = readDataWithCode_7[64:1];
  assign io_readResp_codes_0 = readDataWithCode_0[0];
  assign io_readResp_codes_1 = readDataWithCode_1[0];
  assign io_readResp_codes_2 = readDataWithCode_2[0];
  assign io_readResp_codes_3 = readDataWithCode_3[0];
  assign io_readResp_codes_4 = readDataWithCode_4[0];
  assign io_readResp_codes_5 = readDataWithCode_5[0];
  assign io_readResp_codes_6 = readDataWithCode_6[0];
  assign io_readResp_codes_7 = readDataWithCode_7[0];
  assign boreChildrenBd_bore_ack = bd_ack;
  assign boreChildrenBd_bore_outdata = bd_outdata;
  assign boreChildrenBd_bore_1_ack = bd_1_ack;
  assign boreChildrenBd_bore_1_outdata = bd_1_outdata;
  assign boreChildrenBd_bore_2_ack = bd_2_ack;
  assign boreChildrenBd_bore_2_outdata = bd_2_outdata;
  assign boreChildrenBd_bore_3_ack = bd_3_ack;
  assign boreChildrenBd_bore_3_outdata = bd_3_outdata;
endmodule

