// Seed: 2809718490
module module_0 (
    output wire id_0,
    output wand id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wand id_5
);
  wire id_7;
  assign module_1.id_1 = 0;
  wire id_8;
  assign id_5 = 1 <= 1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    output wor id_5,
    output wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    input uwire id_11
);
  initial begin : LABEL_0
    disable id_13;
    id_6 = 1;
  end
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5,
      id_4,
      id_9,
      id_2
  );
endmodule
