#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* ADC_SAR_Seq_cy_psoc4_sarmux_8 */
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN 1
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PIN 2
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PIN 3
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PORT 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* CapSense_IDAC1_cy_psoc4_idac */
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16

/* PWM_Motor_L_cy_m0s8_tcpwm_1 */
#define PWM_Motor_L_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_Motor_L_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_Motor_L_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_Motor_L_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_Motor_L_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_Motor_L_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_Motor_L_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_Motor_L_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_Motor_L_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_Motor_L_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_Motor_L_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_Motor_L_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_Motor_R_cy_m0s8_tcpwm_1 */
#define PWM_Motor_R_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define PWM_Motor_R_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define PWM_Motor_R_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define PWM_Motor_R_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define PWM_Motor_R_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define PWM_Motor_R_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define PWM_Motor_R_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define PWM_Motor_R_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define PWM_Motor_R_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define PWM_Motor_R_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define PWM_Motor_R_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define PWM_Motor_R_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* QuadDec_L_cy_m0s8_tcpwm_1 */
#define QuadDec_L_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define QuadDec_L_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define QuadDec_L_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define QuadDec_L_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define QuadDec_L_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define QuadDec_L_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define QuadDec_L_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define QuadDec_L_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define QuadDec_L_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define QuadDec_L_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define QuadDec_L_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define QuadDec_L_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define QuadDec_L_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define QuadDec_L_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* QuadDec_R_cy_m0s8_tcpwm_1 */
#define QuadDec_R_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define QuadDec_R_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define QuadDec_R_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define QuadDec_R_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define QuadDec_R_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define QuadDec_R_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define QuadDec_R_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define QuadDec_R_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define QuadDec_R_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define QuadDec_R_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define QuadDec_R_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define QuadDec_R_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define QuadDec_R_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define QuadDec_R_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* ADC_SAR_Seq_cy_psoc4_sar */
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET

/* Status_Reg_LineSensor */
#define Status_Reg_LineSensor_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_LineSensor_sts_sts_reg__0__POS 0
#define Status_Reg_LineSensor_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Status_Reg_LineSensor_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define Status_Reg_LineSensor_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_LineSensor_sts_sts_reg__1__POS 1
#define Status_Reg_LineSensor_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_LineSensor_sts_sts_reg__2__POS 2
#define Status_Reg_LineSensor_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_LineSensor_sts_sts_reg__3__POS 3
#define Status_Reg_LineSensor_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_LineSensor_sts_sts_reg__4__POS 4
#define Status_Reg_LineSensor_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_LineSensor_sts_sts_reg__5__POS 5
#define Status_Reg_LineSensor_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_LineSensor_sts_sts_reg__6__POS 6
#define Status_Reg_LineSensor_sts_sts_reg__7__MASK 0x80u
#define Status_Reg_LineSensor_sts_sts_reg__7__POS 7
#define Status_Reg_LineSensor_sts_sts_reg__MASK 0xFFu
#define Status_Reg_LineSensor_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_02
#define Status_Reg_LineSensor_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Status_Reg_LineSensor_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_02

/* ADC_SAR_Seq_intClock */
#define ADC_SAR_Seq_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_SAR_Seq_intClock__ENABLE CYREG_CLK_DIVIDER_A01
#define ADC_SAR_Seq_intClock__ENABLE_MASK 0x80000000u
#define ADC_SAR_Seq_intClock__MASK 0x80000000u
#define ADC_SAR_Seq_intClock__REGISTER CYREG_CLK_DIVIDER_A01

/* CapSense_CSD_Clk1 */
#define CapSense_CSD_Clk1__DIVIDER_MASK 0x0000FFFFu
#define CapSense_CSD_Clk1__ENABLE CYREG_CLK_DIVIDER_B00
#define CapSense_CSD_Clk1__ENABLE_MASK 0x80000000u
#define CapSense_CSD_Clk1__MASK 0x80000000u
#define CapSense_CSD_Clk1__REGISTER CYREG_CLK_DIVIDER_B00

/* CapSense_CSD_Clk2 */
#define CapSense_CSD_Clk2__DIVIDER_MASK 0x0000FFFFu
#define CapSense_CSD_Clk2__ENABLE CYREG_CLK_DIVIDER_A00
#define CapSense_CSD_Clk2__ENABLE_MASK 0x80000000u
#define CapSense_CSD_Clk2__MASK 0x80000000u
#define CapSense_CSD_Clk2__REGISTER CYREG_CLK_DIVIDER_A00

/* CapSense_CSD_FFB */
#define CapSense_CSD_FFB__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD_FFB__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_CSD_FFB__CSD_ID CYREG_CSD_ID
#define CapSense_CSD_FFB__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD_FFB__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_FFB__CSD_STATUS CYREG_CSD_STATUS

/* Port1_LineSensor */
#define Port1_LineSensor__0__DM__MASK 0x07u
#define Port1_LineSensor__0__DM__SHIFT 0
#define Port1_LineSensor__0__DR CYREG_PRT1_DR
#define Port1_LineSensor__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port1_LineSensor__0__HSIOM_MASK 0x0000000Fu
#define Port1_LineSensor__0__HSIOM_SHIFT 0u
#define Port1_LineSensor__0__INTCFG CYREG_PRT1_INTCFG
#define Port1_LineSensor__0__INTSTAT CYREG_PRT1_INTSTAT
#define Port1_LineSensor__0__MASK 0x01u
#define Port1_LineSensor__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port1_LineSensor__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port1_LineSensor__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port1_LineSensor__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port1_LineSensor__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port1_LineSensor__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port1_LineSensor__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port1_LineSensor__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port1_LineSensor__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port1_LineSensor__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port1_LineSensor__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port1_LineSensor__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port1_LineSensor__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port1_LineSensor__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port1_LineSensor__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port1_LineSensor__0__PC CYREG_PRT1_PC
#define Port1_LineSensor__0__PC2 CYREG_PRT1_PC2
#define Port1_LineSensor__0__PORT 1u
#define Port1_LineSensor__0__PS CYREG_PRT1_PS
#define Port1_LineSensor__0__SHIFT 0
#define Port1_LineSensor__1__DM__MASK 0x38u
#define Port1_LineSensor__1__DM__SHIFT 3
#define Port1_LineSensor__1__DR CYREG_PRT1_DR
#define Port1_LineSensor__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port1_LineSensor__1__HSIOM_MASK 0x000000F0u
#define Port1_LineSensor__1__HSIOM_SHIFT 4u
#define Port1_LineSensor__1__INTCFG CYREG_PRT1_INTCFG
#define Port1_LineSensor__1__INTSTAT CYREG_PRT1_INTSTAT
#define Port1_LineSensor__1__MASK 0x02u
#define Port1_LineSensor__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port1_LineSensor__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port1_LineSensor__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port1_LineSensor__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port1_LineSensor__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port1_LineSensor__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port1_LineSensor__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port1_LineSensor__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port1_LineSensor__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port1_LineSensor__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port1_LineSensor__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port1_LineSensor__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port1_LineSensor__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port1_LineSensor__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port1_LineSensor__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port1_LineSensor__1__PC CYREG_PRT1_PC
#define Port1_LineSensor__1__PC2 CYREG_PRT1_PC2
#define Port1_LineSensor__1__PORT 1u
#define Port1_LineSensor__1__PS CYREG_PRT1_PS
#define Port1_LineSensor__1__SHIFT 1
#define Port1_LineSensor__2__DM__MASK 0x1C0u
#define Port1_LineSensor__2__DM__SHIFT 6
#define Port1_LineSensor__2__DR CYREG_PRT1_DR
#define Port1_LineSensor__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port1_LineSensor__2__HSIOM_MASK 0x00000F00u
#define Port1_LineSensor__2__HSIOM_SHIFT 8u
#define Port1_LineSensor__2__INTCFG CYREG_PRT1_INTCFG
#define Port1_LineSensor__2__INTSTAT CYREG_PRT1_INTSTAT
#define Port1_LineSensor__2__MASK 0x04u
#define Port1_LineSensor__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port1_LineSensor__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port1_LineSensor__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port1_LineSensor__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port1_LineSensor__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port1_LineSensor__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port1_LineSensor__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port1_LineSensor__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port1_LineSensor__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port1_LineSensor__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port1_LineSensor__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port1_LineSensor__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port1_LineSensor__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port1_LineSensor__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port1_LineSensor__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port1_LineSensor__2__PC CYREG_PRT1_PC
#define Port1_LineSensor__2__PC2 CYREG_PRT1_PC2
#define Port1_LineSensor__2__PORT 1u
#define Port1_LineSensor__2__PS CYREG_PRT1_PS
#define Port1_LineSensor__2__SHIFT 2
#define Port1_LineSensor__3__DM__MASK 0xE00u
#define Port1_LineSensor__3__DM__SHIFT 9
#define Port1_LineSensor__3__DR CYREG_PRT1_DR
#define Port1_LineSensor__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port1_LineSensor__3__HSIOM_MASK 0x0000F000u
#define Port1_LineSensor__3__HSIOM_SHIFT 12u
#define Port1_LineSensor__3__INTCFG CYREG_PRT1_INTCFG
#define Port1_LineSensor__3__INTSTAT CYREG_PRT1_INTSTAT
#define Port1_LineSensor__3__MASK 0x08u
#define Port1_LineSensor__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port1_LineSensor__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port1_LineSensor__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port1_LineSensor__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port1_LineSensor__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port1_LineSensor__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port1_LineSensor__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port1_LineSensor__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port1_LineSensor__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port1_LineSensor__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port1_LineSensor__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port1_LineSensor__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port1_LineSensor__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port1_LineSensor__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port1_LineSensor__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port1_LineSensor__3__PC CYREG_PRT1_PC
#define Port1_LineSensor__3__PC2 CYREG_PRT1_PC2
#define Port1_LineSensor__3__PORT 1u
#define Port1_LineSensor__3__PS CYREG_PRT1_PS
#define Port1_LineSensor__3__SHIFT 3
#define Port1_LineSensor__4__DM__MASK 0x7000u
#define Port1_LineSensor__4__DM__SHIFT 12
#define Port1_LineSensor__4__DR CYREG_PRT1_DR
#define Port1_LineSensor__4__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port1_LineSensor__4__HSIOM_MASK 0x000F0000u
#define Port1_LineSensor__4__HSIOM_SHIFT 16u
#define Port1_LineSensor__4__INTCFG CYREG_PRT1_INTCFG
#define Port1_LineSensor__4__INTSTAT CYREG_PRT1_INTSTAT
#define Port1_LineSensor__4__MASK 0x10u
#define Port1_LineSensor__4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port1_LineSensor__4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port1_LineSensor__4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port1_LineSensor__4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port1_LineSensor__4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port1_LineSensor__4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port1_LineSensor__4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port1_LineSensor__4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port1_LineSensor__4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port1_LineSensor__4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port1_LineSensor__4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port1_LineSensor__4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port1_LineSensor__4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port1_LineSensor__4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port1_LineSensor__4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port1_LineSensor__4__PC CYREG_PRT1_PC
#define Port1_LineSensor__4__PC2 CYREG_PRT1_PC2
#define Port1_LineSensor__4__PORT 1u
#define Port1_LineSensor__4__PS CYREG_PRT1_PS
#define Port1_LineSensor__4__SHIFT 4
#define Port1_LineSensor__5__DM__MASK 0x38000u
#define Port1_LineSensor__5__DM__SHIFT 15
#define Port1_LineSensor__5__DR CYREG_PRT1_DR
#define Port1_LineSensor__5__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port1_LineSensor__5__HSIOM_MASK 0x00F00000u
#define Port1_LineSensor__5__HSIOM_SHIFT 20u
#define Port1_LineSensor__5__INTCFG CYREG_PRT1_INTCFG
#define Port1_LineSensor__5__INTSTAT CYREG_PRT1_INTSTAT
#define Port1_LineSensor__5__MASK 0x20u
#define Port1_LineSensor__5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port1_LineSensor__5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port1_LineSensor__5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port1_LineSensor__5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port1_LineSensor__5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port1_LineSensor__5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port1_LineSensor__5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port1_LineSensor__5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port1_LineSensor__5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port1_LineSensor__5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port1_LineSensor__5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port1_LineSensor__5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port1_LineSensor__5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port1_LineSensor__5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port1_LineSensor__5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port1_LineSensor__5__PC CYREG_PRT1_PC
#define Port1_LineSensor__5__PC2 CYREG_PRT1_PC2
#define Port1_LineSensor__5__PORT 1u
#define Port1_LineSensor__5__PS CYREG_PRT1_PS
#define Port1_LineSensor__5__SHIFT 5
#define Port1_LineSensor__6__DM__MASK 0x1C0000u
#define Port1_LineSensor__6__DM__SHIFT 18
#define Port1_LineSensor__6__DR CYREG_PRT1_DR
#define Port1_LineSensor__6__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port1_LineSensor__6__HSIOM_MASK 0x0F000000u
#define Port1_LineSensor__6__HSIOM_SHIFT 24u
#define Port1_LineSensor__6__INTCFG CYREG_PRT1_INTCFG
#define Port1_LineSensor__6__INTSTAT CYREG_PRT1_INTSTAT
#define Port1_LineSensor__6__MASK 0x40u
#define Port1_LineSensor__6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port1_LineSensor__6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port1_LineSensor__6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port1_LineSensor__6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port1_LineSensor__6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port1_LineSensor__6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port1_LineSensor__6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port1_LineSensor__6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port1_LineSensor__6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port1_LineSensor__6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port1_LineSensor__6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port1_LineSensor__6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port1_LineSensor__6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port1_LineSensor__6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port1_LineSensor__6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port1_LineSensor__6__PC CYREG_PRT1_PC
#define Port1_LineSensor__6__PC2 CYREG_PRT1_PC2
#define Port1_LineSensor__6__PORT 1u
#define Port1_LineSensor__6__PS CYREG_PRT1_PS
#define Port1_LineSensor__6__SHIFT 6
#define Port1_LineSensor__7__DM__MASK 0xE00000u
#define Port1_LineSensor__7__DM__SHIFT 21
#define Port1_LineSensor__7__DR CYREG_PRT1_DR
#define Port1_LineSensor__7__HSIOM CYREG_HSIOM_PORT_SEL1
#define Port1_LineSensor__7__HSIOM_MASK 0xF0000000u
#define Port1_LineSensor__7__HSIOM_SHIFT 28u
#define Port1_LineSensor__7__INTCFG CYREG_PRT1_INTCFG
#define Port1_LineSensor__7__INTSTAT CYREG_PRT1_INTSTAT
#define Port1_LineSensor__7__MASK 0x80u
#define Port1_LineSensor__7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port1_LineSensor__7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port1_LineSensor__7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port1_LineSensor__7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port1_LineSensor__7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port1_LineSensor__7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port1_LineSensor__7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port1_LineSensor__7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port1_LineSensor__7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port1_LineSensor__7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port1_LineSensor__7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port1_LineSensor__7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port1_LineSensor__7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port1_LineSensor__7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port1_LineSensor__7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port1_LineSensor__7__PC CYREG_PRT1_PC
#define Port1_LineSensor__7__PC2 CYREG_PRT1_PC2
#define Port1_LineSensor__7__PORT 1u
#define Port1_LineSensor__7__PS CYREG_PRT1_PS
#define Port1_LineSensor__7__SHIFT 7
#define Port1_LineSensor__DR CYREG_PRT1_DR
#define Port1_LineSensor__INTCFG CYREG_PRT1_INTCFG
#define Port1_LineSensor__INTSTAT CYREG_PRT1_INTSTAT
#define Port1_LineSensor__MASK 0xFFu
#define Port1_LineSensor__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Port1_LineSensor__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Port1_LineSensor__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Port1_LineSensor__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Port1_LineSensor__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Port1_LineSensor__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Port1_LineSensor__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Port1_LineSensor__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Port1_LineSensor__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Port1_LineSensor__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Port1_LineSensor__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Port1_LineSensor__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Port1_LineSensor__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Port1_LineSensor__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Port1_LineSensor__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Port1_LineSensor__PC CYREG_PRT1_PC
#define Port1_LineSensor__PC2 CYREG_PRT1_PC2
#define Port1_LineSensor__PORT 1u
#define Port1_LineSensor__PS CYREG_PRT1_PS
#define Port1_LineSensor__SHIFT 0

/* ADC_SAR_Seq_IRQ */
#define ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_IRQ__INTC_MASK 0x4000u
#define ADC_SAR_Seq_IRQ__INTC_NUMBER 14u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_Cmod */
#define CapSense_Cmod__0__DM__MASK 0x1C0u
#define CapSense_Cmod__0__DM__SHIFT 6
#define CapSense_Cmod__0__DR CYREG_PRT4_DR
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__0__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2
#define CapSense_Cmod__Cmod__DM__MASK 0x1C0u
#define CapSense_Cmod__Cmod__DM__SHIFT 6
#define CapSense_Cmod__Cmod__DR CYREG_PRT4_DR
#define CapSense_Cmod__Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2
#define CapSense_Cmod__DR CYREG_PRT4_DR
#define CapSense_Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_PRT4_PS
#define CapSense_Cmod__SHIFT 2

/* Clock_QuadDec */
#define Clock_QuadDec__DIVIDER_MASK 0x0000FFFFu
#define Clock_QuadDec__ENABLE CYREG_CLK_DIVIDER_B01
#define Clock_QuadDec__ENABLE_MASK 0x80000000u
#define Clock_QuadDec__MASK 0x80000000u
#define Clock_QuadDec__REGISTER CYREG_CLK_DIVIDER_B01

/* P2_0_Distance */
#define P2_0_Distance__0__DM__MASK 0x07u
#define P2_0_Distance__0__DM__SHIFT 0
#define P2_0_Distance__0__DR CYREG_PRT2_DR
#define P2_0_Distance__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2_0_Distance__0__HSIOM_MASK 0x0000000Fu
#define P2_0_Distance__0__HSIOM_SHIFT 0u
#define P2_0_Distance__0__INTCFG CYREG_PRT2_INTCFG
#define P2_0_Distance__0__INTSTAT CYREG_PRT2_INTSTAT
#define P2_0_Distance__0__MASK 0x01u
#define P2_0_Distance__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_0_Distance__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_0_Distance__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_0_Distance__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_0_Distance__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_0_Distance__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_0_Distance__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_0_Distance__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_0_Distance__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_0_Distance__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_0_Distance__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_0_Distance__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_0_Distance__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_0_Distance__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_0_Distance__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_0_Distance__0__PC CYREG_PRT2_PC
#define P2_0_Distance__0__PC2 CYREG_PRT2_PC2
#define P2_0_Distance__0__PORT 2u
#define P2_0_Distance__0__PS CYREG_PRT2_PS
#define P2_0_Distance__0__SHIFT 0
#define P2_0_Distance__DR CYREG_PRT2_DR
#define P2_0_Distance__INTCFG CYREG_PRT2_INTCFG
#define P2_0_Distance__INTSTAT CYREG_PRT2_INTSTAT
#define P2_0_Distance__MASK 0x01u
#define P2_0_Distance__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_0_Distance__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_0_Distance__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_0_Distance__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_0_Distance__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_0_Distance__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_0_Distance__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_0_Distance__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_0_Distance__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_0_Distance__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_0_Distance__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_0_Distance__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_0_Distance__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_0_Distance__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_0_Distance__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_0_Distance__PC CYREG_PRT2_PC
#define P2_0_Distance__PC2 CYREG_PRT2_PC2
#define P2_0_Distance__PORT 2u
#define P2_0_Distance__PS CYREG_PRT2_PS
#define P2_0_Distance__SHIFT 0

/* P2_3_AnalogIn */
#define P2_3_AnalogIn__0__DM__MASK 0xE00u
#define P2_3_AnalogIn__0__DM__SHIFT 9
#define P2_3_AnalogIn__0__DR CYREG_PRT2_DR
#define P2_3_AnalogIn__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2_3_AnalogIn__0__HSIOM_MASK 0x0000F000u
#define P2_3_AnalogIn__0__HSIOM_SHIFT 12u
#define P2_3_AnalogIn__0__INTCFG CYREG_PRT2_INTCFG
#define P2_3_AnalogIn__0__INTSTAT CYREG_PRT2_INTSTAT
#define P2_3_AnalogIn__0__MASK 0x08u
#define P2_3_AnalogIn__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_3_AnalogIn__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_3_AnalogIn__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_3_AnalogIn__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_3_AnalogIn__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_3_AnalogIn__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_3_AnalogIn__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_3_AnalogIn__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_3_AnalogIn__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_3_AnalogIn__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_3_AnalogIn__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_3_AnalogIn__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_3_AnalogIn__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_3_AnalogIn__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_3_AnalogIn__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_3_AnalogIn__0__PC CYREG_PRT2_PC
#define P2_3_AnalogIn__0__PC2 CYREG_PRT2_PC2
#define P2_3_AnalogIn__0__PORT 2u
#define P2_3_AnalogIn__0__PS CYREG_PRT2_PS
#define P2_3_AnalogIn__0__SHIFT 3
#define P2_3_AnalogIn__DR CYREG_PRT2_DR
#define P2_3_AnalogIn__INTCFG CYREG_PRT2_INTCFG
#define P2_3_AnalogIn__INTSTAT CYREG_PRT2_INTSTAT
#define P2_3_AnalogIn__MASK 0x08u
#define P2_3_AnalogIn__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_3_AnalogIn__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_3_AnalogIn__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_3_AnalogIn__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_3_AnalogIn__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_3_AnalogIn__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_3_AnalogIn__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_3_AnalogIn__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_3_AnalogIn__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_3_AnalogIn__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_3_AnalogIn__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_3_AnalogIn__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_3_AnalogIn__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_3_AnalogIn__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_3_AnalogIn__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_3_AnalogIn__PC CYREG_PRT2_PC
#define P2_3_AnalogIn__PC2 CYREG_PRT2_PC2
#define P2_3_AnalogIn__PORT 2u
#define P2_3_AnalogIn__PS CYREG_PRT2_PS
#define P2_3_AnalogIn__SHIFT 3

/* P2_4_PhaseA_R */
#define P2_4_PhaseA_R__0__DM__MASK 0x7000u
#define P2_4_PhaseA_R__0__DM__SHIFT 12
#define P2_4_PhaseA_R__0__DR CYREG_PRT2_DR
#define P2_4_PhaseA_R__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2_4_PhaseA_R__0__HSIOM_MASK 0x000F0000u
#define P2_4_PhaseA_R__0__HSIOM_SHIFT 16u
#define P2_4_PhaseA_R__0__INTCFG CYREG_PRT2_INTCFG
#define P2_4_PhaseA_R__0__INTSTAT CYREG_PRT2_INTSTAT
#define P2_4_PhaseA_R__0__MASK 0x10u
#define P2_4_PhaseA_R__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_4_PhaseA_R__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_4_PhaseA_R__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_4_PhaseA_R__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_4_PhaseA_R__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_4_PhaseA_R__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_4_PhaseA_R__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_4_PhaseA_R__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_4_PhaseA_R__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_4_PhaseA_R__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_4_PhaseA_R__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_4_PhaseA_R__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_4_PhaseA_R__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_4_PhaseA_R__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_4_PhaseA_R__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_4_PhaseA_R__0__PC CYREG_PRT2_PC
#define P2_4_PhaseA_R__0__PC2 CYREG_PRT2_PC2
#define P2_4_PhaseA_R__0__PORT 2u
#define P2_4_PhaseA_R__0__PS CYREG_PRT2_PS
#define P2_4_PhaseA_R__0__SHIFT 4
#define P2_4_PhaseA_R__DR CYREG_PRT2_DR
#define P2_4_PhaseA_R__INTCFG CYREG_PRT2_INTCFG
#define P2_4_PhaseA_R__INTSTAT CYREG_PRT2_INTSTAT
#define P2_4_PhaseA_R__MASK 0x10u
#define P2_4_PhaseA_R__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_4_PhaseA_R__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_4_PhaseA_R__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_4_PhaseA_R__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_4_PhaseA_R__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_4_PhaseA_R__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_4_PhaseA_R__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_4_PhaseA_R__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_4_PhaseA_R__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_4_PhaseA_R__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_4_PhaseA_R__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_4_PhaseA_R__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_4_PhaseA_R__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_4_PhaseA_R__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_4_PhaseA_R__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_4_PhaseA_R__PC CYREG_PRT2_PC
#define P2_4_PhaseA_R__PC2 CYREG_PRT2_PC2
#define P2_4_PhaseA_R__PORT 2u
#define P2_4_PhaseA_R__PS CYREG_PRT2_PS
#define P2_4_PhaseA_R__SHIFT 4

/* P2_5_PhaseB_R */
#define P2_5_PhaseB_R__0__DM__MASK 0x38000u
#define P2_5_PhaseB_R__0__DM__SHIFT 15
#define P2_5_PhaseB_R__0__DR CYREG_PRT2_DR
#define P2_5_PhaseB_R__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2_5_PhaseB_R__0__HSIOM_MASK 0x00F00000u
#define P2_5_PhaseB_R__0__HSIOM_SHIFT 20u
#define P2_5_PhaseB_R__0__INTCFG CYREG_PRT2_INTCFG
#define P2_5_PhaseB_R__0__INTSTAT CYREG_PRT2_INTSTAT
#define P2_5_PhaseB_R__0__MASK 0x20u
#define P2_5_PhaseB_R__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_5_PhaseB_R__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_5_PhaseB_R__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_5_PhaseB_R__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_5_PhaseB_R__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_5_PhaseB_R__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_5_PhaseB_R__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_5_PhaseB_R__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_5_PhaseB_R__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_5_PhaseB_R__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_5_PhaseB_R__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_5_PhaseB_R__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_5_PhaseB_R__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_5_PhaseB_R__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_5_PhaseB_R__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_5_PhaseB_R__0__PC CYREG_PRT2_PC
#define P2_5_PhaseB_R__0__PC2 CYREG_PRT2_PC2
#define P2_5_PhaseB_R__0__PORT 2u
#define P2_5_PhaseB_R__0__PS CYREG_PRT2_PS
#define P2_5_PhaseB_R__0__SHIFT 5
#define P2_5_PhaseB_R__DR CYREG_PRT2_DR
#define P2_5_PhaseB_R__INTCFG CYREG_PRT2_INTCFG
#define P2_5_PhaseB_R__INTSTAT CYREG_PRT2_INTSTAT
#define P2_5_PhaseB_R__MASK 0x20u
#define P2_5_PhaseB_R__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_5_PhaseB_R__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_5_PhaseB_R__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_5_PhaseB_R__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_5_PhaseB_R__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_5_PhaseB_R__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_5_PhaseB_R__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_5_PhaseB_R__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_5_PhaseB_R__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_5_PhaseB_R__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_5_PhaseB_R__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_5_PhaseB_R__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_5_PhaseB_R__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_5_PhaseB_R__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_5_PhaseB_R__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_5_PhaseB_R__PC CYREG_PRT2_PC
#define P2_5_PhaseB_R__PC2 CYREG_PRT2_PC2
#define P2_5_PhaseB_R__PORT 2u
#define P2_5_PhaseB_R__PS CYREG_PRT2_PS
#define P2_5_PhaseB_R__SHIFT 5

/* P2_6_PhaseA_L */
#define P2_6_PhaseA_L__0__DM__MASK 0x1C0000u
#define P2_6_PhaseA_L__0__DM__SHIFT 18
#define P2_6_PhaseA_L__0__DR CYREG_PRT2_DR
#define P2_6_PhaseA_L__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2_6_PhaseA_L__0__HSIOM_MASK 0x0F000000u
#define P2_6_PhaseA_L__0__HSIOM_SHIFT 24u
#define P2_6_PhaseA_L__0__INTCFG CYREG_PRT2_INTCFG
#define P2_6_PhaseA_L__0__INTSTAT CYREG_PRT2_INTSTAT
#define P2_6_PhaseA_L__0__MASK 0x40u
#define P2_6_PhaseA_L__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_6_PhaseA_L__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_6_PhaseA_L__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_6_PhaseA_L__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_6_PhaseA_L__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_6_PhaseA_L__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_6_PhaseA_L__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_6_PhaseA_L__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_6_PhaseA_L__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_6_PhaseA_L__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_6_PhaseA_L__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_6_PhaseA_L__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_6_PhaseA_L__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_6_PhaseA_L__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_6_PhaseA_L__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_6_PhaseA_L__0__PC CYREG_PRT2_PC
#define P2_6_PhaseA_L__0__PC2 CYREG_PRT2_PC2
#define P2_6_PhaseA_L__0__PORT 2u
#define P2_6_PhaseA_L__0__PS CYREG_PRT2_PS
#define P2_6_PhaseA_L__0__SHIFT 6
#define P2_6_PhaseA_L__DR CYREG_PRT2_DR
#define P2_6_PhaseA_L__INTCFG CYREG_PRT2_INTCFG
#define P2_6_PhaseA_L__INTSTAT CYREG_PRT2_INTSTAT
#define P2_6_PhaseA_L__MASK 0x40u
#define P2_6_PhaseA_L__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_6_PhaseA_L__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_6_PhaseA_L__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_6_PhaseA_L__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_6_PhaseA_L__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_6_PhaseA_L__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_6_PhaseA_L__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_6_PhaseA_L__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_6_PhaseA_L__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_6_PhaseA_L__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_6_PhaseA_L__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_6_PhaseA_L__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_6_PhaseA_L__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_6_PhaseA_L__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_6_PhaseA_L__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_6_PhaseA_L__PC CYREG_PRT2_PC
#define P2_6_PhaseA_L__PC2 CYREG_PRT2_PC2
#define P2_6_PhaseA_L__PORT 2u
#define P2_6_PhaseA_L__PS CYREG_PRT2_PS
#define P2_6_PhaseA_L__SHIFT 6

/* P2_7_PhaseB_L */
#define P2_7_PhaseB_L__0__DM__MASK 0xE00000u
#define P2_7_PhaseB_L__0__DM__SHIFT 21
#define P2_7_PhaseB_L__0__DR CYREG_PRT2_DR
#define P2_7_PhaseB_L__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2_7_PhaseB_L__0__HSIOM_MASK 0xF0000000u
#define P2_7_PhaseB_L__0__HSIOM_SHIFT 28u
#define P2_7_PhaseB_L__0__INTCFG CYREG_PRT2_INTCFG
#define P2_7_PhaseB_L__0__INTSTAT CYREG_PRT2_INTSTAT
#define P2_7_PhaseB_L__0__MASK 0x80u
#define P2_7_PhaseB_L__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_7_PhaseB_L__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_7_PhaseB_L__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_7_PhaseB_L__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_7_PhaseB_L__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_7_PhaseB_L__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_7_PhaseB_L__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_7_PhaseB_L__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_7_PhaseB_L__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_7_PhaseB_L__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_7_PhaseB_L__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_7_PhaseB_L__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_7_PhaseB_L__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_7_PhaseB_L__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_7_PhaseB_L__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_7_PhaseB_L__0__PC CYREG_PRT2_PC
#define P2_7_PhaseB_L__0__PC2 CYREG_PRT2_PC2
#define P2_7_PhaseB_L__0__PORT 2u
#define P2_7_PhaseB_L__0__PS CYREG_PRT2_PS
#define P2_7_PhaseB_L__0__SHIFT 7
#define P2_7_PhaseB_L__DR CYREG_PRT2_DR
#define P2_7_PhaseB_L__INTCFG CYREG_PRT2_INTCFG
#define P2_7_PhaseB_L__INTSTAT CYREG_PRT2_INTSTAT
#define P2_7_PhaseB_L__MASK 0x80u
#define P2_7_PhaseB_L__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_7_PhaseB_L__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_7_PhaseB_L__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_7_PhaseB_L__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_7_PhaseB_L__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_7_PhaseB_L__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_7_PhaseB_L__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_7_PhaseB_L__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_7_PhaseB_L__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_7_PhaseB_L__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_7_PhaseB_L__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_7_PhaseB_L__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_7_PhaseB_L__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_7_PhaseB_L__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_7_PhaseB_L__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_7_PhaseB_L__PC CYREG_PRT2_PC
#define P2_7_PhaseB_L__PC2 CYREG_PRT2_PC2
#define P2_7_PhaseB_L__PORT 2u
#define P2_7_PhaseB_L__PS CYREG_PRT2_PS
#define P2_7_PhaseB_L__SHIFT 7

/* CapSense_ISR */
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x8000u
#define CapSense_ISR__INTC_NUMBER 15u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC0000000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR3
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_Sns */
#define CapSense_Sns__0__DM__MASK 0x07u
#define CapSense_Sns__0__DM__SHIFT 0
#define CapSense_Sns__0__DR CYREG_PRT3_DR
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__0__HSIOM_SHIFT 0u
#define CapSense_Sns__0__INTCFG CYREG_PRT3_INTCFG
#define CapSense_Sns__0__INTSTAT CYREG_PRT3_INTSTAT
#define CapSense_Sns__0__MASK 0x01u
#define CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__0__PC CYREG_PRT3_PC
#define CapSense_Sns__0__PC2 CYREG_PRT3_PC2
#define CapSense_Sns__0__PORT 3u
#define CapSense_Sns__0__PS CYREG_PRT3_PS
#define CapSense_Sns__0__SHIFT 0
#define CapSense_Sns__DR CYREG_PRT3_DR
#define CapSense_Sns__INTCFG CYREG_PRT3_INTCFG
#define CapSense_Sns__INTSTAT CYREG_PRT3_INTSTAT
#define CapSense_Sns__MASK 0x01u
#define CapSense_Sns__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__PC CYREG_PRT3_PC
#define CapSense_Sns__PC2 CYREG_PRT3_PC2
#define CapSense_Sns__PORT 3u
#define CapSense_Sns__PS CYREG_PRT3_PS
#define CapSense_Sns__ProximitySensor_0__PROX__DM__MASK 0x07u
#define CapSense_Sns__ProximitySensor_0__PROX__DM__SHIFT 0
#define CapSense_Sns__ProximitySensor_0__PROX__DR CYREG_PRT3_DR
#define CapSense_Sns__ProximitySensor_0__PROX__INTCFG CYREG_PRT3_INTCFG
#define CapSense_Sns__ProximitySensor_0__PROX__INTSTAT CYREG_PRT3_INTSTAT
#define CapSense_Sns__ProximitySensor_0__PROX__MASK 0x01u
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__ProximitySensor_0__PROX__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__ProximitySensor_0__PROX__PC CYREG_PRT3_PC
#define CapSense_Sns__ProximitySensor_0__PROX__PC2 CYREG_PRT3_PC2
#define CapSense_Sns__ProximitySensor_0__PROX__PORT 3u
#define CapSense_Sns__ProximitySensor_0__PROX__PS CYREG_PRT3_PS
#define CapSense_Sns__ProximitySensor_0__PROX__SHIFT 0
#define CapSense_Sns__SHIFT 0

/* P2_2_VBatDiv */
#define P2_2_VBatDiv__0__DM__MASK 0x1C0u
#define P2_2_VBatDiv__0__DM__SHIFT 6
#define P2_2_VBatDiv__0__DR CYREG_PRT2_DR
#define P2_2_VBatDiv__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2_2_VBatDiv__0__HSIOM_MASK 0x00000F00u
#define P2_2_VBatDiv__0__HSIOM_SHIFT 8u
#define P2_2_VBatDiv__0__INTCFG CYREG_PRT2_INTCFG
#define P2_2_VBatDiv__0__INTSTAT CYREG_PRT2_INTSTAT
#define P2_2_VBatDiv__0__MASK 0x04u
#define P2_2_VBatDiv__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_2_VBatDiv__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_2_VBatDiv__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_2_VBatDiv__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_2_VBatDiv__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_2_VBatDiv__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_2_VBatDiv__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_2_VBatDiv__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_2_VBatDiv__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_2_VBatDiv__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_2_VBatDiv__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_2_VBatDiv__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_2_VBatDiv__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_2_VBatDiv__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_2_VBatDiv__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_2_VBatDiv__0__PC CYREG_PRT2_PC
#define P2_2_VBatDiv__0__PC2 CYREG_PRT2_PC2
#define P2_2_VBatDiv__0__PORT 2u
#define P2_2_VBatDiv__0__PS CYREG_PRT2_PS
#define P2_2_VBatDiv__0__SHIFT 2
#define P2_2_VBatDiv__DR CYREG_PRT2_DR
#define P2_2_VBatDiv__INTCFG CYREG_PRT2_INTCFG
#define P2_2_VBatDiv__INTSTAT CYREG_PRT2_INTSTAT
#define P2_2_VBatDiv__MASK 0x04u
#define P2_2_VBatDiv__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_2_VBatDiv__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_2_VBatDiv__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_2_VBatDiv__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_2_VBatDiv__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_2_VBatDiv__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_2_VBatDiv__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_2_VBatDiv__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_2_VBatDiv__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_2_VBatDiv__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_2_VBatDiv__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_2_VBatDiv__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_2_VBatDiv__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_2_VBatDiv__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_2_VBatDiv__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_2_VBatDiv__PC CYREG_PRT2_PC
#define P2_2_VBatDiv__PC2 CYREG_PRT2_PC2
#define P2_2_VBatDiv__PORT 2u
#define P2_2_VBatDiv__PS CYREG_PRT2_PS
#define P2_2_VBatDiv__SHIFT 2

/* P0_7_Button */
#define P0_7_Button__0__DM__MASK 0xE00000u
#define P0_7_Button__0__DM__SHIFT 21
#define P0_7_Button__0__DR CYREG_PRT0_DR
#define P0_7_Button__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_7_Button__0__HSIOM_MASK 0xF0000000u
#define P0_7_Button__0__HSIOM_SHIFT 28u
#define P0_7_Button__0__INTCFG CYREG_PRT0_INTCFG
#define P0_7_Button__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_7_Button__0__MASK 0x80u
#define P0_7_Button__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_7_Button__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_7_Button__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_7_Button__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_7_Button__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_7_Button__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_7_Button__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_7_Button__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_7_Button__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_7_Button__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_7_Button__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_7_Button__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_7_Button__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_7_Button__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_7_Button__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_7_Button__0__PC CYREG_PRT0_PC
#define P0_7_Button__0__PC2 CYREG_PRT0_PC2
#define P0_7_Button__0__PORT 0u
#define P0_7_Button__0__PS CYREG_PRT0_PS
#define P0_7_Button__0__SHIFT 7
#define P0_7_Button__DR CYREG_PRT0_DR
#define P0_7_Button__INTCFG CYREG_PRT0_INTCFG
#define P0_7_Button__INTSTAT CYREG_PRT0_INTSTAT
#define P0_7_Button__MASK 0x80u
#define P0_7_Button__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_7_Button__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_7_Button__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_7_Button__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_7_Button__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_7_Button__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_7_Button__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_7_Button__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_7_Button__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_7_Button__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_7_Button__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_7_Button__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_7_Button__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_7_Button__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_7_Button__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_7_Button__PC CYREG_PRT0_PC
#define P0_7_Button__PC2 CYREG_PRT0_PC2
#define P0_7_Button__PORT 0u
#define P0_7_Button__PS CYREG_PRT0_PS
#define P0_7_Button__SHIFT 7

/* P4_1_RedLED */
#define P4_1_RedLED__0__DM__MASK 0x38u
#define P4_1_RedLED__0__DM__SHIFT 3
#define P4_1_RedLED__0__DR CYREG_PRT4_DR
#define P4_1_RedLED__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define P4_1_RedLED__0__HSIOM_MASK 0x000000F0u
#define P4_1_RedLED__0__HSIOM_SHIFT 4u
#define P4_1_RedLED__0__INTCFG CYREG_PRT4_INTCFG
#define P4_1_RedLED__0__INTSTAT CYREG_PRT4_INTSTAT
#define P4_1_RedLED__0__MASK 0x02u
#define P4_1_RedLED__0__PC CYREG_PRT4_PC
#define P4_1_RedLED__0__PC2 CYREG_PRT4_PC2
#define P4_1_RedLED__0__PORT 4u
#define P4_1_RedLED__0__PS CYREG_PRT4_PS
#define P4_1_RedLED__0__SHIFT 1
#define P4_1_RedLED__DR CYREG_PRT4_DR
#define P4_1_RedLED__INTCFG CYREG_PRT4_INTCFG
#define P4_1_RedLED__INTSTAT CYREG_PRT4_INTSTAT
#define P4_1_RedLED__MASK 0x02u
#define P4_1_RedLED__PC CYREG_PRT4_PC
#define P4_1_RedLED__PC2 CYREG_PRT4_PC2
#define P4_1_RedLED__PORT 4u
#define P4_1_RedLED__PS CYREG_PRT4_PS
#define P4_1_RedLED__SHIFT 1

/* P0_0_PWM_R */
#define P0_0_PWM_R__0__DM__MASK 0x07u
#define P0_0_PWM_R__0__DM__SHIFT 0
#define P0_0_PWM_R__0__DR CYREG_PRT0_DR
#define P0_0_PWM_R__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_0_PWM_R__0__HSIOM_MASK 0x0000000Fu
#define P0_0_PWM_R__0__HSIOM_SHIFT 0u
#define P0_0_PWM_R__0__INTCFG CYREG_PRT0_INTCFG
#define P0_0_PWM_R__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_0_PWM_R__0__MASK 0x01u
#define P0_0_PWM_R__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define P0_0_PWM_R__0__OUT_SEL_SHIFT 0u
#define P0_0_PWM_R__0__OUT_SEL_VAL 1u
#define P0_0_PWM_R__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_0_PWM_R__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_0_PWM_R__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_0_PWM_R__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_0_PWM_R__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_0_PWM_R__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_0_PWM_R__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_0_PWM_R__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_0_PWM_R__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_0_PWM_R__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_0_PWM_R__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_0_PWM_R__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_0_PWM_R__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_0_PWM_R__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_0_PWM_R__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_0_PWM_R__0__PC CYREG_PRT0_PC
#define P0_0_PWM_R__0__PC2 CYREG_PRT0_PC2
#define P0_0_PWM_R__0__PORT 0u
#define P0_0_PWM_R__0__PS CYREG_PRT0_PS
#define P0_0_PWM_R__0__SHIFT 0
#define P0_0_PWM_R__DR CYREG_PRT0_DR
#define P0_0_PWM_R__INTCFG CYREG_PRT0_INTCFG
#define P0_0_PWM_R__INTSTAT CYREG_PRT0_INTSTAT
#define P0_0_PWM_R__MASK 0x01u
#define P0_0_PWM_R__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_0_PWM_R__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_0_PWM_R__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_0_PWM_R__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_0_PWM_R__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_0_PWM_R__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_0_PWM_R__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_0_PWM_R__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_0_PWM_R__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_0_PWM_R__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_0_PWM_R__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_0_PWM_R__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_0_PWM_R__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_0_PWM_R__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_0_PWM_R__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_0_PWM_R__PC CYREG_PRT0_PC
#define P0_0_PWM_R__PC2 CYREG_PRT0_PC2
#define P0_0_PWM_R__PORT 0u
#define P0_0_PWM_R__PS CYREG_PRT0_PS
#define P0_0_PWM_R__SHIFT 0

/* P0_1_DIR_R */
#define P0_1_DIR_R__0__DM__MASK 0x38u
#define P0_1_DIR_R__0__DM__SHIFT 3
#define P0_1_DIR_R__0__DR CYREG_PRT0_DR
#define P0_1_DIR_R__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_1_DIR_R__0__HSIOM_MASK 0x000000F0u
#define P0_1_DIR_R__0__HSIOM_SHIFT 4u
#define P0_1_DIR_R__0__INTCFG CYREG_PRT0_INTCFG
#define P0_1_DIR_R__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_1_DIR_R__0__MASK 0x02u
#define P0_1_DIR_R__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_1_DIR_R__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_1_DIR_R__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_1_DIR_R__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_1_DIR_R__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_1_DIR_R__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_1_DIR_R__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_1_DIR_R__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_1_DIR_R__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_1_DIR_R__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_1_DIR_R__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_1_DIR_R__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_1_DIR_R__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_1_DIR_R__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_1_DIR_R__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_1_DIR_R__0__PC CYREG_PRT0_PC
#define P0_1_DIR_R__0__PC2 CYREG_PRT0_PC2
#define P0_1_DIR_R__0__PORT 0u
#define P0_1_DIR_R__0__PS CYREG_PRT0_PS
#define P0_1_DIR_R__0__SHIFT 1
#define P0_1_DIR_R__DR CYREG_PRT0_DR
#define P0_1_DIR_R__INTCFG CYREG_PRT0_INTCFG
#define P0_1_DIR_R__INTSTAT CYREG_PRT0_INTSTAT
#define P0_1_DIR_R__MASK 0x02u
#define P0_1_DIR_R__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_1_DIR_R__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_1_DIR_R__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_1_DIR_R__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_1_DIR_R__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_1_DIR_R__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_1_DIR_R__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_1_DIR_R__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_1_DIR_R__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_1_DIR_R__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_1_DIR_R__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_1_DIR_R__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_1_DIR_R__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_1_DIR_R__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_1_DIR_R__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_1_DIR_R__PC CYREG_PRT0_PC
#define P0_1_DIR_R__PC2 CYREG_PRT0_PC2
#define P0_1_DIR_R__PORT 0u
#define P0_1_DIR_R__PS CYREG_PRT0_PS
#define P0_1_DIR_R__SHIFT 1

/* P0_2_PWM_L */
#define P0_2_PWM_L__0__DM__MASK 0x1C0u
#define P0_2_PWM_L__0__DM__SHIFT 6
#define P0_2_PWM_L__0__DR CYREG_PRT0_DR
#define P0_2_PWM_L__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_2_PWM_L__0__HSIOM_MASK 0x00000F00u
#define P0_2_PWM_L__0__HSIOM_SHIFT 8u
#define P0_2_PWM_L__0__INTCFG CYREG_PRT0_INTCFG
#define P0_2_PWM_L__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_2_PWM_L__0__MASK 0x04u
#define P0_2_PWM_L__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define P0_2_PWM_L__0__OUT_SEL_SHIFT 4u
#define P0_2_PWM_L__0__OUT_SEL_VAL 3u
#define P0_2_PWM_L__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_2_PWM_L__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_2_PWM_L__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_2_PWM_L__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_2_PWM_L__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_2_PWM_L__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_2_PWM_L__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_2_PWM_L__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_2_PWM_L__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_2_PWM_L__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_2_PWM_L__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_2_PWM_L__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_2_PWM_L__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_2_PWM_L__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_2_PWM_L__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_2_PWM_L__0__PC CYREG_PRT0_PC
#define P0_2_PWM_L__0__PC2 CYREG_PRT0_PC2
#define P0_2_PWM_L__0__PORT 0u
#define P0_2_PWM_L__0__PS CYREG_PRT0_PS
#define P0_2_PWM_L__0__SHIFT 2
#define P0_2_PWM_L__DR CYREG_PRT0_DR
#define P0_2_PWM_L__INTCFG CYREG_PRT0_INTCFG
#define P0_2_PWM_L__INTSTAT CYREG_PRT0_INTSTAT
#define P0_2_PWM_L__MASK 0x04u
#define P0_2_PWM_L__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_2_PWM_L__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_2_PWM_L__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_2_PWM_L__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_2_PWM_L__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_2_PWM_L__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_2_PWM_L__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_2_PWM_L__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_2_PWM_L__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_2_PWM_L__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_2_PWM_L__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_2_PWM_L__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_2_PWM_L__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_2_PWM_L__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_2_PWM_L__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_2_PWM_L__PC CYREG_PRT0_PC
#define P0_2_PWM_L__PC2 CYREG_PRT0_PC2
#define P0_2_PWM_L__PORT 0u
#define P0_2_PWM_L__PS CYREG_PRT0_PS
#define P0_2_PWM_L__SHIFT 2

/* P0_3_DIR_L */
#define P0_3_DIR_L__0__DM__MASK 0xE00u
#define P0_3_DIR_L__0__DM__SHIFT 9
#define P0_3_DIR_L__0__DR CYREG_PRT0_DR
#define P0_3_DIR_L__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_3_DIR_L__0__HSIOM_MASK 0x0000F000u
#define P0_3_DIR_L__0__HSIOM_SHIFT 12u
#define P0_3_DIR_L__0__INTCFG CYREG_PRT0_INTCFG
#define P0_3_DIR_L__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_3_DIR_L__0__MASK 0x08u
#define P0_3_DIR_L__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_3_DIR_L__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_3_DIR_L__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_3_DIR_L__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_3_DIR_L__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_3_DIR_L__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_3_DIR_L__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_3_DIR_L__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_3_DIR_L__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_3_DIR_L__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_3_DIR_L__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_3_DIR_L__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_3_DIR_L__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_3_DIR_L__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_3_DIR_L__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_3_DIR_L__0__PC CYREG_PRT0_PC
#define P0_3_DIR_L__0__PC2 CYREG_PRT0_PC2
#define P0_3_DIR_L__0__PORT 0u
#define P0_3_DIR_L__0__PS CYREG_PRT0_PS
#define P0_3_DIR_L__0__SHIFT 3
#define P0_3_DIR_L__DR CYREG_PRT0_DR
#define P0_3_DIR_L__INTCFG CYREG_PRT0_INTCFG
#define P0_3_DIR_L__INTSTAT CYREG_PRT0_INTSTAT
#define P0_3_DIR_L__MASK 0x08u
#define P0_3_DIR_L__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_3_DIR_L__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_3_DIR_L__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_3_DIR_L__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_3_DIR_L__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_3_DIR_L__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_3_DIR_L__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_3_DIR_L__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_3_DIR_L__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_3_DIR_L__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_3_DIR_L__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_3_DIR_L__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_3_DIR_L__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_3_DIR_L__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_3_DIR_L__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_3_DIR_L__PC CYREG_PRT0_PC
#define P0_3_DIR_L__PC2 CYREG_PRT0_PC2
#define P0_3_DIR_L__PORT 0u
#define P0_3_DIR_L__PS CYREG_PRT0_PS
#define P0_3_DIR_L__SHIFT 3

/* P4_0_Debug */
#define P4_0_Debug__0__DM__MASK 0x07u
#define P4_0_Debug__0__DM__SHIFT 0
#define P4_0_Debug__0__DR CYREG_PRT4_DR
#define P4_0_Debug__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define P4_0_Debug__0__HSIOM_MASK 0x0000000Fu
#define P4_0_Debug__0__HSIOM_SHIFT 0u
#define P4_0_Debug__0__INTCFG CYREG_PRT4_INTCFG
#define P4_0_Debug__0__INTSTAT CYREG_PRT4_INTSTAT
#define P4_0_Debug__0__MASK 0x01u
#define P4_0_Debug__0__PC CYREG_PRT4_PC
#define P4_0_Debug__0__PC2 CYREG_PRT4_PC2
#define P4_0_Debug__0__PORT 4u
#define P4_0_Debug__0__PS CYREG_PRT4_PS
#define P4_0_Debug__0__SHIFT 0
#define P4_0_Debug__DR CYREG_PRT4_DR
#define P4_0_Debug__INTCFG CYREG_PRT4_INTCFG
#define P4_0_Debug__INTSTAT CYREG_PRT4_INTSTAT
#define P4_0_Debug__MASK 0x01u
#define P4_0_Debug__PC CYREG_PRT4_PC
#define P4_0_Debug__PC2 CYREG_PRT4_PC2
#define P4_0_Debug__PORT 4u
#define P4_0_Debug__PS CYREG_PRT4_PS
#define P4_0_Debug__SHIFT 0

/* Clock_PWM */
#define Clock_PWM__DIVIDER_MASK 0x0000FFFFu
#define Clock_PWM__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_PWM__ENABLE_MASK 0x80000000u
#define Clock_PWM__MASK 0x80000000u
#define Clock_PWM__REGISTER CYREG_CLK_DIVIDER_C00

/* P2_1_Temp */
#define P2_1_Temp__0__DM__MASK 0x38u
#define P2_1_Temp__0__DM__SHIFT 3
#define P2_1_Temp__0__DR CYREG_PRT2_DR
#define P2_1_Temp__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2_1_Temp__0__HSIOM_MASK 0x000000F0u
#define P2_1_Temp__0__HSIOM_SHIFT 4u
#define P2_1_Temp__0__INTCFG CYREG_PRT2_INTCFG
#define P2_1_Temp__0__INTSTAT CYREG_PRT2_INTSTAT
#define P2_1_Temp__0__MASK 0x02u
#define P2_1_Temp__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_1_Temp__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_1_Temp__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_1_Temp__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_1_Temp__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_1_Temp__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_1_Temp__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_1_Temp__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_1_Temp__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_1_Temp__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_1_Temp__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_1_Temp__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_1_Temp__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_1_Temp__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_1_Temp__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_1_Temp__0__PC CYREG_PRT2_PC
#define P2_1_Temp__0__PC2 CYREG_PRT2_PC2
#define P2_1_Temp__0__PORT 2u
#define P2_1_Temp__0__PS CYREG_PRT2_PS
#define P2_1_Temp__0__SHIFT 1
#define P2_1_Temp__DR CYREG_PRT2_DR
#define P2_1_Temp__INTCFG CYREG_PRT2_INTCFG
#define P2_1_Temp__INTSTAT CYREG_PRT2_INTSTAT
#define P2_1_Temp__MASK 0x02u
#define P2_1_Temp__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2_1_Temp__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2_1_Temp__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2_1_Temp__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2_1_Temp__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2_1_Temp__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2_1_Temp__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2_1_Temp__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2_1_Temp__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2_1_Temp__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2_1_Temp__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2_1_Temp__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2_1_Temp__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2_1_Temp__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2_1_Temp__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2_1_Temp__PC CYREG_PRT2_PC
#define P2_1_Temp__PC2 CYREG_PRT2_PC2
#define P2_1_Temp__PORT 2u
#define P2_1_Temp__PS CYREG_PRT2_PS
#define P2_1_Temp__SHIFT 1

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC4A
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC4A_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
