<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RegScavenger Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1RegScavenger-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::RegScavenger Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="RegisterScavenging_8h_source.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:acd9793ceec475b244641f3ed7294d3d0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#acd9793ceec475b244641f3ed7294d3d0">RegScavenger</a> ()=default</td></tr>
<tr class="separator:acd9793ceec475b244641f3ed7294d3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349def858d7ff22474b3f9013486807f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a349def858d7ff22474b3f9013486807f">assignRegToScavengingIndex</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Restore=nullptr)</td></tr>
<tr class="memdesc:a349def858d7ff22474b3f9013486807f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Record.html">Record</a> that <code>Reg</code> is in use at scavenging index <code>FI</code>.  <a href="classllvm_1_1RegScavenger.html#a349def858d7ff22474b3f9013486807f">More...</a><br /></td></tr>
<tr class="separator:a349def858d7ff22474b3f9013486807f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1af6e587ae8846628561570b54e2ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">enterBasicBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)</td></tr>
<tr class="memdesc:a4f1af6e587ae8846628561570b54e2ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start tracking liveness from the begin of basic block <code>MBB</code>.  <a href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">More...</a><br /></td></tr>
<tr class="separator:a4f1af6e587ae8846628561570b54e2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14812153b6cf8c1cb26c3de8b96ba91c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">enterBasicBlockEnd</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)</td></tr>
<tr class="memdesc:a14812153b6cf8c1cb26c3de8b96ba91c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start tracking liveness from the end of basic block <code>MBB</code>.  <a href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">More...</a><br /></td></tr>
<tr class="separator:a14812153b6cf8c1cb26c3de8b96ba91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe23dbb6421b62ff369b85cd8436d483"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">forward</a> ()</td></tr>
<tr class="memdesc:afe23dbb6421b62ff369b85cd8436d483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move the internal MBB iterator and update register states.  <a href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">More...</a><br /></td></tr>
<tr class="separator:afe23dbb6421b62ff369b85cd8436d483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2274acea772dd09fc952ed400fde3d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a6f2274acea772dd09fc952ed400fde3d">forward</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="memdesc:a6f2274acea772dd09fc952ed400fde3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move the internal MBB iterator and update register states until it has processed the specific iterator.  <a href="classllvm_1_1RegScavenger.html#a6f2274acea772dd09fc952ed400fde3d">More...</a><br /></td></tr>
<tr class="separator:a6f2274acea772dd09fc952ed400fde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a44764b1c5681c8fb057f13b3f30047"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">backward</a> ()</td></tr>
<tr class="memdesc:a4a44764b1c5681c8fb057f13b3f30047"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update internal register state and move MBB iterator backwards.  <a href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">More...</a><br /></td></tr>
<tr class="separator:a4a44764b1c5681c8fb057f13b3f30047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141a7cc4eaf09030c0f17b68f7445ffc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a141a7cc4eaf09030c0f17b68f7445ffc">backward</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="memdesc:a141a7cc4eaf09030c0f17b68f7445ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call <a class="el" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047" title="Update internal register state and move MBB iterator backwards.">backward()</a> as long as the internal iterator does not point to <code>I</code>.  <a href="classllvm_1_1RegScavenger.html#a141a7cc4eaf09030c0f17b68f7445ffc">More...</a><br /></td></tr>
<tr class="separator:a141a7cc4eaf09030c0f17b68f7445ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6009b68a4bb84dfeaad9d3afb28c39e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a6009b68a4bb84dfeaad9d3afb28c39e8">skipTo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="memdesc:a6009b68a4bb84dfeaad9d3afb28c39e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move the internal MBB iterator but do not update register states.  <a href="classllvm_1_1RegScavenger.html#a6009b68a4bb84dfeaad9d3afb28c39e8">More...</a><br /></td></tr>
<tr class="separator:a6009b68a4bb84dfeaad9d3afb28c39e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db0565cf4fb8c8399a6141cf71b4a41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a4db0565cf4fb8c8399a6141cf71b4a41">getCurrentPosition</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4db0565cf4fb8c8399a6141cf71b4a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27037167fddcdde3b6207d025267bbfc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, bool includeReserved=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a27037167fddcdde3b6207d025267bbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if a specific register is currently used.  <a href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">More...</a><br /></td></tr>
<tr class="separator:a27037167fddcdde3b6207d025267bbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf92711851d9d2abd2ef7f6c1b68bf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">getRegsAvailable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:afaf92711851d9d2abd2ef7f6c1b68bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all available registers in the register class in Mask.  <a href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">More...</a><br /></td></tr>
<tr class="separator:afaf92711851d9d2abd2ef7f6c1b68bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28849ec4920f5ee3f97d344633e695f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a28849ec4920f5ee3f97d344633e695f4">FindUnusedReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a28849ec4920f5ee3f97d344633e695f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find an unused register of the specified register class.  <a href="classllvm_1_1RegScavenger.html#a28849ec4920f5ee3f97d344633e695f4">More...</a><br /></td></tr>
<tr class="separator:a28849ec4920f5ee3f97d344633e695f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecaae26e25f7f952810d98e50264b5fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#aecaae26e25f7f952810d98e50264b5fb">addScavengingFrameIndex</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI)</td></tr>
<tr class="memdesc:aecaae26e25f7f952810d98e50264b5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a scavenging frame index.  <a href="classllvm_1_1RegScavenger.html#aecaae26e25f7f952810d98e50264b5fb">More...</a><br /></td></tr>
<tr class="separator:aecaae26e25f7f952810d98e50264b5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a0ed0e83e8058a1594c9bb6e9678cc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a82a0ed0e83e8058a1594c9bb6e9678cc">isScavengingFrameIndex</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a82a0ed0e83e8058a1594c9bb6e9678cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Query whether a frame index is a scavenging frame index.  <a href="classllvm_1_1RegScavenger.html#a82a0ed0e83e8058a1594c9bb6e9678cc">More...</a><br /></td></tr>
<tr class="separator:a82a0ed0e83e8058a1594c9bb6e9678cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826f99fb1aca624d8a7d61d511c3960b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a826f99fb1aca624d8a7d61d511c3960b">getScavengingFrameIndices</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;A) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a826f99fb1aca624d8a7d61d511c3960b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an array of scavenging frame indices.  <a href="classllvm_1_1RegScavenger.html#a826f99fb1aca624d8a7d61d511c3960b">More...</a><br /></td></tr>
<tr class="separator:a826f99fb1aca624d8a7d61d511c3960b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291cc21c757ff76108ff9f36c57723e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SPAdj, bool AllowSpill=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:a291cc21c757ff76108ff9f36c57723e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a register of the specific register class available and do the appropriate bookkeeping.  <a href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">More...</a><br /></td></tr>
<tr class="separator:a291cc21c757ff76108ff9f36c57723e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc434d989c16676f4afc1b3f2557e80f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#acc434d989c16676f4afc1b3f2557e80f">scavengeRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SPAdj, bool AllowSpill=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:acc434d989c16676f4afc1b3f2557e80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d08c8303092539ecb1fde389108e7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">scavengeRegisterBackwards</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> To, bool RestoreAfter, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SPAdj, bool AllowSpill=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:a62d08c8303092539ecb1fde389108e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a register of the specific register class available from the current position backwards to the place before <code>To</code>.  <a href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">More...</a><br /></td></tr>
<tr class="separator:a62d08c8303092539ecb1fde389108e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34542ec002baa6b027a6d05644c6bb2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask=<a class="el" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>())</td></tr>
<tr class="memdesc:a34542ec002baa6b027a6d05644c6bb2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the scavenger a register is used.  <a href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">More...</a><br /></td></tr>
<tr class="separator:a34542ec002baa6b027a6d05644c6bb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00034">34</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="acd9793ceec475b244641f3ed7294d3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd9793ceec475b244641f3ed7294d3d0">&#9670;&nbsp;</a></span>RegScavenger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::RegScavenger::RegScavenger </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aecaae26e25f7f952810d98e50264b5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecaae26e25f7f952810d98e50264b5fb">&#9670;&nbsp;</a></span>addScavengingFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::addScavengingFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add a scavenging frame index. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00143">143</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l02278">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00861">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02236">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02967">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02075">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="LoongArchFrameLowering_8cpp_source.html#l00141">llvm::LoongArchFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01074">llvm::RISCVFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00568">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00433">llvm::ARCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01307">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00441">llvm::SystemZELFFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a id="a349def858d7ff22474b3f9013486807f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349def858d7ff22474b3f9013486807f">&#9670;&nbsp;</a></span>assignRegToScavengingIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::assignRegToScavengingIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Restore</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Record.html">Record</a> that <code>Reg</code> is in use at scavenging index <code>FI</code>. </p>
<p>This is for targets which need to directly manage the spilling process, and need to update the scavenger's internal state. It's expected this be called a second time with <code>Restore</code> set to a non-null value, so that the externally inserted restore instruction resets the scavenged slot liveness when encountered. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00079">79</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">llvm::SGPRSpillBuilder::restore()</a>.</p>

</div>
</div>
<a id="a4a44764b1c5681c8fb057f13b3f30047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a44764b1c5681c8fb057f13b3f30047">&#9670;&nbsp;</a></span>backward() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::backward </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update internal register state and move MBB iterator backwards. </p>
<p>Contrary to unprocess() this method gives precise results even in the absence of kill flags. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00239">239</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="LiveRegUnits_8cpp_source.html#l00044">llvm::LiveRegUnits::stepBackward()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8h_source.html#l00118">backward()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03325">llvm::AArch64FrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00690">scavengeFrameVirtualRegsInBlock()</a>.</p>

</div>
</div>
<a id="a141a7cc4eaf09030c0f17b68f7445ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a141a7cc4eaf09030c0f17b68f7445ffc">&#9670;&nbsp;</a></span>backward() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::backward </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Call <a class="el" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047" title="Update internal register state and move MBB iterator backwards.">backward()</a> as long as the internal iterator does not point to <code>I</code>. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00118">118</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterScavenging_8cpp_source.html#l00239">backward()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>.</p>

</div>
</div>
<a id="a4f1af6e587ae8846628561570b54e2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1af6e587ae8846628561570b54e2ee">&#9670;&nbsp;</a></span>enterBasicBlock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::enterBasicBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start tracking liveness from the begin of basic block <code>MBB</code>. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00082">82</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8cpp_source.html#l00155">llvm::LiveRegUnits::addLiveIns()</a>, <a class="el" href="CommandLine_8h_source.html#l00445">llvm::cl::init()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVMakeCompressible_8cpp_source.html#l00223">analyzeCompressibleUses()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01308">llvm::RISCVFrameLowering::canUseAsPrologue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00553">indirectCopyToAGPR()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">llvm::Mips16InstrInfo::loadImmediate()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l01307">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a id="a14812153b6cf8c1cb26c3de8b96ba91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14812153b6cf8c1cb26c3de8b96ba91c">&#9670;&nbsp;</a></span>enterBasicBlockEnd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::enterBasicBlockEnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start tracking liveness from the end of basic block <code>MBB</code>. </p>
<p><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047" title="Update internal register state and move MBB iterator backwards.">backward()</a> to move towards the beginning of the block. This is preferred to <a class="el" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee" title="Start tracking liveness from the begin of basic block MBB.">enterBasicBlock()</a> and <a class="el" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483" title="Move the internal MBB iterator and update register states.">forward()</a> because it does not depend on the presence of kill flags. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00087">87</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8cpp_source.html#l00138">llvm::LiveRegUnits::addLiveOuts()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00281">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="CommandLine_8h_source.html#l00445">llvm::cl::init()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>.</p>

<p class="reference">Referenced by <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00366">llvm::LoongArchInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00943">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02511">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03325">llvm::AArch64FrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00690">scavengeFrameVirtualRegsInBlock()</a>.</p>

</div>
</div>
<a id="a28849ec4920f5ee3f97d344633e695f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28849ec4920f5ee3f97d344633e695f4">&#9670;&nbsp;</a></span>FindUnusedReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RegScavenger::FindUnusedReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find an unused register of the specified register class. </p>
<p>Return 0 if none is found. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00266">266</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">isRegUsed()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="LanaiRegisterInfo_8cpp_source.html#l00131">llvm::LanaiRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00553">indirectCopyToAGPR()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03325">llvm::AArch64FrameLowering::processFunctionBeforeFrameFinalized()</a>, and <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">replaceFrameIndex()</a>.</p>

</div>
</div>
<a id="afe23dbb6421b62ff369b85cd8436d483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe23dbb6421b62ff369b85cd8436d483">&#9670;&nbsp;</a></span>forward() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::forward </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Move the internal MBB iterator and update register states. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00155">155</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">isRegUsed()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00309">llvm::MCRegisterInfo::subregs()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="MachineVerifier_8cpp_source.html#l00342">llvm::MachineFunction::verify()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVMakeCompressible_8cpp_source.html#l00223">analyzeCompressibleUses()</a>, <a class="el" href="RegisterScavenging_8h_source.html#l00107">forward()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00553">indirectCopyToAGPR()</a>, and <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">llvm::Mips16InstrInfo::loadImmediate()</a>.</p>

</div>
</div>
<a id="a6f2274acea772dd09fc952ed400fde3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2274acea772dd09fc952ed400fde3d">&#9670;&nbsp;</a></span>forward() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::forward </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Move the internal MBB iterator and update register states until it has processed the specific iterator. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00107">107</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterScavenging_8cpp_source.html#l00155">forward()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>.</p>

</div>
</div>
<a id="a4db0565cf4fb8c8399a6141cf71b4a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db0565cf4fb8c8399a6141cf71b4a41">&#9670;&nbsp;</a></span>getCurrentPosition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::RegScavenger::getCurrentPosition </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00130">130</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>.</p>

</div>
</div>
<a id="afaf92711851d9d2abd2ef7f6c1b68bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf92711851d9d2abd2ef7f6c1b68bf8">&#9670;&nbsp;</a></span>getRegsAvailable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> RegScavenger::getRegsAvailable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return all available registers in the register class in Mask. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00277">277</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00491">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">isRegUsed()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01580">llvm::PPCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">llvm::Mips16InstrInfo::loadImmediate()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00525">scavengeRegister()</a>.</p>

</div>
</div>
<a id="a826f99fb1aca624d8a7d61d511c3960b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826f99fb1aca624d8a7d61d511c3960b">&#9670;&nbsp;</a></span>getScavengingFrameIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::getScavengingFrameIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>A</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get an array of scavenging frame indices. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00157">157</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="a27037167fddcdde3b6207d025267bbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27037167fddcdde3b6207d025267bbfc">&#9670;&nbsp;</a></span>isRegUsed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RegScavenger::isRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>includeReserved</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return if a specific register is currently used. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">260</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01308">llvm::RISCVFrameLowering::canUseAsPrologue()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00266">FindUnusedReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00155">forward()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07835">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00277">getRegsAvailable()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">llvm::SGPRSpillBuilder::readWriteTmpVGPR()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00525">scavengeRegister()</a>.</p>

</div>
</div>
<a id="a82a0ed0e83e8058a1594c9bb6e9678cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a0ed0e83e8058a1594c9bb6e9678cc">&#9670;&nbsp;</a></span>isScavengingFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RegScavenger::isScavengingFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Query whether a frame index is a scavenging frame index. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00148">148</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l07993">SI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00461">llvm::ThumbRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00820">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00790">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="a291cc21c757ff76108ff9f36c57723e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a291cc21c757ff76108ff9f36c57723e9">&#9670;&nbsp;</a></span>scavengeRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RegScavenger::scavengeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowSpill</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Make a register of the specific register class available and do the appropriate bookkeeping. </p>
<p>SPAdj is the stack adjustment due to call frame, it's passed along to eliminateFrameIndex(). Returns the scavenged register. This is deprecated as it depends on the quality of the kill flags being present; <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a" title="Make a register of the specific register class available from the current position backwards to the p...">scavengeRegisterBackwards()</a> instead!</p>
<p>If <code>AllowSpill</code> is false, fail if a spill is required to make the register available, and return NoRegister. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00525">525</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00256">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00277">getRegsAvailable()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">isRegUsed()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00813">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, <a class="el" href="BitVector_8h_source.html#l00385">llvm::BitVector::reset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07993">SI</a>, <a class="el" href="README-SSE_8txt_source.html#l00489">spill</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="LanaiRegisterInfo_8cpp_source.html#l00131">llvm::LanaiRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07835">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00553">indirectCopyToAGPR()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00092">InsertFPConstInst()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00161">InsertSPConstInst()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">replaceFrameIndex()</a>, and <a class="el" href="RegisterScavenging_8h_source.html#l00175">scavengeRegister()</a>.</p>

</div>
</div>
<a id="acc434d989c16676f4afc1b3f2557e80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc434d989c16676f4afc1b3f2557e80f">&#9670;&nbsp;</a></span>scavengeRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::RegScavenger::scavengeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowSpill</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00175">175</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00525">scavengeRegister()</a>.</p>

</div>
</div>
<a id="a62d08c8303092539ecb1fde389108e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d08c8303092539ecb1fde389108e7a">&#9670;&nbsp;</a></span>scavengeRegisterBackwards()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RegScavenger::scavengeRegisterBackwards </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>To</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>RestoreAfter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowSpill</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Make a register of the specific register class available from the current position backwards to the place before <code>To</code>. </p>
<p>If <code>RestoreAfter</code> is true this includes the instruction following the current position. SPAdj is the stack adjustment due to call frame, it's passed along to eliminateFrameIndex(). Returns the scavenged register.</p>
<p>If <code>AllowSpill</code> is false, fail if a spill is required to make the register available, and return NoRegister. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00592">592</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00357">findSurvivorBackwards()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00202">llvm::TargetRegisterClass::getRawAllocationOrder()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00102">llvm::LiveRegUnits::removeReg()</a>, <a class="el" href="README-SSE_8txt_source.html#l00489">spill</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVMakeCompressible_8cpp_source.html#l00223">analyzeCompressibleUses()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00366">llvm::LoongArchInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00943">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02511">llvm::SIInstrInfo::insertIndirectBranch()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00637">scavengeVReg()</a>.</p>

</div>
</div>
<a id="a34542ec002baa6b027a6d05644c6bb2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34542ec002baa6b027a6d05644c6bb2e">&#9670;&nbsp;</a></span>setRegUsed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegScavenger::setRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname"><em>LaneMask</em> = <code><a class="el" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tell the scavenger a register is used. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00051">51</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00093">llvm::LiveRegUnits::addRegMasked()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00553">indirectCopyToAGPR()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00092">InsertFPConstInst()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00366">llvm::LoongArchInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00943">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02511">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00161">InsertSPConstInst()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">replaceFrameIndex()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00690">scavengeFrameVirtualRegsInBlock()</a>.</p>

</div>
</div>
<a id="a6009b68a4bb84dfeaad9d3afb28c39e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6009b68a4bb84dfeaad9d3afb28c39e8">&#9670;&nbsp;</a></span>skipTo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegScavenger::skipTo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Move the internal MBB iterator but do not update register states. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8h_source.html#l00124">124</a> of file <a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="RegisterScavenging_8h_source.html">RegisterScavenging.h</a></li>
<li>lib/CodeGen/<a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:44:45 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
