[
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "4bb747bddc74d9017d674bd95dc4473cd9b7b9f3",
    "size": 99,
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/blobs/4bb747bddc74d9017d674bd95dc4473cd9b7b9f3"
  },
  {
    "path": "3D_File",
    "mode": "040000",
    "type": "tree",
    "sha": "864025b4db99ba176e10906226e77fec2906b090",
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/trees/864025b4db99ba176e10906226e77fec2906b090"
  },
  {
    "path": "README.MD",
    "mode": "100644",
    "type": "blob",
    "sha": "65efe8a29a3ead91dc0f96df10096b19d0f9540c",
    "size": 1566,
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/blobs/65efe8a29a3ead91dc0f96df10096b19d0f9540c"
  },
  {
    "path": "datasheet",
    "mode": "040000",
    "type": "tree",
    "sha": "6143e59d310656539890aee5cfbab1d0578d7546",
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/trees/6143e59d310656539890aee5cfbab1d0578d7546"
  },
  {
    "path": "doc",
    "mode": "040000",
    "type": "tree",
    "sha": "fcc40b6263126c1a4af5e83882c283a48c5cffea",
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/trees/fcc40b6263126c1a4af5e83882c283a48c5cffea"
  },
  {
    "path": "examples",
    "mode": "040000",
    "type": "tree",
    "sha": "94ec07331fd8607a35b776c5d5ae2fde09246672",
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/trees/94ec07331fd8607a35b776c5d5ae2fde09246672"
  },
  {
    "path": "image",
    "mode": "040000",
    "type": "tree",
    "sha": "f83a5830b2b912708eb67a9f80af643b71462e63",
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/trees/f83a5830b2b912708eb67a9f80af643b71462e63"
  },
  {
    "path": "platformio.ini",
    "mode": "100644",
    "type": "blob",
    "sha": "966f4b1ead18722652ed4577f5dd7c4a1a065dd8",
    "size": 1286,
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/blobs/966f4b1ead18722652ed4577f5dd7c4a1a065dd8"
  },
  {
    "path": "schematic",
    "mode": "040000",
    "type": "tree",
    "sha": "856bb5e920e2a5a5110e08db1c8f4fcd55234eea",
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/trees/856bb5e920e2a5a5110e08db1c8f4fcd55234eea"
  },
  {
    "path": "update_simxxxx_firmware",
    "mode": "040000",
    "type": "tree",
    "sha": "cb15b43fe4e10e8cc9b499286c47792f3394d053",
    "url": "https://api.github.com/repos/Xinyuan-LilyGO/LilyGo-T-PCIE/git/trees/cb15b43fe4e10e8cc9b499286c47792f3394d053"
  }
]