@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":89:0:89:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":60:0:60:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":51:4:51:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":155:3:155:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"
