0.7
2020.2
Oct 19 2021
02:56:52
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/blk_mem_18x400/sim/blk_mem_18x400.v,1653982151,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v,,blk_mem_18x400,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/blk_mem_64x1000/sim/blk_mem_64x1000.v,1653726316,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/crc_10.v,,blk_mem_64x1000,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mem_64x192/sim/mem_64x192.v,1654522301,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/blk_mem_18x400/sim/blk_mem_18x400.v,,mem_64x192,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac.v,1653717614,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v,,pll_mac,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac_clk_wiz.v,1653717614,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac.v,,pll_mac_clk_wiz,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_MMU.v,1653982447,verilog,,,,tb_MMU,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_cache.v,1654522926,verilog,,,,tb_cache,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_clock_ctl.v,1654503353,verilog,,,,tb_clock_ctl,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_mac_addr.v,1653808790,verilog,,,,tb_mac_addr,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v,1654523207,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/cache.v,,MMU,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/cache.v,1654523657,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_cache.v,,cache,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/crc_10.v,1653741969,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v,,crc_10,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v,1654245240,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_mac_addr.v,,mac_addr,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v,1654503573,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_clock_ctl.v,,clock_ctl,,,../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
