// Seed: 875238739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  wire id_9 = id_8;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output uwire id_6,
    output wire id_7,
    output tri1 id_8,
    output supply0 id_9,
    output supply0 id_10
);
  wire id_12;
  xor (id_7, id_4, id_2, id_3);
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12
  );
endmodule
