Language File-Name                    IP             Library         File-Path                                                                        
Verilog, world_map_ram_sim_netlist.v, world_map_ram, xil_defaultlib, ../../../../project_1.srcs/sources_1/ip/world_map_ram/world_map_ram_sim_netlist.v
Verilog, glbl.v,                      *,             xil_defaultlib, glbl.v                                                                           
