Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0cc2f5adab8040f38f50b0b8e01cae9b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_subtractor_behav xil_defaultlib.sim_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net M is not permitted [C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sim_1/new/sim_subtractor.v:36]
ERROR: [VRFC 10-29] subtractor expects 6 arguments [C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sim_1/new/sim_subtractor.v:36]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port S [C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sim_1/new/sim_subtractor.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
