

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct  7 10:38:26 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_pipeline_ap
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  108186|  108186|  108186|  108186|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  108184|  108184|        30|          5|          1|  21632|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 5, D = 30, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 32 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 2 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([196 x float]* %conv_input_3), !map !7"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([196 x float]* %conv_input_2), !map !15"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([196 x float]* %conv_input_1), !map !21"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([196 x float]* %conv_input_0), !map !27"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out), !map !33"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.07>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten77 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]" [conv/conv_1.cpp:8]   --->   Operation 40 'phi' 'indvar_flatten77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]" [conv/conv_1.cpp:11]   --->   Operation 41 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_11, %Filter1_Loop ]" [conv/conv_1.cpp:35]   --->   Operation 42 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [9/9] (3.20ns)   --->   "%urem_ln26 = urem i5 %c_0, 7" [conv/conv_1.cpp:26]   --->   Operation 43 'urem' 'urem_ln26' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten77, -11136" [conv/conv_1.cpp:8]   --->   Operation 44 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten, 832" [conv/conv_1.cpp:11]   --->   Operation 45 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv/conv_1.cpp:35]   --->   Operation 46 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 1, %select_ln35" [conv/conv_1.cpp:26]   --->   Operation 47 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [9/9] (3.20ns)   --->   "%urem_ln26_3 = urem i5 %add_ln26_3, 7" [conv/conv_1.cpp:26]   --->   Operation 48 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.63ns)   --->   "%add_ln11 = add i11 1, %indvar_flatten" [conv/conv_1.cpp:11]   --->   Operation 49 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 50 [8/9] (3.20ns)   --->   "%urem_ln26 = urem i5 %c_0, 7" [conv/conv_1.cpp:26]   --->   Operation 50 'urem' 'urem_ln26' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.78ns)   --->   "%c = add i5 1, %c_0" [conv/conv_1.cpp:26]   --->   Operation 51 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [9/9] (3.20ns)   --->   "%urem_ln26_1 = urem i5 %c, 7" [conv/conv_1.cpp:26]   --->   Operation 52 'urem' 'urem_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [8/9] (3.20ns)   --->   "%urem_ln26_3 = urem i5 %add_ln26_3, 7" [conv/conv_1.cpp:26]   --->   Operation 53 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 2, %select_ln35" [conv/conv_1.cpp:26]   --->   Operation 54 'add' 'add_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [9/9] (3.20ns)   --->   "%urem_ln26_4 = urem i5 %add_ln26_7, 7" [conv/conv_1.cpp:26]   --->   Operation 55 'urem' 'urem_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 56 [7/9] (3.20ns)   --->   "%urem_ln26 = urem i5 %c_0, 7" [conv/conv_1.cpp:26]   --->   Operation 56 'urem' 'urem_ln26' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [8/9] (3.20ns)   --->   "%urem_ln26_1 = urem i5 %c, 7" [conv/conv_1.cpp:26]   --->   Operation 57 'urem' 'urem_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 2, %c_0" [conv/conv_1.cpp:26]   --->   Operation 58 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [9/9] (3.20ns)   --->   "%urem_ln26_2 = urem i5 %add_ln26_1, 7" [conv/conv_1.cpp:26]   --->   Operation 59 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [7/9] (3.20ns)   --->   "%urem_ln26_3 = urem i5 %add_ln26_3, 7" [conv/conv_1.cpp:26]   --->   Operation 60 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [8/9] (3.20ns)   --->   "%urem_ln26_4 = urem i5 %add_ln26_7, 7" [conv/conv_1.cpp:26]   --->   Operation 61 'urem' 'urem_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 3, %select_ln35" [conv/conv_1.cpp:26]   --->   Operation 62 'add' 'add_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [9/9] (3.20ns)   --->   "%urem_ln26_5 = urem i5 %add_ln26_11, 7" [conv/conv_1.cpp:26]   --->   Operation 63 'urem' 'urem_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 64 [6/9] (3.20ns)   --->   "%urem_ln26 = urem i5 %c_0, 7" [conv/conv_1.cpp:26]   --->   Operation 64 'urem' 'urem_ln26' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [7/9] (3.20ns)   --->   "%urem_ln26_1 = urem i5 %c, 7" [conv/conv_1.cpp:26]   --->   Operation 65 'urem' 'urem_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [8/9] (3.20ns)   --->   "%urem_ln26_2 = urem i5 %add_ln26_1, 7" [conv/conv_1.cpp:26]   --->   Operation 66 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [6/9] (3.20ns)   --->   "%urem_ln26_3 = urem i5 %add_ln26_3, 7" [conv/conv_1.cpp:26]   --->   Operation 67 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [7/9] (3.20ns)   --->   "%urem_ln26_4 = urem i5 %add_ln26_7, 7" [conv/conv_1.cpp:26]   --->   Operation 68 'urem' 'urem_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [8/9] (3.20ns)   --->   "%urem_ln26_5 = urem i5 %add_ln26_11, 7" [conv/conv_1.cpp:26]   --->   Operation 69 'urem' 'urem_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop ]"   --->   Operation 70 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [5/9] (3.20ns)   --->   "%urem_ln26 = urem i5 %c_0, 7" [conv/conv_1.cpp:26]   --->   Operation 71 'urem' 'urem_ln26' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [6/9] (3.20ns)   --->   "%urem_ln26_1 = urem i5 %c, 7" [conv/conv_1.cpp:26]   --->   Operation 72 'urem' 'urem_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [7/9] (3.20ns)   --->   "%urem_ln26_2 = urem i5 %add_ln26_1, 7" [conv/conv_1.cpp:26]   --->   Operation 73 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 1, %indvar_flatten77" [conv/conv_1.cpp:8]   --->   Operation 74 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv/conv_1.cpp:35]   --->   Operation 75 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv/conv_1.cpp:14]   --->   Operation 76 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv/conv_1.cpp:35]   --->   Operation 77 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_10)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv/conv_1.cpp:35]   --->   Operation 78 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_10 = select i1 %or_ln35, i6 0, i6 %f_0" [conv/conv_1.cpp:35]   --->   Operation 79 'select' 'select_ln35_10' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.21ns)   --->   "%select_ln35_11 = select i1 %and_ln35, i5 %add_ln26_3, i5 %select_ln35" [conv/conv_1.cpp:35]   --->   Operation 80 'select' 'select_ln35_11' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [5/9] (3.20ns)   --->   "%urem_ln26_3 = urem i5 %add_ln26_3, 7" [conv/conv_1.cpp:26]   --->   Operation 81 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [6/9] (3.20ns)   --->   "%urem_ln26_4 = urem i5 %add_ln26_7, 7" [conv/conv_1.cpp:26]   --->   Operation 82 'urem' 'urem_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [7/9] (3.20ns)   --->   "%urem_ln26_5 = urem i5 %add_ln26_11, 7" [conv/conv_1.cpp:26]   --->   Operation 83 'urem' 'urem_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11" [conv/conv_1.cpp:11]   --->   Operation 84 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.76>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %c_0 to i12" [conv/conv_1.cpp:26]   --->   Operation 85 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (3.74ns)   --->   "%mul_ln26 = mul i12 37, %zext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 86 'mul' 'mul_ln26' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26, i32 8, i32 11)" [conv/conv_1.cpp:26]   --->   Operation 87 'partselect' 'tmp_1' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i4 %tmp_1 to i5" [conv/conv_1.cpp:26]   --->   Operation 88 'sext' 'sext_ln26' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_7 : Operation 89 [4/9] (3.20ns)   --->   "%urem_ln26 = urem i5 %c_0, 7" [conv/conv_1.cpp:26]   --->   Operation 89 'urem' 'urem_ln26' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [5/9] (3.20ns)   --->   "%urem_ln26_1 = urem i5 %c, 7" [conv/conv_1.cpp:26]   --->   Operation 90 'urem' 'urem_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [6/9] (3.20ns)   --->   "%urem_ln26_2 = urem i5 %add_ln26_1, 7" [conv/conv_1.cpp:26]   --->   Operation 91 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_12)   --->   "%select_ln35_4 = select i1 %icmp_ln11, i5 0, i5 %sext_ln26" [conv/conv_1.cpp:35]   --->   Operation 92 'select' 'select_ln35_4' <Predicate = (!icmp_ln8 & !and_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i5 %add_ln26_3 to i12" [conv/conv_1.cpp:26]   --->   Operation 93 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (3.74ns)   --->   "%mul_ln26_3 = mul i12 37, %zext_ln26_9" [conv/conv_1.cpp:26]   --->   Operation 94 'mul' 'mul_ln26_3' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_12)   --->   "%tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_3, i32 8, i32 11)" [conv/conv_1.cpp:26]   --->   Operation 95 'partselect' 'tmp_19' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_12)   --->   "%sext_ln26_3 = sext i4 %tmp_19 to i5" [conv/conv_1.cpp:26]   --->   Operation 96 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln35_12 = select i1 %and_ln35, i5 %sext_ln26_3, i5 %select_ln35_4" [conv/conv_1.cpp:35]   --->   Operation 97 'select' 'select_ln35_12' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [4/9] (3.20ns)   --->   "%urem_ln26_3 = urem i5 %add_ln26_3, 7" [conv/conv_1.cpp:26]   --->   Operation 98 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [5/9] (3.20ns)   --->   "%urem_ln26_4 = urem i5 %add_ln26_7, 7" [conv/conv_1.cpp:26]   --->   Operation 99 'urem' 'urem_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [6/9] (3.20ns)   --->   "%urem_ln26_5 = urem i5 %add_ln26_11, 7" [conv/conv_1.cpp:26]   --->   Operation 100 'urem' 'urem_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_10 to i64" [conv/conv_1.cpp:26]   --->   Operation 101 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_0_1 = getelementptr [32 x float]* @conv_1_weights_0_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 102 'getelementptr' 'conv_1_weights_0_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 103 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_0_1 = getelementptr [32 x float]* @conv_1_weights_0_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 104 'getelementptr' 'conv_1_weights_0_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 105 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_0_1 = getelementptr [32 x float]* @conv_1_weights_1_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 106 'getelementptr' 'conv_1_weights_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 107 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 107 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_0_1 = getelementptr [32 x float]* @conv_1_weights_1_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 108 'getelementptr' 'conv_1_weights_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 109 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 109 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 8 <SV = 7> <Delay = 4.76>
ST_8 : Operation 110 [3/9] (3.20ns)   --->   "%urem_ln26 = urem i5 %c_0, 7" [conv/conv_1.cpp:26]   --->   Operation 110 'urem' 'urem_ln26' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %c to i12" [conv/conv_1.cpp:26]   --->   Operation 111 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (3.74ns)   --->   "%mul_ln26_1 = mul i12 37, %zext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 112 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_1, i32 8, i32 11)" [conv/conv_1.cpp:26]   --->   Operation 113 'partselect' 'tmp_2' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i4 %tmp_2 to i5" [conv/conv_1.cpp:26]   --->   Operation 114 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_8 : Operation 115 [4/9] (3.20ns)   --->   "%urem_ln26_1 = urem i5 %c, 7" [conv/conv_1.cpp:26]   --->   Operation 115 'urem' 'urem_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [5/9] (3.20ns)   --->   "%urem_ln26_2 = urem i5 %add_ln26_1, 7" [conv/conv_1.cpp:26]   --->   Operation 116 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_14)   --->   "%select_ln35_6 = select i1 %icmp_ln11, i5 0, i5 %sext_ln26_1" [conv/conv_1.cpp:35]   --->   Operation 117 'select' 'select_ln35_6' <Predicate = (!icmp_ln8 & !and_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 118 [3/9] (3.20ns)   --->   "%urem_ln26_3 = urem i5 %add_ln26_3, 7" [conv/conv_1.cpp:26]   --->   Operation 118 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i5 %add_ln26_7 to i12" [conv/conv_1.cpp:26]   --->   Operation 119 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (3.74ns)   --->   "%mul_ln26_4 = mul i12 37, %zext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 120 'mul' 'mul_ln26_4' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_14)   --->   "%tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_4, i32 8, i32 11)" [conv/conv_1.cpp:26]   --->   Operation 121 'partselect' 'tmp_20' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_14)   --->   "%sext_ln26_5 = sext i4 %tmp_20 to i5" [conv/conv_1.cpp:26]   --->   Operation 122 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln35_14 = select i1 %and_ln35, i5 %sext_ln26_5, i5 %select_ln35_6" [conv/conv_1.cpp:35]   --->   Operation 123 'select' 'select_ln35_14' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [4/9] (3.20ns)   --->   "%urem_ln26_4 = urem i5 %add_ln26_7, 7" [conv/conv_1.cpp:26]   --->   Operation 124 'urem' 'urem_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [5/9] (3.20ns)   --->   "%urem_ln26_5 = urem i5 %add_ln26_11, 7" [conv/conv_1.cpp:26]   --->   Operation 125 'urem' 'urem_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 126 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 127 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 127 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 128 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 128 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 129 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 129 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 9 <SV = 8> <Delay = 4.76>
ST_9 : Operation 130 [2/9] (3.20ns)   --->   "%urem_ln26 = urem i5 %c_0, 7" [conv/conv_1.cpp:26]   --->   Operation 130 'urem' 'urem_ln26' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [3/9] (3.20ns)   --->   "%urem_ln26_1 = urem i5 %c, 7" [conv/conv_1.cpp:26]   --->   Operation 131 'urem' 'urem_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i5 %add_ln26_1 to i12" [conv/conv_1.cpp:26]   --->   Operation 132 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (3.74ns)   --->   "%mul_ln26_2 = mul i12 37, %zext_ln26_3" [conv/conv_1.cpp:26]   --->   Operation 133 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_2, i32 8, i32 11)" [conv/conv_1.cpp:26]   --->   Operation 134 'partselect' 'tmp_14' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i4 %tmp_14 to i5" [conv/conv_1.cpp:26]   --->   Operation 135 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_9 : Operation 136 [4/9] (3.20ns)   --->   "%urem_ln26_2 = urem i5 %add_ln26_1, 7" [conv/conv_1.cpp:26]   --->   Operation 136 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_16)   --->   "%select_ln35_8 = select i1 %icmp_ln11, i5 0, i5 %sext_ln26_2" [conv/conv_1.cpp:35]   --->   Operation 137 'select' 'select_ln35_8' <Predicate = (!icmp_ln8 & !and_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 138 [2/9] (3.20ns)   --->   "%urem_ln26_3 = urem i5 %add_ln26_3, 7" [conv/conv_1.cpp:26]   --->   Operation 138 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [3/9] (3.20ns)   --->   "%urem_ln26_4 = urem i5 %add_ln26_7, 7" [conv/conv_1.cpp:26]   --->   Operation 139 'urem' 'urem_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i5 %add_ln26_11 to i12" [conv/conv_1.cpp:26]   --->   Operation 140 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (3.74ns)   --->   "%mul_ln26_5 = mul i12 37, %zext_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 141 'mul' 'mul_ln26_5' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_16)   --->   "%tmp_21 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln26_5, i32 8, i32 11)" [conv/conv_1.cpp:26]   --->   Operation 142 'partselect' 'tmp_21' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_16)   --->   "%sext_ln26_7 = sext i4 %tmp_21 to i5" [conv/conv_1.cpp:26]   --->   Operation 143 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln35_16 = select i1 %and_ln35, i5 %sext_ln26_7, i5 %select_ln35_8" [conv/conv_1.cpp:35]   --->   Operation 144 'select' 'select_ln35_16' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 145 [4/9] (3.20ns)   --->   "%urem_ln26_5 = urem i5 %add_ln26_11, 7" [conv/conv_1.cpp:26]   --->   Operation 145 'urem' 'urem_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.98>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %Filter1_Loop ]" [conv/conv_1.cpp:35]   --->   Operation 146 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (1.78ns)   --->   "%r = add i5 1, %r_0" [conv/conv_1.cpp:26]   --->   Operation 147 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/9] (3.20ns)   --->   "%urem_ln26 = urem i5 %c_0, 7" [conv/conv_1.cpp:26]   --->   Operation 148 'urem' 'urem_ln26' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %urem_ln26 to i3" [conv/conv_1.cpp:26]   --->   Operation 149 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_10 : Operation 150 [2/9] (3.20ns)   --->   "%urem_ln26_1 = urem i5 %c, 7" [conv/conv_1.cpp:26]   --->   Operation 150 'urem' 'urem_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [3/9] (3.20ns)   --->   "%urem_ln26_2 = urem i5 %add_ln26_1, 7" [conv/conv_1.cpp:26]   --->   Operation 151 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv/conv_1.cpp:35]   --->   Operation 152 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_1 to i9" [conv/conv_1.cpp:35]   --->   Operation 153 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln35_1, i3 0)" [conv/conv_1.cpp:26]   --->   Operation 154 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i8 %tmp_16 to i9" [conv/conv_1.cpp:26]   --->   Operation 155 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.91ns)   --->   "%sub_ln26 = sub i9 %zext_ln26_4, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 156 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 2, %r_0" [conv/conv_1.cpp:26]   --->   Operation 157 'add' 'add_ln26' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (1.21ns)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 %add_ln26, i5 %r" [conv/conv_1.cpp:35]   --->   Operation 158 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_2 to i9" [conv/conv_1.cpp:35]   --->   Operation 159 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln35_2, i3 0)" [conv/conv_1.cpp:26]   --->   Operation 160 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i8 %tmp_17 to i9" [conv/conv_1.cpp:26]   --->   Operation 161 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.91ns)   --->   "%sub_ln26_1 = sub i9 %zext_ln26_5, %zext_ln35_2" [conv/conv_1.cpp:26]   --->   Operation 162 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 3, i5 2" [conv/conv_1.cpp:35]   --->   Operation 163 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln35 = add i5 %r_0, %select_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 164 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_13)   --->   "%select_ln35_5 = select i1 %icmp_ln11, i3 0, i3 %trunc_ln26" [conv/conv_1.cpp:35]   --->   Operation 165 'select' 'select_ln35_5' <Predicate = (!icmp_ln8 & !and_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 166 [1/9] (3.20ns)   --->   "%urem_ln26_3 = urem i5 %add_ln26_3, 7" [conv/conv_1.cpp:26]   --->   Operation 166 'urem' 'urem_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_13)   --->   "%trunc_ln35 = trunc i5 %urem_ln26_3 to i3" [conv/conv_1.cpp:35]   --->   Operation 167 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln35_13 = select i1 %and_ln35, i3 %trunc_ln35, i3 %select_ln35_5" [conv/conv_1.cpp:35]   --->   Operation 168 'select' 'select_ln35_13' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i3 %select_ln35_13 to i9" [conv/conv_1.cpp:35]   --->   Operation 169 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (1.82ns)   --->   "%add_ln26_4 = add i9 %sub_ln26, %zext_ln35_5" [conv/conv_1.cpp:26]   --->   Operation 170 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i9 %add_ln26_4 to i64" [conv/conv_1.cpp:26]   --->   Operation 171 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%conv_input_0_addr = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 172 'getelementptr' 'conv_input_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (1.82ns)   --->   "%add_ln26_5 = add i9 %sub_ln26_1, %zext_ln35_5" [conv/conv_1.cpp:26]   --->   Operation 173 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i9 %add_ln26_5 to i64" [conv/conv_1.cpp:26]   --->   Operation 174 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%conv_input_0_addr_1 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 175 'getelementptr' 'conv_input_0_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%conv_input_1_addr = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 176 'getelementptr' 'conv_input_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%conv_input_1_addr_1 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 177 'getelementptr' 'conv_input_1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%conv_input_2_addr = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 178 'getelementptr' 'conv_input_2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%conv_input_2_addr_1 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 179 'getelementptr' 'conv_input_2_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%conv_input_3_addr = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 180 'getelementptr' 'conv_input_3_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%conv_input_3_addr_1 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 181 'getelementptr' 'conv_input_3_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 182 [2/9] (3.20ns)   --->   "%urem_ln26_4 = urem i5 %add_ln26_7, 7" [conv/conv_1.cpp:26]   --->   Operation 182 'urem' 'urem_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [3/9] (3.20ns)   --->   "%urem_ln26_5 = urem i5 %add_ln26_11, 7" [conv/conv_1.cpp:26]   --->   Operation 183 'urem' 'urem_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [2/2] (3.25ns)   --->   "%conv_input_0_load = load float* %conv_input_0_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 184 'load' 'conv_input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 185 [2/2] (3.25ns)   --->   "%conv_input_1_load = load float* %conv_input_1_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 185 'load' 'conv_input_1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 186 [2/2] (3.25ns)   --->   "%conv_input_2_load = load float* %conv_input_2_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 186 'load' 'conv_input_2_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 187 [2/2] (3.25ns)   --->   "%conv_input_3_load = load float* %conv_input_3_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 187 'load' 'conv_input_3_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 188 [2/2] (3.25ns)   --->   "%conv_input_0_load_3 = load float* %conv_input_0_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 188 'load' 'conv_input_0_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 189 [2/2] (3.25ns)   --->   "%conv_input_1_load_3 = load float* %conv_input_1_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 189 'load' 'conv_input_1_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 190 [2/2] (3.25ns)   --->   "%conv_input_2_load_3 = load float* %conv_input_2_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 190 'load' 'conv_input_2_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 191 [2/2] (3.25ns)   --->   "%conv_input_3_load_3 = load float* %conv_input_3_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 191 'load' 'conv_input_3_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 192 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_10" [conv/conv_1.cpp:14]   --->   Operation 192 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 17.5>
ST_11 : Operation 193 [1/9] (3.20ns)   --->   "%urem_ln26_1 = urem i5 %c, 7" [conv/conv_1.cpp:26]   --->   Operation 193 'urem' 'urem_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i5 %urem_ln26_1 to i3" [conv/conv_1.cpp:26]   --->   Operation 194 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_11 : Operation 195 [2/9] (3.20ns)   --->   "%urem_ln26_2 = urem i5 %add_ln26_1, 7" [conv/conv_1.cpp:26]   --->   Operation 195 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_15)   --->   "%select_ln35_7 = select i1 %icmp_ln11, i3 1, i3 %trunc_ln26_1" [conv/conv_1.cpp:35]   --->   Operation 196 'select' 'select_ln35_7' <Predicate = (!icmp_ln8 & !and_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i5 %select_ln35_12 to i32" [conv/conv_1.cpp:35]   --->   Operation 197 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 198 [1/9] (3.20ns)   --->   "%urem_ln26_4 = urem i5 %add_ln26_7, 7" [conv/conv_1.cpp:26]   --->   Operation 198 'urem' 'urem_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_15)   --->   "%trunc_ln35_1 = trunc i5 %urem_ln26_4 to i3" [conv/conv_1.cpp:35]   --->   Operation 199 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln35_15 = select i1 %and_ln35, i3 %trunc_ln35_1, i3 %select_ln35_7" [conv/conv_1.cpp:35]   --->   Operation 200 'select' 'select_ln35_15' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i3 %select_ln35_15 to i9" [conv/conv_1.cpp:35]   --->   Operation 201 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (1.82ns)   --->   "%add_ln26_8 = add i9 %sub_ln26, %zext_ln35_7" [conv/conv_1.cpp:26]   --->   Operation 202 'add' 'add_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i9 %add_ln26_8 to i64" [conv/conv_1.cpp:26]   --->   Operation 203 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%conv_input_0_addr_3 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 204 'getelementptr' 'conv_input_0_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (1.82ns)   --->   "%add_ln26_9 = add i9 %sub_ln26_1, %zext_ln35_7" [conv/conv_1.cpp:26]   --->   Operation 205 'add' 'add_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i9 %add_ln26_9 to i64" [conv/conv_1.cpp:26]   --->   Operation 206 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%conv_input_0_addr_4 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 207 'getelementptr' 'conv_input_0_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%conv_input_1_addr_3 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 208 'getelementptr' 'conv_input_1_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%conv_input_1_addr_4 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 209 'getelementptr' 'conv_input_1_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%conv_input_2_addr_3 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 210 'getelementptr' 'conv_input_2_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%conv_input_2_addr_4 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 211 'getelementptr' 'conv_input_2_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%conv_input_3_addr_3 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 212 'getelementptr' 'conv_input_3_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%conv_input_3_addr_4 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 213 'getelementptr' 'conv_input_3_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 214 [2/9] (3.20ns)   --->   "%urem_ln26_5 = urem i5 %add_ln26_11, 7" [conv/conv_1.cpp:26]   --->   Operation 214 'urem' 'urem_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/2] (3.25ns)   --->   "%conv_input_0_load = load float* %conv_input_0_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 215 'load' 'conv_input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 216 [1/2] (3.25ns)   --->   "%conv_input_1_load = load float* %conv_input_1_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 216 'load' 'conv_input_1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 217 [1/2] (3.25ns)   --->   "%conv_input_2_load = load float* %conv_input_2_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 217 'load' 'conv_input_2_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 218 [1/2] (3.25ns)   --->   "%conv_input_3_load = load float* %conv_input_3_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 218 'load' 'conv_input_3_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 219 [1/1] (1.95ns)   --->   "%tmp = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load, float %conv_input_1_load, float %conv_input_2_load, float %conv_input_3_load, i32 %zext_ln35_4)" [conv/conv_1.cpp:26]   --->   Operation 219 'mux' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %tmp" [conv/conv_1.cpp:26]   --->   Operation 220 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [2/2] (3.25ns)   --->   "%conv_input_0_load_1 = load float* %conv_input_0_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 221 'load' 'conv_input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 222 [2/2] (3.25ns)   --->   "%conv_input_1_load_1 = load float* %conv_input_1_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 222 'load' 'conv_input_1_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 223 [2/2] (3.25ns)   --->   "%conv_input_2_load_1 = load float* %conv_input_2_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 223 'load' 'conv_input_2_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 224 [2/2] (3.25ns)   --->   "%conv_input_3_load_1 = load float* %conv_input_3_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 224 'load' 'conv_input_3_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 225 [1/2] (3.25ns)   --->   "%conv_input_0_load_3 = load float* %conv_input_0_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 225 'load' 'conv_input_0_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 226 [1/2] (3.25ns)   --->   "%conv_input_1_load_3 = load float* %conv_input_1_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 226 'load' 'conv_input_1_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 227 [1/2] (3.25ns)   --->   "%conv_input_2_load_3 = load float* %conv_input_2_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 227 'load' 'conv_input_2_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 228 [1/2] (3.25ns)   --->   "%conv_input_3_load_3 = load float* %conv_input_3_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 228 'load' 'conv_input_3_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 229 [1/1] (1.95ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_3, float %conv_input_1_load_3, float %conv_input_2_load_3, float %conv_input_3_load_3, i32 %zext_ln35_4)" [conv/conv_1.cpp:26]   --->   Operation 229 'mux' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %tmp_6" [conv/conv_1.cpp:26]   --->   Operation 230 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [2/2] (3.25ns)   --->   "%conv_input_0_load_4 = load float* %conv_input_0_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 231 'load' 'conv_input_0_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 232 [2/2] (3.25ns)   --->   "%conv_input_1_load_4 = load float* %conv_input_1_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 232 'load' 'conv_input_1_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 233 [2/2] (3.25ns)   --->   "%conv_input_2_load_4 = load float* %conv_input_2_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 233 'load' 'conv_input_2_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 234 [2/2] (3.25ns)   --->   "%conv_input_3_load_4 = load float* %conv_input_3_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 234 'load' 'conv_input_3_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 12 <SV = 11> <Delay = 34.9>
ST_12 : Operation 235 [1/9] (3.20ns)   --->   "%urem_ln26_2 = urem i5 %add_ln26_1, 7" [conv/conv_1.cpp:26]   --->   Operation 235 'urem' 'urem_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i5 %urem_ln26_2 to i3" [conv/conv_1.cpp:8]   --->   Operation 236 'trunc' 'trunc_ln8' <Predicate = (!icmp_ln11 & !and_ln35)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop" [conv/conv_1.cpp:8]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i5 %add_ln35 to i9" [conv/conv_1.cpp:26]   --->   Operation 238 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln35, i3 0)" [conv/conv_1.cpp:26]   --->   Operation 239 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i8 %tmp_15 to i9" [conv/conv_1.cpp:26]   --->   Operation 240 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (1.91ns)   --->   "%sub_ln26_2 = sub i9 %zext_ln26_7, %zext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 241 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_17)   --->   "%select_ln35_9 = select i1 %icmp_ln11, i3 2, i3 %trunc_ln8" [conv/conv_1.cpp:35]   --->   Operation 242 'select' 'select_ln35_9' <Predicate = (!icmp_ln8 & !and_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (1.82ns)   --->   "%add_ln26_6 = add i9 %sub_ln26_2, %zext_ln35_5" [conv/conv_1.cpp:26]   --->   Operation 243 'add' 'add_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i5 %select_ln35_14 to i32" [conv/conv_1.cpp:35]   --->   Operation 244 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (1.82ns)   --->   "%add_ln26_10 = add i9 %sub_ln26_2, %zext_ln35_7" [conv/conv_1.cpp:26]   --->   Operation 245 'add' 'add_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/9] (3.20ns)   --->   "%urem_ln26_5 = urem i5 %add_ln26_11, 7" [conv/conv_1.cpp:26]   --->   Operation 246 'urem' 'urem_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_17)   --->   "%trunc_ln35_2 = trunc i5 %urem_ln26_5 to i3" [conv/conv_1.cpp:35]   --->   Operation 247 'trunc' 'trunc_ln35_2' <Predicate = (!icmp_ln8 & and_ln35)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln35_17 = select i1 %and_ln35, i3 %trunc_ln35_2, i3 %select_ln35_9" [conv/conv_1.cpp:35]   --->   Operation 248 'select' 'select_ln35_17' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i3 %select_ln35_17 to i9" [conv/conv_1.cpp:35]   --->   Operation 249 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (1.82ns)   --->   "%add_ln26_12 = add i9 %sub_ln26, %zext_ln35_9" [conv/conv_1.cpp:26]   --->   Operation 250 'add' 'add_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i9 %add_ln26_12 to i64" [conv/conv_1.cpp:26]   --->   Operation 251 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%conv_input_0_addr_6 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 252 'getelementptr' 'conv_input_0_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (1.82ns)   --->   "%add_ln26_13 = add i9 %sub_ln26_1, %zext_ln35_9" [conv/conv_1.cpp:26]   --->   Operation 253 'add' 'add_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i9 %add_ln26_13 to i64" [conv/conv_1.cpp:26]   --->   Operation 254 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%conv_input_0_addr_7 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 255 'getelementptr' 'conv_input_0_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (1.82ns)   --->   "%add_ln26_14 = add i9 %sub_ln26_2, %zext_ln35_9" [conv/conv_1.cpp:26]   --->   Operation 256 'add' 'add_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%conv_input_1_addr_6 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 257 'getelementptr' 'conv_input_1_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%conv_input_1_addr_7 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 258 'getelementptr' 'conv_input_1_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%conv_input_2_addr_6 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 259 'getelementptr' 'conv_input_2_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%conv_input_2_addr_7 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 260 'getelementptr' 'conv_input_2_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%conv_input_3_addr_6 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 261 'getelementptr' 'conv_input_3_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%conv_input_3_addr_7 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 262 'getelementptr' 'conv_input_3_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 263 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %tmp" [conv/conv_1.cpp:26]   --->   Operation 263 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv/conv_1.cpp:26]   --->   Operation 264 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/2] (3.25ns)   --->   "%conv_input_0_load_1 = load float* %conv_input_0_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 265 'load' 'conv_input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 266 [1/2] (3.25ns)   --->   "%conv_input_1_load_1 = load float* %conv_input_1_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 266 'load' 'conv_input_1_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 267 [1/2] (3.25ns)   --->   "%conv_input_2_load_1 = load float* %conv_input_2_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 267 'load' 'conv_input_2_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 268 [1/2] (3.25ns)   --->   "%conv_input_3_load_1 = load float* %conv_input_3_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 268 'load' 'conv_input_3_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 269 [1/1] (1.95ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_1, float %conv_input_1_load_1, float %conv_input_2_load_1, float %conv_input_3_load_1, i32 %zext_ln35_6)" [conv/conv_1.cpp:26]   --->   Operation 269 'mux' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %tmp_4" [conv/conv_1.cpp:26]   --->   Operation 270 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_0_1 = getelementptr [32 x float]* @conv_1_weights_0_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 271 'getelementptr' 'conv_1_weights_0_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 272 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 272 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_12 : Operation 273 [2/2] (3.25ns)   --->   "%conv_input_0_load_2 = load float* %conv_input_0_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 273 'load' 'conv_input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 274 [2/2] (3.25ns)   --->   "%conv_input_1_load_2 = load float* %conv_input_1_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 274 'load' 'conv_input_1_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 275 [2/2] (3.25ns)   --->   "%conv_input_2_load_2 = load float* %conv_input_2_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 275 'load' 'conv_input_2_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 276 [2/2] (3.25ns)   --->   "%conv_input_3_load_2 = load float* %conv_input_3_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 276 'load' 'conv_input_3_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 277 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %tmp_6" [conv/conv_1.cpp:26]   --->   Operation 277 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/2] (3.25ns)   --->   "%conv_input_0_load_4 = load float* %conv_input_0_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 278 'load' 'conv_input_0_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 279 [1/2] (3.25ns)   --->   "%conv_input_1_load_4 = load float* %conv_input_1_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 279 'load' 'conv_input_1_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 280 [1/2] (3.25ns)   --->   "%conv_input_2_load_4 = load float* %conv_input_2_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 280 'load' 'conv_input_2_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 281 [1/2] (3.25ns)   --->   "%conv_input_3_load_4 = load float* %conv_input_3_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 281 'load' 'conv_input_3_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 282 [1/1] (1.95ns)   --->   "%tmp_7 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_4, float %conv_input_1_load_4, float %conv_input_2_load_4, float %conv_input_3_load_4, i32 %zext_ln35_6)" [conv/conv_1.cpp:26]   --->   Operation 282 'mux' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %tmp_7" [conv/conv_1.cpp:26]   --->   Operation 283 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_0_1 = getelementptr [32 x float]* @conv_1_weights_1_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 284 'getelementptr' 'conv_1_weights_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 285 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 285 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_12 : Operation 286 [2/2] (3.25ns)   --->   "%conv_input_0_load_5 = load float* %conv_input_0_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 286 'load' 'conv_input_0_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 287 [2/2] (3.25ns)   --->   "%conv_input_1_load_5 = load float* %conv_input_1_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 287 'load' 'conv_input_1_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 288 [2/2] (3.25ns)   --->   "%conv_input_2_load_5 = load float* %conv_input_2_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 288 'load' 'conv_input_2_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 289 [2/2] (3.25ns)   --->   "%conv_input_3_load_5 = load float* %conv_input_3_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 289 'load' 'conv_input_3_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_0_1 = getelementptr [32 x float]* @conv_1_weights_2_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 290 'getelementptr' 'conv_1_weights_2_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 291 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 291 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_0_1 = getelementptr [32 x float]* @conv_1_weights_2_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 292 'getelementptr' 'conv_1_weights_2_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 293 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 293 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_0_1 = getelementptr [32 x float]* @conv_1_weights_2_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 294 'getelementptr' 'conv_1_weights_2_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 295 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 295 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i9 %add_ln26_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 296 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%conv_input_0_addr_2 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 297 'getelementptr' 'conv_input_0_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%conv_input_1_addr_2 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 298 'getelementptr' 'conv_input_1_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%conv_input_2_addr_2 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 299 'getelementptr' 'conv_input_2_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%conv_input_3_addr_2 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 300 'getelementptr' 'conv_input_3_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i9 %add_ln26_10 to i64" [conv/conv_1.cpp:26]   --->   Operation 301 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%conv_input_0_addr_5 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 302 'getelementptr' 'conv_input_0_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%conv_input_1_addr_5 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 303 'getelementptr' 'conv_input_1_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%conv_input_2_addr_5 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 304 'getelementptr' 'conv_input_2_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%conv_input_3_addr_5 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 305 'getelementptr' 'conv_input_3_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i5 %select_ln35_16 to i32" [conv/conv_1.cpp:35]   --->   Operation 306 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 307 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv/conv_1.cpp:26]   --->   Operation 307 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 308 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %tmp_4" [conv/conv_1.cpp:26]   --->   Operation 308 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 309 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 309 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_13 : Operation 310 [1/2] (3.25ns)   --->   "%conv_input_0_load_2 = load float* %conv_input_0_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 310 'load' 'conv_input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 311 [1/2] (3.25ns)   --->   "%conv_input_1_load_2 = load float* %conv_input_1_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 311 'load' 'conv_input_1_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 312 [1/2] (3.25ns)   --->   "%conv_input_2_load_2 = load float* %conv_input_2_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 312 'load' 'conv_input_2_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 313 [1/2] (3.25ns)   --->   "%conv_input_3_load_2 = load float* %conv_input_3_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 313 'load' 'conv_input_3_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 314 [1/1] (1.95ns)   --->   "%tmp_5 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_2, float %conv_input_1_load_2, float %conv_input_2_load_2, float %conv_input_3_load_2, i32 %zext_ln35_8)" [conv/conv_1.cpp:26]   --->   Operation 314 'mux' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %tmp_5" [conv/conv_1.cpp:26]   --->   Operation 315 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %tmp_7" [conv/conv_1.cpp:26]   --->   Operation 316 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 317 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_13 : Operation 318 [1/2] (3.25ns)   --->   "%conv_input_0_load_5 = load float* %conv_input_0_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 318 'load' 'conv_input_0_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 319 [1/2] (3.25ns)   --->   "%conv_input_1_load_5 = load float* %conv_input_1_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 319 'load' 'conv_input_1_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 320 [1/2] (3.25ns)   --->   "%conv_input_2_load_5 = load float* %conv_input_2_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 320 'load' 'conv_input_2_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 321 [1/2] (3.25ns)   --->   "%conv_input_3_load_5 = load float* %conv_input_3_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 321 'load' 'conv_input_3_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 322 [1/1] (1.95ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_5, float %conv_input_1_load_5, float %conv_input_2_load_5, float %conv_input_3_load_5, i32 %zext_ln35_8)" [conv/conv_1.cpp:26]   --->   Operation 322 'mux' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 323 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %tmp_8" [conv/conv_1.cpp:26]   --->   Operation 323 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 324 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_13 : Operation 325 [2/2] (3.25ns)   --->   "%conv_input_0_load_6 = load float* %conv_input_0_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 325 'load' 'conv_input_0_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 326 [2/2] (3.25ns)   --->   "%conv_input_1_load_6 = load float* %conv_input_1_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 326 'load' 'conv_input_1_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 327 [2/2] (3.25ns)   --->   "%conv_input_2_load_6 = load float* %conv_input_2_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 327 'load' 'conv_input_2_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 328 [2/2] (3.25ns)   --->   "%conv_input_3_load_6 = load float* %conv_input_3_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 328 'load' 'conv_input_3_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 329 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 329 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_13 : Operation 330 [2/2] (3.25ns)   --->   "%conv_input_0_load_7 = load float* %conv_input_0_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 330 'load' 'conv_input_0_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 331 [2/2] (3.25ns)   --->   "%conv_input_1_load_7 = load float* %conv_input_1_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 331 'load' 'conv_input_1_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 332 [2/2] (3.25ns)   --->   "%conv_input_2_load_7 = load float* %conv_input_2_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 332 'load' 'conv_input_2_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 333 [2/2] (3.25ns)   --->   "%conv_input_3_load_7 = load float* %conv_input_3_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 333 'load' 'conv_input_3_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 334 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 334 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i9 %add_ln26_14 to i64" [conv/conv_1.cpp:26]   --->   Operation 335 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%conv_input_0_addr_8 = getelementptr [196 x float]* %conv_input_0, i64 0, i64 %zext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 336 'getelementptr' 'conv_input_0_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%conv_input_1_addr_8 = getelementptr [196 x float]* %conv_input_1, i64 0, i64 %zext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 337 'getelementptr' 'conv_input_1_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%conv_input_2_addr_8 = getelementptr [196 x float]* %conv_input_2, i64 0, i64 %zext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 338 'getelementptr' 'conv_input_2_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%conv_input_3_addr_8 = getelementptr [196 x float]* %conv_input_3, i64 0, i64 %zext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 339 'getelementptr' 'conv_input_3_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 340 [2/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 340 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 341 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %tmp_5" [conv/conv_1.cpp:26]   --->   Operation 341 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %tmp_8" [conv/conv_1.cpp:26]   --->   Operation 342 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 343 [1/2] (3.25ns)   --->   "%conv_input_0_load_6 = load float* %conv_input_0_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 343 'load' 'conv_input_0_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 344 [1/2] (3.25ns)   --->   "%conv_input_1_load_6 = load float* %conv_input_1_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 344 'load' 'conv_input_1_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 345 [1/2] (3.25ns)   --->   "%conv_input_2_load_6 = load float* %conv_input_2_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 345 'load' 'conv_input_2_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 346 [1/2] (3.25ns)   --->   "%conv_input_3_load_6 = load float* %conv_input_3_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 346 'load' 'conv_input_3_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 347 [1/1] (1.95ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_6, float %conv_input_1_load_6, float %conv_input_2_load_6, float %conv_input_3_load_6, i32 %zext_ln35_4)" [conv/conv_1.cpp:26]   --->   Operation 347 'mux' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %tmp_9" [conv/conv_1.cpp:26]   --->   Operation 348 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [1/2] (3.25ns)   --->   "%conv_input_0_load_7 = load float* %conv_input_0_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 349 'load' 'conv_input_0_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 350 [1/2] (3.25ns)   --->   "%conv_input_1_load_7 = load float* %conv_input_1_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 350 'load' 'conv_input_1_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 351 [1/2] (3.25ns)   --->   "%conv_input_2_load_7 = load float* %conv_input_2_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 351 'load' 'conv_input_2_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 352 [1/2] (3.25ns)   --->   "%conv_input_3_load_7 = load float* %conv_input_3_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 352 'load' 'conv_input_3_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 353 [1/1] (1.95ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_7, float %conv_input_1_load_7, float %conv_input_2_load_7, float %conv_input_3_load_7, i32 %zext_ln35_6)" [conv/conv_1.cpp:26]   --->   Operation 353 'mux' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %tmp_10" [conv/conv_1.cpp:26]   --->   Operation 354 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [2/2] (3.25ns)   --->   "%conv_input_0_load_8 = load float* %conv_input_0_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 355 'load' 'conv_input_0_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 356 [2/2] (3.25ns)   --->   "%conv_input_1_load_8 = load float* %conv_input_1_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 356 'load' 'conv_input_1_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 357 [2/2] (3.25ns)   --->   "%conv_input_2_load_8 = load float* %conv_input_2_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 357 'load' 'conv_input_2_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 358 [2/2] (3.25ns)   --->   "%conv_input_3_load_8 = load float* %conv_input_3_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 358 'load' 'conv_input_3_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 359 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 359 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %tmp_9" [conv/conv_1.cpp:26]   --->   Operation 360 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 361 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %tmp_10" [conv/conv_1.cpp:26]   --->   Operation 361 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [1/2] (3.25ns)   --->   "%conv_input_0_load_8 = load float* %conv_input_0_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 362 'load' 'conv_input_0_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 363 [1/2] (3.25ns)   --->   "%conv_input_1_load_8 = load float* %conv_input_1_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 363 'load' 'conv_input_1_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 364 [1/2] (3.25ns)   --->   "%conv_input_2_load_8 = load float* %conv_input_2_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 364 'load' 'conv_input_2_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 365 [1/2] (3.25ns)   --->   "%conv_input_3_load_8 = load float* %conv_input_3_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 365 'load' 'conv_input_3_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 366 [1/1] (1.95ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %conv_input_0_load_8, float %conv_input_1_load_8, float %conv_input_2_load_8, float %conv_input_3_load_8, i32 %zext_ln35_8)" [conv/conv_1.cpp:26]   --->   Operation 366 'mux' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 367 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %tmp_11" [conv/conv_1.cpp:26]   --->   Operation 367 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 368 [2/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 368 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %tmp_11" [conv/conv_1.cpp:26]   --->   Operation 369 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 370 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 370 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 371 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 371 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 372 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 372 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 373 [2/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 373 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 374 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 374 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 22.5>
ST_22 : Operation 375 [2/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 375 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 376 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 376 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 22.5>
ST_24 : Operation 377 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 377 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 22.5>
ST_25 : Operation 378 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 378 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 22.5>
ST_26 : Operation 379 [2/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 379 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 22.5>
ST_27 : Operation 380 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 380 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:31]   --->   Operation 381 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 382 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 382 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 28 <SV = 27> <Delay = 22.5>
ST_28 : Operation 383 [2/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 383 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 384 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 384 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 29 <SV = 28> <Delay = 22.5>
ST_29 : Operation 385 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 385 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 22.5>
ST_30 : Operation 386 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 386 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 33.5>
ST_31 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 387 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 388 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632)"   --->   Operation 388 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv/conv_1.cpp:35]   --->   Operation 389 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 390 [1/1] (3.36ns) (grouped into DSP with root node add_ln35_1)   --->   "%mul_ln35 = mul i10 26, %zext_ln35" [conv/conv_1.cpp:35]   --->   Operation 390 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 391 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %select_ln35_11 to i10" [conv/conv_1.cpp:35]   --->   Operation 392 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 393 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35_1 = add i10 %mul_ln35, %zext_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 393 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_18 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35_1, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 394 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i15 %tmp_18 to i16" [conv/conv_1.cpp:26]   --->   Operation 395 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:15]   --->   Operation 396 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:15]   --->   Operation 397 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:16]   --->   Operation 398 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i6 %select_ln35_10 to i16" [conv/conv_1.cpp:35]   --->   Operation 399 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 400 [1/1] (1.94ns)   --->   "%add_ln35_2 = add i16 %zext_ln26_8, %zext_ln35_10" [conv/conv_1.cpp:35]   --->   Operation 400 'add' 'add_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i16 %add_ln35_2 to i64" [conv/conv_1.cpp:35]   --->   Operation 401 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 402 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [conv/conv_1.cpp:35]   --->   Operation 402 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 403 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 403 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv_1.cpp:34]   --->   Operation 404 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 405 'partselect' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 406 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 407 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_12, -1" [conv/conv_1.cpp:34]   --->   Operation 407 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 408 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 408 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 409 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 410 [1/1] (6.78ns)   --->   "%tmp_13 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 410 'fcmp' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_13" [conv/conv_1.cpp:34]   --->   Operation 411 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 412 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 412 'select' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 413 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 413 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_31 : Operation 414 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv/conv_1.cpp:39]   --->   Operation 414 'specregionend' 'empty_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 415 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 415 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 32 <SV = 12> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 416 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten77', conv/conv_1.cpp:8) with incoming values : ('add_ln8', conv/conv_1.cpp:8) [24]  (1.77 ns)

 <State 2>: 8.08ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', conv/conv_1.cpp:11) with incoming values : ('select_ln11', conv/conv_1.cpp:11) [26]  (0 ns)
	'icmp' operation ('icmp_ln11', conv/conv_1.cpp:11) [56]  (1.88 ns)
	'select' operation ('select_ln35', conv/conv_1.cpp:35) [57]  (1.22 ns)
	'add' operation ('add_ln26_3', conv/conv_1.cpp:26) [86]  (1.78 ns)
	'urem' operation ('urem_ln26_3', conv/conv_1.cpp:26) [101]  (3.2 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'add' operation ('c', conv/conv_1.cpp:26) [36]  (1.78 ns)
	'urem' operation ('urem_ln26_1', conv/conv_1.cpp:26) [41]  (3.2 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln26_1', conv/conv_1.cpp:26) [43]  (1.78 ns)
	'urem' operation ('urem_ln26_2', conv/conv_1.cpp:26) [48]  (3.2 ns)

 <State 5>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln26', conv/conv_1.cpp:26) [34]  (3.2 ns)

 <State 6>: 3.62ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', conv/conv_1.cpp:14) [28]  (0 ns)
	'icmp' operation ('icmp_ln14', conv/conv_1.cpp:14) [84]  (1.43 ns)
	'and' operation ('and_ln35', conv/conv_1.cpp:35) [85]  (0.978 ns)
	'select' operation ('select_ln35_11', conv/conv_1.cpp:35) [90]  (1.22 ns)

 <State 7>: 4.76ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', conv/conv_1.cpp:26) [31]  (3.74 ns)
	'select' operation ('select_ln35_4', conv/conv_1.cpp:35) [77]  (0 ns)
	'select' operation ('select_ln35_12', conv/conv_1.cpp:35) [99]  (1.02 ns)

 <State 8>: 4.76ns
The critical path consists of the following:
	'mul' operation ('mul_ln26_1', conv/conv_1.cpp:26) [38]  (3.74 ns)
	'select' operation ('select_ln35_6', conv/conv_1.cpp:35) [79]  (0 ns)
	'select' operation ('select_ln35_14', conv/conv_1.cpp:35) [128]  (1.02 ns)

 <State 9>: 4.76ns
The critical path consists of the following:
	'mul' operation ('mul_ln26_2', conv/conv_1.cpp:26) [45]  (3.74 ns)
	'select' operation ('select_ln35_8', conv/conv_1.cpp:35) [81]  (0 ns)
	'select' operation ('select_ln35_16', conv/conv_1.cpp:35) [157]  (1.02 ns)

 <State 10>: 9.99ns
The critical path consists of the following:
	'phi' operation ('r_0', conv/conv_1.cpp:35) with incoming values : ('select_ln35_1', conv/conv_1.cpp:35) [25]  (0 ns)
	'add' operation ('r', conv/conv_1.cpp:26) [29]  (1.78 ns)
	'select' operation ('select_ln35_1', conv/conv_1.cpp:35) [58]  (1.22 ns)
	'sub' operation ('sub_ln26', conv/conv_1.cpp:26) [63]  (1.92 ns)
	'add' operation ('add_ln26_4', conv/conv_1.cpp:26) [105]  (1.82 ns)
	'getelementptr' operation ('conv_input_0_addr', conv/conv_1.cpp:26) [107]  (0 ns)
	'load' operation ('conv_input_0_load', conv/conv_1.cpp:26) on array 'conv_input_0' [191]  (3.25 ns)

 <State 11>: 17.6ns
The critical path consists of the following:
	'load' operation ('conv_input_0_load', conv/conv_1.cpp:26) on array 'conv_input_0' [191]  (3.25 ns)
	'mux' operation ('tmp', conv/conv_1.cpp:26) [195]  (1.96 ns)
	'fmul' operation ('tmp_s', conv/conv_1.cpp:26) [196]  (12.4 ns)

 <State 12>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv/conv_1.cpp:26) [196]  (12.4 ns)
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:26) [197]  (22.6 ns)

 <State 13>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:26) [197]  (22.6 ns)

 <State 14>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv/conv_1.cpp:26) [206]  (22.6 ns)

 <State 15>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv/conv_1.cpp:26) [206]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv/conv_1.cpp:26) [215]  (22.6 ns)

 <State 17>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv/conv_1.cpp:26) [215]  (22.6 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [224]  (22.6 ns)

 <State 19>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [224]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv_1.cpp:26) [233]  (22.6 ns)

 <State 21>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv_1.cpp:26) [233]  (22.6 ns)

 <State 22>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv_1.cpp:26) [242]  (22.6 ns)

 <State 23>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv_1.cpp:26) [242]  (22.6 ns)

 <State 24>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [251]  (22.6 ns)

 <State 25>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [251]  (22.6 ns)

 <State 26>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv_1.cpp:26) [260]  (22.6 ns)

 <State 27>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv_1.cpp:26) [260]  (22.6 ns)

 <State 28>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv_1.cpp:26) [269]  (22.6 ns)

 <State 29>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv_1.cpp:26) [269]  (22.6 ns)

 <State 30>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv_1.cpp:31) [272]  (22.6 ns)

 <State 31>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv_1.cpp:31) [272]  (22.6 ns)
	'fcmp' operation ('tmp_13', conv/conv_1.cpp:34) [279]  (6.79 ns)
	'and' operation ('and_ln34', conv/conv_1.cpp:34) [280]  (0 ns)
	'select' operation ('w_sum', conv/conv_1.cpp:34) [281]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'w_sum', conv/conv_1.cpp:34 on array 'conv_out' [282]  (3.25 ns)

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
