Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Aug 24 19:02:46 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser1/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 532 register/latch pins with no clock driven by root clock pin: new_param_deser1/on_in_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser2/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 532 register/latch pins with no clock driven by root clock pin: new_param_deser2/on_in_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4605 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.180        0.000                      0                 2643       -0.178       -0.673                      9                 2643       -0.350       -0.350                       1                  1667  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                             0.471        0.000                      0                 2263        0.094        0.000                      0                 2263        3.000        0.000                       0                  1518  
  MMCME2_BASE_inst_n_2          0.207        0.000                      0                   32        0.703        0.000                      0                   32        2.150        0.000                       0                    51  
  MMCME2_BASE_inst_n_2_1        0.180        0.000                      0                   32        0.319        0.000                      0                   32        2.150        0.000                       0                    51  
  clkDLYi                                                                                                                                                                   3.400        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.400        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.751        0.000                       0                     2  
  clk_div_int                   6.035        0.000                      0                   13        0.181        0.000                      0                   13        4.600        0.000                       0                    15  
  clk_int                                                                                                                                                                  -0.350       -0.350                       1                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           2.377        0.000                      0                  131        1.159        0.000                      0                  131  
clk                     MMCME2_BASE_inst_n_2          0.293        0.000                      0                   32       -0.178       -0.673                      9                   32  
clk                     MMCME2_BASE_inst_n_2_1        0.187        0.000                      0                   32        0.074        0.000                      0                   32  
clk                     clk_div_int                   3.448        0.000                      0                   13        0.081        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.737        0.000                      0                   98        1.561        0.000                      0                   98  
**async_default**  clk                clkENC_int               2.550        0.000                      0                    1        0.458        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 6.763ns (74.683%)  route 2.293ns (25.317%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  LBO/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.702    LBO/PD/yNew1__0_i_4_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.762 r  LBO/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.762    LBO/PD/yNew1__0_i_3_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.904 r  LBO/PD/yNew1__0_i_2/O[0]
                         net (fo=3, routed)           0.674    13.578    LBO/PD/yNew0[14]
    DSP48_X1Y35          DSP48E1                                      r  LBO/PD/yNew1__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.598    14.272    LBO/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  LBO/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.566    
                         clock uncertainty           -0.035    14.531    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.481    14.050    LBO/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 6.841ns (75.731%)  route 2.192ns (24.269%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  LBO/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.702    LBO/PD/yNew1__0_i_4_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.762 r  LBO/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.762    LBO/PD/yNew1__0_i_3_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.982 r  LBO/PD/yNew1__0_i_2/O[1]
                         net (fo=3, routed)           0.573    13.556    LBO/PD/yNew0[15]
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.600    14.274    LBO/PD/clk_in
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/CLK
                         clock pessimism              0.288    14.562    
                         clock uncertainty           -0.035    14.527    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    14.044    LBO/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 6.816ns (75.596%)  route 2.200ns (24.404%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  LBO/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.702    LBO/PD/yNew1__0_i_4_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.762 r  LBO/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.762    LBO/PD/yNew1__0_i_3_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.822 r  LBO/PD/yNew1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.822    LBO/PD/yNew1__0_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.957 r  LBO/PD/yNew1__0_i_1/O[0]
                         net (fo=2, routed)           0.581    13.539    LBO/PD/B[17]
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.600    14.274    LBO/PD/clk_in
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/CLK
                         clock pessimism              0.288    14.562    
                         clock uncertainty           -0.035    14.527    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.481    14.046    LBO/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 6.841ns (75.922%)  route 2.170ns (24.078%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  LBO/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.702    LBO/PD/yNew1__0_i_4_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.762 r  LBO/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.762    LBO/PD/yNew1__0_i_3_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.982 r  LBO/PD/yNew1__0_i_2/O[1]
                         net (fo=3, routed)           0.551    13.533    LBO/PD/yNew0[15]
    DSP48_X1Y35          DSP48E1                                      r  LBO/PD/yNew1__2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.598    14.272    LBO/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  LBO/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.566    
                         clock uncertainty           -0.035    14.531    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    14.048    LBO/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 6.763ns (75.204%)  route 2.230ns (24.796%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  LBO/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.702    LBO/PD/yNew1__0_i_4_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.762 r  LBO/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.762    LBO/PD/yNew1__0_i_3_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.904 r  LBO/PD/yNew1__0_i_2/O[0]
                         net (fo=3, routed)           0.611    13.515    LBO/PD/yNew0[14]
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.600    14.274    LBO/PD/clk_in
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/CLK
                         clock pessimism              0.288    14.562    
                         clock uncertainty           -0.035    14.527    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.481    14.046    LBO/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 6.758ns (75.158%)  route 2.234ns (24.842%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  LBO/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.702    LBO/PD/yNew1__0_i_4_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.762 r  LBO/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.762    LBO/PD/yNew1__0_i_3_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    12.899 r  LBO/PD/yNew1__0_i_2/O[2]
                         net (fo=2, routed)           0.615    13.514    LBO/PD/B[15]
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.600    14.274    LBO/PD/clk_in
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/CLK
                         clock pessimism              0.288    14.562    
                         clock uncertainty           -0.035    14.527    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.480    14.047    LBO/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                         -13.514    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 6.781ns (75.611%)  route 2.187ns (24.389%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  LBO/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.702    LBO/PD/yNew1__0_i_4_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.922 r  LBO/PD/yNew1__0_i_3/O[1]
                         net (fo=3, routed)           0.568    13.491    LBO/PD/yNew0[11]
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.600    14.274    LBO/PD/clk_in
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/CLK
                         clock pessimism              0.288    14.562    
                         clock uncertainty           -0.035    14.527    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.483    14.044    LBO/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 6.706ns (74.791%)  route 2.260ns (25.209%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  LBO/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.702    LBO/PD/yNew1__0_i_4_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.145    12.847 r  LBO/PD/yNew1__0_i_3/O[2]
                         net (fo=3, routed)           0.642    13.489    LBO/PD/yNew0[12]
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.600    14.274    LBO/PD/clk_in
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/CLK
                         clock pessimism              0.288    14.562    
                         clock uncertainty           -0.035    14.527    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.480    14.047    LBO/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__2/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 6.758ns (75.546%)  route 2.188ns (24.454%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  LBO/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.702    LBO/PD/yNew1__0_i_4_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.762 r  LBO/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.762    LBO/PD/yNew1__0_i_3_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    12.899 r  LBO/PD/yNew1__0_i_2/O[2]
                         net (fo=2, routed)           0.569    13.468    LBO/PD/B[15]
    DSP48_X1Y35          DSP48E1                                      r  LBO/PD/yNew1__2/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.598    14.272    LBO/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  LBO/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.566    
                         clock uncertainty           -0.035    14.531    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.480    14.051    LBO/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO/PD/yNew1__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 6.646ns (74.438%)  route 2.282ns (25.562%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.645     4.523    clk_in
    SLICE_X20Y88         FDRE                                         r  a1_1_PD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDRE (Prop_fdre_C_Q)         0.282     4.805 r  a1_1_PD_reg[16]/Q
                         net (fo=1, routed)           0.432     5.236    LBO/PD/Q[16]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.521     8.757 r  LBO/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.757    LBO/PD/yNew1__1_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.043 r  LBO/PD/yNew1__2/P[0]
                         net (fo=2, routed)           0.717    10.761    LBO/PD/p_1_in[17]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.053    10.814 r  LBO/PD/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.814    LBO/PD/yNew1_i_75_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.138 r  LBO/PD/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.138    LBO/PD/yNew1_i_59_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.351 r  LBO/PD/yNew1_i_49/O[1]
                         net (fo=2, routed)           0.470    11.820    LBO/PD/yNew1__3[21]
    SLICE_X14Y83         LUT2 (Prop_lut2_I0_O)        0.152    11.972 r  LBO/PD/yNew1_i_52/O
                         net (fo=1, routed)           0.000    11.972    LBO/PD/yNew1_i_52_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.282 r  LBO/PD/yNew1_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.282    LBO/PD/yNew1_i_26_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.342 r  LBO/PD/yNew1_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.342    LBO/PD/yNew1_i_5_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.402 r  LBO/PD/yNew1_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.402    LBO/PD/yNew1_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.462 r  LBO/PD/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.462    LBO/PD/yNew1_i_3_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.522 r  LBO/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.522    LBO/PD/yNew1_i_2_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  LBO/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.582    LBO/PD/yNew1_i_1_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  LBO/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.642    LBO/PD/yNew1__0_i_5_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.145    12.787 r  LBO/PD/yNew1__0_i_4/O[2]
                         net (fo=3, routed)           0.663    13.451    LBO/PD/yNew0[8]
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.600    14.274    LBO/PD/clk_in
    DSP48_X0Y35          DSP48E1                                      r  LBO/PD/yNew1__0/CLK
                         clock pessimism              0.288    14.562    
                         clock uncertainty           -0.035    14.527    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.480    14.047    LBO/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                         -13.451    
  -------------------------------------------------------------------
                         slack                                  0.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.249ns (76.507%)  route 0.076ns (23.493%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X6Y99          FDRE                                         r  relockSweep1/next_val_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     1.884 r  relockSweep1/next_val_f_reg[15]/Q
                         net (fo=4, routed)           0.076     1.960    relockSweep1/next_val_f[15]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     2.050 r  relockSweep1/next_val_f_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.051    relockSweep1/next_val_f_reg[15]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.092 r  relockSweep1/next_val_f_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.092    relockSweep1/next_val_f0_in[16]
    SLICE_X6Y100         FDRE                                         r  relockSweep1/next_val_f_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X6Y100         FDRE                                         r  relockSweep1/next_val_f_reg[16]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.092     1.997    relockSweep1/next_val_f_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.253ns (69.733%)  route 0.110ns (30.267%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.544     1.645    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X51Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.100     1.745 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.854    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X51Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.966 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.967    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.008 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.008    new_param_deser1/deser_clk_origin/data0[21]
    SLICE_X51Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.734     1.983    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X51Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/C
                         clock pessimism             -0.147     1.835    
    SLICE_X51Y150        FDRE (Hold_fdre_C_D)         0.071     1.906    new_param_deser1/deser_clk_origin/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.261ns (77.343%)  route 0.076ns (22.657%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X6Y99          FDRE                                         r  relockSweep1/next_val_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     1.884 r  relockSweep1/next_val_f_reg[15]/Q
                         net (fo=4, routed)           0.076     1.960    relockSweep1/next_val_f[15]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     2.050 r  relockSweep1/next_val_f_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.051    relockSweep1/next_val_f_reg[15]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.104 r  relockSweep1/next_val_f_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.104    relockSweep1/next_val_f0_in[18]
    SLICE_X6Y100         FDRE                                         r  relockSweep1/next_val_f_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X6Y100         FDRE                                         r  relockSweep1/next_val_f_reg[18]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.092     1.997    relockSweep1/next_val_f_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.264ns (70.624%)  route 0.110ns (29.376%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.544     1.645    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X51Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.100     1.745 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.854    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X51Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.966 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.967    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.019 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.019    new_param_deser1/deser_clk_origin/data0[23]
    SLICE_X51Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.734     1.983    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X51Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/C
                         clock pessimism             -0.147     1.835    
    SLICE_X51Y150        FDRE (Hold_fdre_C_D)         0.071     1.906    new_param_deser1/deser_clk_origin/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.268ns (77.803%)  route 0.076ns (22.197%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X6Y99          FDRE                                         r  relockSweep1/next_val_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     1.884 r  relockSweep1/next_val_f_reg[15]/Q
                         net (fo=4, routed)           0.076     1.960    relockSweep1/next_val_f[15]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     2.050 r  relockSweep1/next_val_f_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.051    relockSweep1/next_val_f_reg[15]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.111 r  relockSweep1/next_val_f_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.111    relockSweep1/next_val_f0_in[17]
    SLICE_X6Y100         FDRE                                         r  relockSweep1/next_val_f_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X6Y100         FDRE                                         r  relockSweep1/next_val_f_reg[17]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.092     1.997    relockSweep1/next_val_f_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DAC0/FSM_onehot_state_f_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.463%)  route 0.087ns (40.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.664     1.765    DAC0/clk_in
    SLICE_X3Y92          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  DAC0/FSM_onehot_state_f_reg[13]/Q
                         net (fo=4, routed)           0.087     1.952    DAC0/FSM_onehot_state_f_reg_n_0_[13]
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.028     1.980 r  DAC0/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     1.980    DAC0/spi_trigger_i_1__0_n_0
    SLICE_X2Y92          FDCE                                         r  DAC0/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/clk_in
    SLICE_X2Y92          FDCE                                         r  DAC0/spi_trigger_reg/C
                         clock pessimism             -0.356     1.776    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.087     1.863    DAC0/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.275ns (78.245%)  route 0.076ns (21.755%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X6Y99          FDRE                                         r  relockSweep1/next_val_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     1.884 r  relockSweep1/next_val_f_reg[15]/Q
                         net (fo=4, routed)           0.076     1.960    relockSweep1/next_val_f[15]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     2.050 r  relockSweep1/next_val_f_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.051    relockSweep1/next_val_f_reg[15]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.118 r  relockSweep1/next_val_f_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.118    relockSweep1/next_val_f0_in[19]
    SLICE_X6Y100         FDRE                                         r  relockSweep1/next_val_f_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X6Y100         FDRE                                         r  relockSweep1/next_val_f_reg[19]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.092     1.997    relockSweep1/next_val_f_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.272ns (71.239%)  route 0.110ns (28.761%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.544     1.645    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X51Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.100     1.745 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.854    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X51Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.966 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.967    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.027 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.027    new_param_deser1/deser_clk_origin/data0[22]
    SLICE_X51Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.734     1.983    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X51Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/C
                         clock pessimism             -0.147     1.835    
    SLICE_X51Y150        FDRE (Hold_fdre_C_D)         0.071     1.906    new_param_deser1/deser_clk_origin/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.276ns (78.307%)  route 0.076ns (21.693%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X6Y99          FDRE                                         r  relockSweep1/next_val_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     1.884 r  relockSweep1/next_val_f_reg[15]/Q
                         net (fo=4, routed)           0.076     1.960    relockSweep1/next_val_f[15]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     2.050 r  relockSweep1/next_val_f_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.051    relockSweep1/next_val_f_reg[15]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.078 r  relockSweep1/next_val_f_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    relockSweep1/next_val_f_reg[19]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.119 r  relockSweep1/next_val_f_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.119    relockSweep1/next_val_f0_in[20]
    SLICE_X6Y101         FDRE                                         r  relockSweep1/next_val_f_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X6Y101         FDRE                                         r  relockSweep1/next_val_f_reg[20]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.092     1.997    relockSweep1/next_val_f_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.277ns (71.611%)  route 0.110ns (28.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.544     1.645    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X51Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.100     1.745 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.854    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X51Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.966 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.967    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X51Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.032 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.032    new_param_deser1/deser_clk_origin/data0[24]
    SLICE_X51Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.734     1.983    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X51Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[24]/C
                         clock pessimism             -0.147     1.835    
    SLICE_X51Y150        FDRE (Hold_fdre_C_D)         0.071     1.906    new_param_deser1/deser_clk_origin/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X5Y39      ADC/ADC11_out_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X0Y106     ADC/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X2Y106     ADC/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X3Y106     ADC/FSM_onehot_state_f_reg[8]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X16Y77     LBO/PD/b1x0_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X16Y77     LBO/PD/b1x0_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X0Y106     ADC/FSM_onehot_state_f_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X2Y106     ADC/FSM_onehot_state_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X3Y106     ADC/FSM_onehot_state_f_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X16Y77     LBO/PD/b1x0_reg[10]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y79      ADC/ADC00_out_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y79      ADC/ADC00_out_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y79      ADC/ADC00_out_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y79      ADC/ADC00_out_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.269ns (6.883%)  route 3.639ns (93.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.990ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.704     7.990    DAC0/clkD
    SLICE_X0Y87          FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.259 r  DAC0/data_in_reg[32]/Q
                         net (fo=1, routed)           3.639    11.898    DAC0/data_in[32]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.426    12.746    
                         clock uncertainty           -0.072    12.674    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D2)      -0.569    12.105    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.269ns (7.029%)  route 3.558ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.309ns = ( 12.309 - 5.000 ) 
    Source Clock Delay      (SCD):    7.988ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.702     7.988    DAC0/clkD
    SLICE_X0Y84          FDRE                                         r  DAC0/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.269     8.257 r  DAC0/data_in_reg[31]/Q
                         net (fo=1, routed)           3.558    11.815    DAC0/data_in[31]
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.450    12.309    DAC0/clkD
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism              0.426    12.736    
                         clock uncertainty           -0.072    12.664    
    OLOGIC_X0Y176        ODDR (Setup_oddr_C_D2)      -0.569    12.095    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.269ns (7.027%)  route 3.559ns (92.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 12.311 - 5.000 ) 
    Source Clock Delay      (SCD):    7.989ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.703     7.989    DAC0/clkD
    SLICE_X0Y85          FDRE                                         r  DAC0/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.269     8.258 r  DAC0/data_in_reg[28]/Q
                         net (fo=1, routed)           3.559    11.816    DAC0/data_in[28]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.452    12.311    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism              0.426    12.738    
                         clock uncertainty           -0.072    12.666    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D2)      -0.569    12.097    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.269ns (7.226%)  route 3.454ns (92.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.318ns = ( 12.318 - 5.000 ) 
    Source Clock Delay      (SCD):    7.988ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.702     7.988    DAC0/clkD
    SLICE_X0Y84          FDRE                                         r  DAC0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.269     8.257 r  DAC0/data_in_reg[30]/Q
                         net (fo=1, routed)           3.454    11.710    DAC0/data_in[30]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.459    12.318    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism              0.426    12.745    
                         clock uncertainty           -0.072    12.673    
    OLOGIC_X0Y186        ODDR (Setup_oddr_C_D2)      -0.569    12.104    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.269ns (7.272%)  route 3.430ns (92.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.989ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.703     7.989    DAC0/clkD
    SLICE_X0Y85          FDRE                                         r  DAC0/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.269     8.258 r  DAC0/data_in_reg[27]/Q
                         net (fo=1, routed)           3.430    11.687    DAC0/data_in[27]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.458    12.317    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D2)      -0.569    12.103    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.269ns (7.288%)  route 3.422ns (92.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.990ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.704     7.990    DAC0/clkD
    SLICE_X0Y87          FDRE                                         r  DAC0/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     8.259 r  DAC0/data_in_reg[33]/Q
                         net (fo=1, routed)           3.422    11.681    DAC0/data_in[33]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.426    12.746    
                         clock uncertainty           -0.072    12.674    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D2)      -0.569    12.105    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.269ns (7.459%)  route 3.337ns (92.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.309ns = ( 12.309 - 5.000 ) 
    Source Clock Delay      (SCD):    7.989ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.703     7.989    DAC0/clkD
    SLICE_X1Y85          FDRE                                         r  DAC0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     8.258 r  DAC0/data_in_reg[23]/Q
                         net (fo=1, routed)           3.337    11.595    DAC0/data_in[23]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.450    12.309    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism              0.426    12.736    
                         clock uncertainty           -0.072    12.664    
    OLOGIC_X0Y174        ODDR (Setup_oddr_C_D2)      -0.569    12.095    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.269ns (7.808%)  route 3.176ns (92.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 12.311 - 5.000 ) 
    Source Clock Delay      (SCD):    7.989ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.703     7.989    DAC0/clkD
    SLICE_X1Y85          FDRE                                         r  DAC0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.269     8.258 r  DAC0/data_in_reg[22]/Q
                         net (fo=1, routed)           3.176    11.434    DAC0/data_in[22]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.452    12.311    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism              0.426    12.738    
                         clock uncertainty           -0.072    12.666    
    OLOGIC_X0Y172        ODDR (Setup_oddr_C_D2)      -0.569    12.097    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.269ns (7.892%)  route 3.139ns (92.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.989ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.703     7.989    DAC0/clkD
    SLICE_X0Y85          FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.269     8.258 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           3.139    11.397    DAC0/data_in[29]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.453    12.312    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.426    12.739    
                         clock uncertainty           -0.072    12.667    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D2)      -0.569    12.098    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.269ns (7.852%)  route 3.157ns (92.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.796ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.510     7.796    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.269     8.065 r  DAC0/data_in_reg[15]/Q
                         net (fo=1, routed)           3.157    11.221    DAC0/data_in[15]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.426    12.746    
                         clock uncertainty           -0.072    12.674    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.576    12.098    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  0.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.100ns (12.079%)  route 0.728ns (87.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.611     2.943    DAC0/clkD
    SLICE_X7Y105         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.100     3.043 r  DAC0/data_in_reg[4]/Q
                         net (fo=1, routed)           0.728     3.771    DAC0/data_in[4]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.823     3.580    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.424     3.155    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D1)       -0.087     3.068    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.100ns (11.503%)  route 0.769ns (88.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.659     2.991    DAC0/clkD
    SLICE_X0Y82          FDRE                                         r  DAC0/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.100     3.091 r  DAC0/data_in_reg[20]/Q
                         net (fo=1, routed)           0.769     3.861    DAC0/data_in[20]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D2)       -0.087     3.077    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.100ns (10.886%)  route 0.819ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.661     2.993    DAC0/clkD
    SLICE_X1Y85          FDRE                                         r  DAC0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.100     3.093 r  DAC0/data_in_reg[19]/Q
                         net (fo=1, routed)           0.819     3.912    DAC0/data_in[19]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D2)       -0.087     3.076    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.912    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.100ns (10.542%)  route 0.849ns (89.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.661     2.993    DAC0/clkD
    SLICE_X0Y84          FDRE                                         r  DAC0/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.100     3.093 r  DAC0/data_in_reg[18]/Q
                         net (fo=1, routed)           0.849     3.942    DAC0/data_in[18]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.077    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.100ns (10.020%)  route 0.898ns (89.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.610     2.942    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.100     3.042 r  DAC0/data_in_reg[12]/Q
                         net (fo=1, routed)           0.898     3.940    DAC0/data_in[12]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.828     3.585    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.424     3.160    
    OLOGIC_X0Y186        ODDR (Hold_oddr_C_D1)       -0.087     3.073    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.100ns (9.909%)  route 0.909ns (90.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.611     2.943    DAC0/clkD
    SLICE_X7Y104         FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.100     3.043 r  DAC0/data_in_reg[1]/Q
                         net (fo=1, routed)           0.909     3.952    DAC0/data_in[1]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D1)       -0.087     3.076    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.100ns (9.869%)  route 0.913ns (90.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.611     2.943    DAC0/clkD
    SLICE_X7Y104         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.100     3.043 r  DAC0/data_in_reg[2]/Q
                         net (fo=1, routed)           0.913     3.957    DAC0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D1)       -0.087     3.077    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.957    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.100ns (9.873%)  route 0.913ns (90.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.611     2.943    DAC0/clkD
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.100     3.043 r  DAC0/data_in_reg[8]/Q
                         net (fo=1, routed)           0.913     3.956    DAC0/data_in[8]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.826     3.583    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism             -0.424     3.158    
    OLOGIC_X0Y182        ODDR (Hold_oddr_C_D1)       -0.087     3.071    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.100ns (9.788%)  route 0.922ns (90.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.611     2.943    DAC0/clkD
    SLICE_X7Y104         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.100     3.043 r  DAC0/data_in_reg[0]/Q
                         net (fo=1, routed)           0.922     3.965    DAC0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D1)       -0.087     3.077    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.100ns (9.420%)  route 0.962ns (90.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.611     2.943    DAC0/clkD
    SLICE_X7Y104         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.100     3.043 r  DAC0/data_in_reg[3]/Q
                         net (fo=1, routed)           0.962     4.005    DAC0/data_in[3]
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D1)       -0.087     3.076    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           4.005    
  -------------------------------------------------------------------
                         slack                                  0.929    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y156    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y180    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y186    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y176    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y188    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y190    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y84      DAC0/data_in_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y85      DAC0/data_in_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y85      DAC0/data_in_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y85      DAC0/data_in_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y85      DAC0/data_in_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y87      DAC0/data_in_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y85      DAC0/data_in_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y85      DAC0/data_in_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y85      DAC0/data_in_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y85      DAC0/data_in_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y104     DAC0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y106     DAC0/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y106     DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y107     DAC0/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y107     DAC0/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y107     DAC0/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y107     DAC0/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y84      DAC0/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y85      DAC0/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y104     DAC0/data_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.269ns (6.595%)  route 3.810ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.695     9.120    DAC1/clkD
    SLICE_X0Y70          FDRE                                         r  DAC1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.269     9.389 r  DAC1/data_in_reg[22]/Q
                         net (fo=1, routed)           3.810    13.198    DAC1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism              0.460    14.020    
                         clock uncertainty           -0.072    13.948    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D2)      -0.569    13.379    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.269ns (6.614%)  route 3.798ns (93.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.553ns = ( 13.553 - 5.000 ) 
    Source Clock Delay      (SCD):    9.122ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.697     9.122    DAC1/clkD
    SLICE_X0Y68          FDRE                                         r  DAC1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.269     9.391 r  DAC1/data_in_reg[26]/Q
                         net (fo=1, routed)           3.798    13.189    DAC1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.589    13.553    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism              0.460    14.014    
                         clock uncertainty           -0.072    13.942    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D2)      -0.569    13.373    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.269ns (6.672%)  route 3.763ns (93.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.550ns = ( 13.550 - 5.000 ) 
    Source Clock Delay      (SCD):    9.124ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.699     9.124    DAC1/clkD
    SLICE_X0Y67          FDRE                                         r  DAC1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.269     9.393 r  DAC1/data_in_reg[31]/Q
                         net (fo=1, routed)           3.763    13.156    DAC1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.586    13.550    DAC1/clkD
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism              0.460    14.011    
                         clock uncertainty           -0.072    13.939    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.569    13.370    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.269ns (6.866%)  route 3.649ns (93.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X1Y60          FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.269     9.400 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           3.649    13.048    DAC1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.460    14.021    
                         clock uncertainty           -0.072    13.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.576    13.373    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.269ns (6.866%)  route 3.649ns (93.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     9.134    DAC1/clkD
    SLICE_X0Y52          FDRE                                         r  DAC1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC1/data_in_reg[20]/Q
                         net (fo=1, routed)           3.649    13.052    DAC1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.460    14.021    
                         clock uncertainty           -0.072    13.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.569    13.380    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.269ns (6.984%)  route 3.583ns (93.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    9.129ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.704     9.129    DAC1/clkD
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.269     9.398 r  DAC1/data_in_reg[10]/Q
                         net (fo=1, routed)           3.583    12.980    DAC1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.576    13.360    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                         -12.980    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.269ns (7.353%)  route 3.389ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.425ns = ( 13.425 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     9.134    DAC1/clkD
    SLICE_X0Y52          FDRE                                         r  DAC1/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC1/data_in_reg[18]/Q
                         net (fo=1, routed)           3.389    12.792    DAC1/data_in[18]
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.461    13.425    DAC1/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism              0.460    13.886    
                         clock uncertainty           -0.072    13.814    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D2)      -0.569    13.245    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.269ns (7.080%)  route 3.530ns (92.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.269     9.383 r  DAC1/data_in_reg[28]/Q
                         net (fo=1, routed)           3.530    12.913    DAC1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.569    13.367    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.269ns (7.092%)  route 3.524ns (92.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    9.120ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.695     9.120    DAC1/clkD
    SLICE_X0Y70          FDRE                                         r  DAC1/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.269     9.389 r  DAC1/data_in_reg[25]/Q
                         net (fo=1, routed)           3.524    12.912    DAC1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  DAC1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC1/pins[7].ODDR_inst/C
                         clock pessimism              0.460    14.019    
                         clock uncertainty           -0.072    13.947    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.569    13.378    DAC1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.269ns (7.483%)  route 3.326ns (92.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.426ns = ( 13.426 - 5.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X1Y60          FDRE                                         r  DAC1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.269     9.400 r  DAC1/data_in_reg[1]/Q
                         net (fo=1, routed)           3.326    12.726    DAC1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.462    13.426    DAC1/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism              0.460    13.887    
                         clock uncertainty           -0.072    13.815    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.576    13.239    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  0.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.715     3.520    DAC1/clkD
    SLICE_X0Y10          FDRE                                         r  DAC1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.100     3.620 r  DAC1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.193     3.813    DAC1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     4.258    DAC1/clkD
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.676     3.581    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.494    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.710     3.515    DAC1/clkD
    SLICE_X0Y18          FDRE                                         r  DAC1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     3.615 r  DAC1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.193     3.808    DAC1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.676     3.576    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.489    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.675     3.480    DAC1/clkD
    SLICE_X0Y236         FDRE                                         r  DAC1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_fdre_C_Q)         0.100     3.580 r  DAC1/data_in_reg[30]/Q
                         net (fo=1, routed)           0.193     3.773    DAC1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     4.202    DAC1/clkD
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.661     3.540    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D2)       -0.087     3.453    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.100ns (12.823%)  route 0.680ns (87.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.661     3.466    DAC1/clkD
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.100     3.566 r  DAC1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.680     4.246    DAC1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.496     3.756    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.669    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.100ns (10.076%)  route 0.892ns (89.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.661     3.466    DAC1/clkD
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.100     3.566 r  DAC1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.892     4.459    DAC1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     4.258    DAC1/clkD
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.496     3.761    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.674    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.100ns (8.602%)  route 1.062ns (91.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.107ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.656     3.461    DAC1/clkD
    SLICE_X1Y70          FDRE                                         r  DAC1/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.100     3.561 r  DAC1/data_in_reg[19]/Q
                         net (fo=1, routed)           1.062     4.624    DAC1/data_in[19]
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.833     4.107    DAC1/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism             -0.468     3.638    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D2)       -0.087     3.551    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           4.624    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.100ns (8.609%)  route 1.062ns (91.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.663     3.468    DAC1/clkD
    SLICE_X1Y60          FDRE                                         r  DAC1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  DAC1/data_in_reg[0]/Q
                         net (fo=1, routed)           1.062     4.630    DAC1/data_in[0]
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     4.106    DAC1/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y194        ODDR (Hold_oddr_C_D1)       -0.087     3.550    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.630    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.100ns (7.854%)  route 1.173ns (92.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.656     3.461    DAC1/clkD
    SLICE_X0Y70          FDRE                                         r  DAC1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.100     3.561 r  DAC1/data_in_reg[27]/Q
                         net (fo=1, routed)           1.173     4.735    DAC1/data_in[27]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     4.202    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism             -0.468     3.733    
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D2)       -0.087     3.646    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           4.735    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.100ns (7.766%)  route 1.188ns (92.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.656     3.461    DAC1/clkD
    SLICE_X0Y70          FDRE                                         r  DAC1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.100     3.561 r  DAC1/data_in_reg[24]/Q
                         net (fo=1, routed)           1.188     4.749    DAC1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.931     4.205    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism             -0.468     3.736    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D2)       -0.087     3.649    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.649    
                         arrival time                           4.749    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.100ns (7.755%)  route 1.190ns (92.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.663     3.468    DAC1/clkD
    SLICE_X1Y61          FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  DAC1/data_in_reg[4]/Q
                         net (fo=1, routed)           1.190     4.758    DAC1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     4.207    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.468     3.738    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     3.651    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.758    
  -------------------------------------------------------------------
                         slack                                  1.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    DAC1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    DAC1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y236     DAC1/data_in_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      DAC1/data_in_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y62      DAC1/data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y62      DAC1/data_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y75      DAC1/data_in_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y74      DAC1/data_in_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y62      DAC1/data_in_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y62      DAC1/data_in_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y60      DAC1/data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y52      DAC1/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y60      DAC1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y52      DAC1/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y70      DAC1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y60      DAC1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y52      DAC1/data_in_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y70      DAC1/data_in_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y70      DAC1/data_in_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y55      DAC1/data_in_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y70      DAC1/data_in_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y70      DAC1/data_in_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.322ns (8.379%)  route 3.521ns (91.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.269     8.253 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.027    10.279    ADC/bit_slip0
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.053    10.332 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.494    11.827    ADC/BS00_out
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    17.448    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.959    
                         clock uncertainty           -0.080    17.879    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.862    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.862    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.333ns (8.853%)  route 3.428ns (91.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.269     8.253 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.027    10.279    ADC/bit_slip0
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.064    10.343 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.402    11.745    ADC/BS0
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.134    17.872    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.872    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.333ns (9.255%)  route 3.265ns (90.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.269     8.253 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.027    10.279    ADC/bit_slip0
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.064    10.343 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.238    11.581    ADC/BS0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.083    
                         clock uncertainty           -0.080    18.003    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.134    17.869    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.869    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.322ns (9.484%)  route 3.073ns (90.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.443ns = ( 17.443 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.269     8.253 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.027    10.279    ADC/bit_slip0
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.053    10.332 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.046    11.379    ADC/BS00_out
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.589    17.443    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.954    
                         clock uncertainty           -0.080    17.874    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.857    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.857    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.269ns (9.588%)  route 2.537ns (90.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.269     8.253 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.537    10.789    ADC/bit_slip0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.269ns (10.780%)  route 2.226ns (89.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.269     8.253 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.226    10.479    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.080    
                         clock uncertainty           -0.080    18.000    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.983    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.269ns (11.546%)  route 2.061ns (88.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.269     8.253 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.061    10.313    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.781    17.635    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.074    
                         clock uncertainty           -0.080    17.994    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.977    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.977    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.269ns (16.111%)  route 1.401ns (83.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.269     8.253 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.401     9.653    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             9.107ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.410ns (46.794%)  route 0.466ns (53.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.246     8.230 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.466     8.696    ADC/counter0_reg_n_0_[1]
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.164     8.860 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.860    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    17.448    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.535    17.984    
                         clock uncertainty           -0.080    17.904    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)        0.063    17.967    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.967    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  9.107    

Slack (MET) :             9.124ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.269ns (35.492%)  route 0.489ns (64.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.269     8.253 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.489     8.741    ADC/bit_slip0
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.597    17.451    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.962    
                         clock uncertainty           -0.080    17.882    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.865    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.865    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  9.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.155ns (64.266%)  route 0.086ns (35.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.091     3.079 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.086     3.165    ADC/counter0_reg_n_0_[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.064     3.229 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.229    ADC/BS_state0_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.880     3.632    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.643     2.988    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.060     3.048    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.130ns (47.549%)  route 0.143ns (52.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     3.088 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.143     3.232    ADC/state
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.030     3.262 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.262    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.880     3.632    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.643     2.988    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.075     3.063    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.163%)  route 0.143ns (52.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     3.088 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.143     3.232    ADC/state
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.028     3.260 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.260    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.880     3.632    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.643     2.988    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.061     3.049    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.542%)  route 0.153ns (54.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     3.088 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.153     3.241    ADC/state
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.028     3.269 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.269    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.880     3.632    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.643     2.988    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.060     3.048    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.592%)  route 0.238ns (70.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     3.088 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.238     3.326    ADC/bit_slip0
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.885     3.637    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     3.024    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.091    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.100ns (12.291%)  route 0.714ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     3.088 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.714     3.802    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.959     3.711    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.258    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.325    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.100ns (8.637%)  route 1.058ns (91.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     3.088 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.058     4.146    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.946     3.698    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.245    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.312    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           4.146    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.100ns (8.036%)  route 1.144ns (91.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     3.088 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.144     4.233    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.952     3.704    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.251    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.318    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           4.233    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.100ns (7.243%)  route 1.281ns (92.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     3.088 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.281     4.369    ADC/bit_slip0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.958     3.710    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.257    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.324    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           4.369    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.131ns (7.486%)  route 1.619ns (92.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.661     2.988    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     3.088 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.015     4.103    ADC/bit_slip0
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.031     4.134 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.604     4.738    ADC/BS0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.955     3.707    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.254    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.026     3.280    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.280    
                         arrival time                           4.738    
  -------------------------------------------------------------------
                         slack                                  1.458    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC/pins[7].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC/pins[8].ISERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y86      ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y86      ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/counter0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/BS_state0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/counter0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y86      ADC/counter0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y4    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.573ns (15.580%)  route 3.105ns (84.420%))
  Logic Levels:           0  
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           3.105    11.863    ADC/p_65_out
    SLICE_X0Y81          FDRE                                         r  ADC/ADC00_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.590    14.263    ADC/clk_in
    SLICE_X0Y81          FDRE                                         r  ADC/ADC00_out_reg[12]/C
                         clock pessimism              0.204    14.468    
                         clock uncertainty           -0.194    14.274    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)       -0.034    14.240    ADC/ADC00_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.573ns (16.854%)  route 2.827ns (83.146%))
  Logic Levels:           0  
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.827    11.585    ADC/p_67_out
    SLICE_X0Y80          FDRE                                         r  ADC/ADC00_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.589    14.262    ADC/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC/ADC00_out_reg[8]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.032    14.241    ADC/ADC00_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.573ns (17.008%)  route 2.796ns (82.992%))
  Logic Levels:           0  
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.796    11.554    ADC/p_69_out
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.588    14.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[4]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.045    14.227    ADC/ADC00_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.573ns (17.134%)  route 2.771ns (82.866%))
  Logic Levels:           0  
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.771    11.530    ADC/p_68_out
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.588    14.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[6]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.032    14.240    ADC/ADC00_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.573ns (17.318%)  route 2.736ns (82.682%))
  Logic Levels:           0  
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.736    11.494    ADC/p_70_out
    SLICE_X1Y79          FDRE                                         r  ADC/ADC00_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.588    14.261    ADC/clk_in
    SLICE_X1Y79          FDRE                                         r  ADC/ADC00_out_reg[2]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)       -0.034    14.238    ADC/ADC00_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.573ns (18.516%)  route 2.522ns (81.484%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.522    11.276    ADC/p_73_out
    SLICE_X0Y80          FDRE                                         r  ADC/ADC00_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.589    14.262    ADC/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC/ADC00_out_reg[13]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.045    14.228    ADC/ADC00_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.573ns (18.500%)  route 2.524ns (81.500%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.524    11.279    ADC/p_75_out
    SLICE_X0Y80          FDRE                                         r  ADC/ADC00_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.589    14.262    ADC/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC/ADC00_out_reg[9]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.032    14.241    ADC/ADC00_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.573ns (18.942%)  route 2.452ns (81.058%))
  Logic Levels:           0  
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.452    11.206    ADC/p_78_out
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.588    14.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[3]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.034    14.238    ADC/ADC00_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.573ns (19.019%)  route 2.440ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.440    11.194    ADC/p_74_out
    SLICE_X0Y80          FDRE                                         r  ADC/ADC00_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.589    14.262    ADC/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC/ADC00_out_reg[11]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.034    14.239    ADC/ADC00_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.573ns (19.121%)  route 2.424ns (80.879%))
  Logic Levels:           0  
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.424    11.178    ADC/p_77_out
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.588    14.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC00_out_reg[5]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.032    14.240    ADC/ADC00_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  3.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.193ns (50.082%)  route 0.192ns (49.918%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.192     3.378    ADC/p_44_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC/FR0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.718     3.045    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.238 r  ADC/pins[6].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.240     3.478    ADC/p_24_out
    SLICE_X0Y9           FDRE                                         r  ADC/ADC10_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.956     2.205    ADC/clk_in
    SLICE_X0Y9           FDRE                                         r  ADC/ADC10_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC/ADC10_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.714     3.041    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.234 r  ADC/pins[5].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.240     3.474    ADC/p_32_out
    SLICE_X0Y17          FDRE                                         r  ADC/ADC10_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.949     2.198    ADC/clk_in
    SLICE_X0Y17          FDRE                                         r  ADC/ADC10_out_reg[15]/C
                         clock pessimism             -0.147     2.050    
                         clock uncertainty            0.194     2.244    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.040     2.284    ADC/ADC10_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.099%)  route 0.235ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     3.420    ADC/p_47_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.144%)  route 0.235ns (54.856%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.235     3.420    ADC/p_41_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC/FR0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (44.012%)  route 0.246ns (55.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.246     3.431    ADC/p_40_out
    SLICE_X0Y86          FDRE                                         r  ADC/FR0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.880     2.129    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/FR0_out_reg[0]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.040     2.215    ADC/FR0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.193ns (40.907%)  route 0.279ns (59.093%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.279     3.464    ADC/p_43_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.193ns (40.386%)  route 0.285ns (59.614%))
  Logic Levels:           0  
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.285     3.470    ADC/p_45_out
    SLICE_X0Y86          FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.880     2.129    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.041     2.216    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.205%)  route 0.287ns (59.795%))
  Logic Levels:           0  
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.287     3.472    ADC/p_46_out
    SLICE_X0Y86          FDRE                                         r  ADC/FR0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.880     2.129    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/FR0_out_reg[6]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.043     2.218    ADC/FR0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.193ns (40.112%)  route 0.288ns (59.888%))
  Logic Levels:           0  
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.288     3.473    ADC/p_42_out
    SLICE_X0Y86          FDRE                                         r  ADC/FR0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.880     2.129    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/FR0_out_reg[2]/C
                         clock pessimism             -0.147     1.981    
                         clock uncertainty            0.194     2.175    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.038     2.213    ADC/FR0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  1.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.178ns,  Total Violation       -0.673ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 0.760ns (9.936%)  route 6.889ns (90.064%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X6Y106         FDRE                                         r  relockSweep1/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.308     4.697 r  relockSweep1/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.889    11.585    relockSweep1/relock1_out[10]
    SLICE_X7Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    11.824 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.824    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.037 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.037    DAC0/D[13]
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 0.726ns (9.534%)  route 6.889ns (90.466%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X6Y106         FDRE                                         r  relockSweep1/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.308     4.697 r  relockSweep1/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.889    11.585    relockSweep1/relock1_out[10]
    SLICE_X7Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    11.824 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.824    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.003 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.003    DAC0/D[15]
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 0.686ns (9.056%)  route 6.889ns (90.944%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X6Y106         FDRE                                         r  relockSweep1/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.308     4.697 r  relockSweep1/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.889    11.585    relockSweep1/relock1_out[10]
    SLICE_X7Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    11.824 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.824    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.963 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.963    DAC0/D[12]
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 0.683ns (9.020%)  route 6.889ns (90.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X6Y106         FDRE                                         r  relockSweep1/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.308     4.697 r  relockSweep1/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.889    11.585    relockSweep1/relock1_out[10]
    SLICE_X7Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    11.824 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.824    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    11.960 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.960    DAC0/D[14]
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.568ns (7.617%)  route 6.889ns (92.383%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X6Y106         FDRE                                         r  relockSweep1/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.308     4.697 r  relockSweep1/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.889    11.585    relockSweep1/relock1_out[10]
    SLICE_X7Y106         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.260    11.845 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.845    DAC0/D[11]
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 0.501ns (7.077%)  route 6.579ns (92.923%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X6Y106         FDRE                                         r  relockSweep1/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.308     4.697 r  relockSweep1/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.579    11.275    relockSweep1/relock1_out[10]
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.053    11.328 r  relockSweep1/data_in[11]_i_3/O
                         net (fo=1, routed)           0.000    11.328    relockSweep1/data_in[11]_i_3_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    11.468 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.468    DAC0/D[10]
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.883ns (12.535%)  route 6.161ns (87.465%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.282     4.671 r  relockSweep1/signal_out_reg[7]/Q
                         net (fo=2, routed)           6.161    10.832    relockSweep1/relock1_out[7]
    SLICE_X7Y105         LUT2 (Prop_lut2_I0_O)        0.155    10.987 r  relockSweep1/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    10.987    relockSweep1/data_in[7]_i_2_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.220 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.433 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.433    DAC0/D[9]
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.809ns (11.606%)  route 6.161ns (88.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.282     4.671 r  relockSweep1/signal_out_reg[7]/Q
                         net (fo=2, routed)           6.161    10.832    relockSweep1/relock1_out[7]
    SLICE_X7Y105         LUT2 (Prop_lut2_I0_O)        0.155    10.987 r  relockSweep1/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    10.987    relockSweep1/data_in[7]_i_2_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.220 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.359 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.359    DAC0/D[8]
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 0.577ns (8.563%)  route 6.161ns (91.437%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.282     4.671 r  relockSweep1/signal_out_reg[7]/Q
                         net (fo=2, routed)           6.161    10.832    relockSweep1/relock1_out[7]
    SLICE_X7Y105         LUT2 (Prop_lut2_I0_O)        0.155    10.987 r  relockSweep1/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    10.987    relockSweep1/data_in[7]_i_2_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    11.127 r  relockSweep1/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.127    DAC0/D[7]
    SLICE_X7Y105         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X7Y105         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X7Y105         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 0.269ns (4.054%)  route 6.366ns (95.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.696     4.574    ADC/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC/ADC00_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.269     4.843 r  ADC/ADC00_out_reg[8]/Q
                         net (fo=3, routed)           6.366    11.209    DAC0/D[24]
    SLICE_X0Y85          FDRE                                         r  DAC0/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    DAC0/clkD
    SLICE_X0Y85          FDRE                                         r  DAC0/data_in_reg[26]/C
                         clock pessimism              0.204    12.658    
                         clock uncertainty           -0.186    12.472    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)       -0.034    12.438    DAC0/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.178ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.563ns (14.999%)  route 3.191ns (85.001%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.337     7.829 r  relockSweep1/data_in_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.829    DAC0/D[6]
    SLICE_X7Y105         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X7Y105         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X7Y105         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.829    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.149ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.592ns (15.650%)  route 3.191ns (84.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.366     7.858 r  relockSweep1/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.858    DAC0/D[7]
    SLICE_X7Y105         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X7Y105         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X7Y105         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.858    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.098ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.643ns (16.772%)  route 3.191ns (83.228%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.323     7.815 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.815    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     7.909 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.909    DAC0/D[8]
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X7Y106         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.909    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.084ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.657ns (17.075%)  route 3.191ns (82.925%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.323     7.815 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.815    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.923 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.923    DAC0/D[10]
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X7Y106         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.923    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.689ns (17.759%)  route 3.191ns (82.241%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.796ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.323     7.815 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.815    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     7.861 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.861    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     7.955 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.955    DAC0/D[12]
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.510     7.796    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.204     7.591    
                         clock uncertainty            0.186     7.777    
    SLICE_X7Y107         FDRE (Hold_fdre_C_D)         0.229     8.006    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.006    
                         arrival time                           7.955    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.691ns (17.802%)  route 3.191ns (82.198%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.323     7.815 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.815    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.142     7.957 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.957    DAC0/D[11]
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X7Y106         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.957    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.703ns (18.055%)  route 3.191ns (81.945%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.796ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.323     7.815 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.815    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     7.861 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.861    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.969 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.969    DAC0/D[14]
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.510     7.796    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism             -0.204     7.591    
                         clock uncertainty            0.186     7.777    
    SLICE_X7Y107         FDRE (Hold_fdre_C_D)         0.229     8.006    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -8.006    
                         arrival time                           7.969    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.021ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.720ns (18.411%)  route 3.191ns (81.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.323     7.815 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.815    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.171     7.986 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.986    DAC0/D[9]
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X7Y106         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X7Y106         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.986    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.737ns (18.764%)  route 3.191ns (81.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.796ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.323     7.815 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.815    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     7.861 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.861    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.142     8.003 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.003    DAC0/D[15]
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.510     7.796    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism             -0.204     7.591    
                         clock uncertainty            0.186     7.777    
    SLICE_X7Y107         FDRE (Hold_fdre_C_D)         0.229     8.006    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.006    
                         arrival time                           8.003    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.766ns (19.360%)  route 3.191ns (80.640%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.796ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.402     4.075    relockSweep1/clk_in
    SLICE_X6Y105         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.226     4.301 r  relockSweep1/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.191     7.492    relockSweep1/relock1_out[5]
    SLICE_X7Y105         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.323     7.815 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.815    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     7.861 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.861    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.171     8.032 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.032    DAC0/D[13]
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.510     7.796    DAC0/clkD
    SLICE_X7Y107         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism             -0.204     7.591    
                         clock uncertainty            0.186     7.777    
    SLICE_X7Y107         FDRE (Hold_fdre_C_D)         0.229     8.006    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.006    
                         arrival time                           8.032    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.721ns (8.138%)  route 8.138ns (91.862%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.704     4.582    relockSweep2/clk_in
    SLICE_X3Y62          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.269     4.851 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.138    12.989    relockSweep2/relock2_out[10]
    SLICE_X1Y62          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    13.228 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.228    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.441 r  relockSweep2/data_in_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.441    DAC1/D[13]
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.204    13.763    
                         clock uncertainty           -0.186    13.577    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.051    13.628    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.441    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.687ns (7.785%)  route 8.138ns (92.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.704     4.582    relockSweep2/clk_in
    SLICE_X3Y62          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.269     4.851 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.138    12.989    relockSweep2/relock2_out[10]
    SLICE_X1Y62          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    13.228 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.228    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.407 r  relockSweep2/data_in_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.407    DAC1/D[15]
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism              0.204    13.763    
                         clock uncertainty           -0.186    13.577    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.051    13.628    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 0.647ns (7.365%)  route 8.138ns (92.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.704     4.582    relockSweep2/clk_in
    SLICE_X3Y62          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.269     4.851 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.138    12.989    relockSweep2/relock2_out[10]
    SLICE_X1Y62          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    13.228 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.228    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.367 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.367    DAC1/D[12]
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism              0.204    13.763    
                         clock uncertainty           -0.186    13.577    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.051    13.628    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 0.644ns (7.333%)  route 8.138ns (92.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.704     4.582    relockSweep2/clk_in
    SLICE_X3Y62          FDRE                                         r  relockSweep2/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.269     4.851 r  relockSweep2/signal_out_reg[10]/Q
                         net (fo=2, routed)           8.138    12.989    relockSweep2/relock2_out[10]
    SLICE_X1Y62          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    13.228 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.228    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.364 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.364    DAC1/D[14]
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.204    13.763    
                         clock uncertainty           -0.186    13.577    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.051    13.628    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.364    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 0.917ns (10.464%)  route 7.847ns (89.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X0Y60          FDRE                                         r  relockSweep2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[1]/Q
                         net (fo=2, routed)           7.847    12.699    relockSweep2/relock2_out[1]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.053    12.752 r  relockSweep2/data_in[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.752    relockSweep2/data_in[3]_i_4__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.076 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.134 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.134    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.347 r  relockSweep2/data_in_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.347    DAC1/D[9]
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.204    13.764    
                         clock uncertainty           -0.186    13.578    
    SLICE_X1Y62          FDRE (Setup_fdre_C_D)        0.051    13.629    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 0.883ns (10.115%)  route 7.847ns (89.885%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X0Y60          FDRE                                         r  relockSweep2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[1]/Q
                         net (fo=2, routed)           7.847    12.699    relockSweep2/relock2_out[1]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.053    12.752 r  relockSweep2/data_in[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.752    relockSweep2/data_in[3]_i_4__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.076 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.134 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.134    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.313 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.313    DAC1/D[11]
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism              0.204    13.764    
                         clock uncertainty           -0.186    13.578    
    SLICE_X1Y62          FDRE (Setup_fdre_C_D)        0.051    13.629    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 0.269ns (3.191%)  route 8.161ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        3.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.556ns = ( 13.556 - 5.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.905     4.783    ADC/clk_in
    SLICE_X0Y47          FDRE                                         r  ADC/ADC10_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.269     5.052 r  ADC/ADC10_out_reg[13]/Q
                         net (fo=3, routed)           8.161    13.213    DAC1/D[29]
    SLICE_X0Y67          FDRE                                         r  DAC1/data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.592    13.556    DAC1/clkD
    SLICE_X0Y67          FDRE                                         r  DAC1/data_in_reg[31]/C
                         clock pessimism              0.204    13.761    
                         clock uncertainty           -0.186    13.575    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.034    13.541    DAC1/data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 0.859ns (9.867%)  route 7.847ns (90.133%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X0Y60          FDRE                                         r  relockSweep2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[1]/Q
                         net (fo=2, routed)           7.847    12.699    relockSweep2/relock2_out[1]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.053    12.752 r  relockSweep2/data_in[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.752    relockSweep2/data_in[3]_i_4__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.076 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.289 r  relockSweep2/data_in_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.289    DAC1/D[5]
    SLICE_X1Y61          FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    SLICE_X1Y61          FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism              0.204    13.765    
                         clock uncertainty           -0.186    13.579    
    SLICE_X1Y61          FDRE (Setup_fdre_C_D)        0.051    13.630    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.843ns (9.701%)  route 7.847ns (90.299%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X0Y60          FDRE                                         r  relockSweep2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[1]/Q
                         net (fo=2, routed)           7.847    12.699    relockSweep2/relock2_out[1]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.053    12.752 r  relockSweep2/data_in[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.752    relockSweep2/data_in[3]_i_4__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.076 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.134 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.134    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.273 r  relockSweep2/data_in_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.273    DAC1/D[8]
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism              0.204    13.764    
                         clock uncertainty           -0.186    13.578    
    SLICE_X1Y62          FDRE (Setup_fdre_C_D)        0.051    13.629    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 0.840ns (9.670%)  route 7.847ns (90.330%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X0Y60          FDRE                                         r  relockSweep2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[1]/Q
                         net (fo=2, routed)           7.847    12.699    relockSweep2/relock2_out[1]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.053    12.752 r  relockSweep2/data_in[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.752    relockSweep2/data_in[3]_i_4__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.076 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.134 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.134    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.270 r  relockSweep2/data_in_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.270    DAC1/D[10]
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism              0.204    13.764    
                         clock uncertainty           -0.186    13.578    
    SLICE_X1Y62          FDRE (Setup_fdre_C_D)        0.051    13.629    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                  0.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.216ns (4.265%)  route 4.848ns (95.735%))
  Logic Levels:           0  
  Clock Path Skew:        4.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.120ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.599     4.272    ADC/clk_in
    SLICE_X1Y52          FDRE                                         r  ADC/ADC10_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  ADC/ADC10_out_reg[4]/Q
                         net (fo=3, routed)           4.848     9.336    DAC1/D[20]
    SLICE_X0Y70          FDRE                                         r  DAC1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.695     9.120    DAC1/clkD
    SLICE_X0Y70          FDRE                                         r  DAC1/data_in_reg[22]/C
                         clock pessimism             -0.204     8.915    
                         clock uncertainty            0.186     9.101    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.161     9.262    DAC1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.262    
                         arrival time                           9.336    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.472ns (9.157%)  route 4.683ns (90.843%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.130ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.596     4.269    relockSweep2/clk_in
    SLICE_X3Y61          FDRE                                         r  relockSweep2/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  relockSweep2/signal_out_reg[5]/Q
                         net (fo=2, routed)           4.683     9.168    relockSweep2/relock2_out[5]
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.256     9.424 r  relockSweep2/data_in_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.424    DAC1/D[6]
    SLICE_X1Y61          FDRE                                         r  DAC1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.705     9.130    DAC1/clkD
    SLICE_X1Y61          FDRE                                         r  DAC1/data_in_reg[6]/C
                         clock pessimism             -0.204     8.925    
                         clock uncertainty            0.186     9.111    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.229     9.340    DAC1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.340    
                         arrival time                           9.424    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 refPZT/PI/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.365ns (6.981%)  route 4.863ns (93.019%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.536     4.209    refPZT/PI/clk_in
    SLICE_X9Y60          FDRE                                         r  refPZT/PI/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.216     4.425 r  refPZT/PI/signal_out_reg[3]/Q
                         net (fo=1, routed)           4.863     9.288    relockSweep2/e_out[3]
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.042     9.330 r  relockSweep2/data_in[3]_i_2__0/O
                         net (fo=1, routed)           0.000     9.330    relockSweep2/data_in[3]_i_2__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     9.437 r  relockSweep2/data_in_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.437    DAC1/D[3]
    SLICE_X1Y60          FDRE                                         r  DAC1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X1Y60          FDRE                                         r  DAC1/data_in_reg[3]/C
                         clock pessimism             -0.204     8.926    
                         clock uncertainty            0.186     9.112    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.229     9.341    DAC1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.341    
                         arrival time                           9.437    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.501ns (9.665%)  route 4.683ns (90.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.130ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.596     4.269    relockSweep2/clk_in
    SLICE_X3Y61          FDRE                                         r  relockSweep2/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  relockSweep2/signal_out_reg[5]/Q
                         net (fo=2, routed)           4.683     9.168    relockSweep2/relock2_out[5]
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.285     9.453 r  relockSweep2/data_in_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.453    DAC1/D[7]
    SLICE_X1Y61          FDRE                                         r  DAC1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.705     9.130    DAC1/clkD
    SLICE_X1Y61          FDRE                                         r  DAC1/data_in_reg[7]/C
                         clock pessimism             -0.204     8.925    
                         clock uncertainty            0.186     9.111    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.229     9.340    DAC1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.340    
                         arrival time                           9.453    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.552ns (10.545%)  route 4.683ns (89.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.596     4.269    relockSweep2/clk_in
    SLICE_X3Y61          FDRE                                         r  relockSweep2/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  relockSweep2/signal_out_reg[5]/Q
                         net (fo=2, routed)           4.683     9.168    relockSweep2/relock2_out[5]
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     9.410 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.410    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.504 r  relockSweep2/data_in_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.504    DAC1/D[8]
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.704     9.129    DAC1/clkD
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism             -0.204     8.924    
                         clock uncertainty            0.186     9.110    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.229     9.339    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.339    
                         arrival time                           9.504    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.566ns (10.784%)  route 4.683ns (89.216%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.596     4.269    relockSweep2/clk_in
    SLICE_X3Y61          FDRE                                         r  relockSweep2/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  relockSweep2/signal_out_reg[5]/Q
                         net (fo=2, routed)           4.683     9.168    relockSweep2/relock2_out[5]
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     9.410 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.410    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     9.518 r  relockSweep2/data_in_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.518    DAC1/D[10]
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.704     9.129    DAC1/clkD
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism             -0.204     8.924    
                         clock uncertainty            0.186     9.110    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.229     9.339    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.339    
                         arrival time                           9.518    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 refPZT/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.397ns (7.461%)  route 4.924ns (92.539%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.534     4.207    refPZT/PI/clk_in
    SLICE_X8Y62          FDRE                                         r  refPZT/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.248     4.455 r  refPZT/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           4.924     9.379    relockSweep2/e_out[11]
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.042     9.421 r  relockSweep2/data_in[11]_i_2__0/O
                         net (fo=1, routed)           0.000     9.421    relockSweep2/data_in[11]_i_2__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     9.528 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.528    DAC1/D[11]
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.704     9.129    DAC1/clkD
    SLICE_X1Y62          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism             -0.204     8.924    
                         clock uncertainty            0.186     9.110    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.229     9.339    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.339    
                         arrival time                           9.528    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.598ns (11.324%)  route 4.683ns (88.676%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.596     4.269    relockSweep2/clk_in
    SLICE_X3Y61          FDRE                                         r  relockSweep2/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  relockSweep2/signal_out_reg[5]/Q
                         net (fo=2, routed)           4.683     9.168    relockSweep2/relock2_out[5]
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     9.410 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.410    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     9.456 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.456    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.550 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.550    DAC1/D[12]
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.703     9.128    DAC1/clkD
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism             -0.204     8.923    
                         clock uncertainty            0.186     9.109    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.229     9.338    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.338    
                         arrival time                           9.550    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.612ns (11.559%)  route 4.683ns (88.441%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.596     4.269    relockSweep2/clk_in
    SLICE_X3Y61          FDRE                                         r  relockSweep2/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  relockSweep2/signal_out_reg[5]/Q
                         net (fo=2, routed)           4.683     9.168    relockSweep2/relock2_out[5]
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     9.410 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.410    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     9.456 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.456    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     9.564 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.564    DAC1/D[14]
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.703     9.128    DAC1/clkD
    SLICE_X1Y63          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism             -0.204     8.923    
                         clock uncertainty            0.186     9.109    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.229     9.338    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.338    
                         arrival time                           9.564    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.216ns (4.302%)  route 4.805ns (95.698%))
  Logic Levels:           0  
  Clock Path Skew:        4.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.114ns
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.793     4.466    ADC/clk_in
    SLICE_X0Y47          FDRE                                         r  ADC/ADC10_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.216     4.682 r  ADC/ADC10_out_reg[10]/Q
                         net (fo=3, routed)           4.805     9.488    DAC1/D[26]
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.689     9.114    DAC1/clkD
    SLICE_X0Y75          FDRE                                         r  DAC1/data_in_reg[28]/C
                         clock pessimism             -0.204     8.909    
                         clock uncertainty            0.186     9.095    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.161     9.256    DAC1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         -9.256    
                         arrival time                           9.488    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        3.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 0.308ns (3.332%)  route 8.936ns (96.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        8.936    13.756    ADC/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.308ns (3.372%)  route 8.825ns (96.628%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        8.825    13.645    ADC/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 0.308ns (3.391%)  route 8.774ns (96.609%))
  Logic Levels:           0  
  Clock Path Skew:        3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        8.774    13.593    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.849    
                         clock uncertainty           -0.194    17.655    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.201    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -13.593    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 0.308ns (3.538%)  route 8.397ns (96.462%))
  Logic Levels:           0  
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        8.397    13.217    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.846    
                         clock uncertainty           -0.194    17.652    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.198    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 0.308ns (3.607%)  route 8.230ns (96.393%))
  Logic Levels:           0  
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        8.230    13.049    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.781    17.635    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.840    
                         clock uncertainty           -0.194    17.646    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.192    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.049    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 0.308ns (4.022%)  route 7.350ns (95.978%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        7.350    12.170    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.308ns (5.525%)  route 5.267ns (94.475%))
  Logic Levels:           0  
  Clock Path Skew:        3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.267    10.086    ADC/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    17.448    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.653    
                         clock uncertainty           -0.194    17.459    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.005    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 0.308ns (5.738%)  route 5.060ns (94.262%))
  Logic Levels:           0  
  Clock Path Skew:        3.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.060     9.880    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.597    17.451    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.656    
                         clock uncertainty           -0.194    17.462    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.008    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 ADC/FR0_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.375ns (7.017%)  route 4.969ns (92.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.703     4.581    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/FR0_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC/FR0_out_reg[6]/Q
                         net (fo=1, routed)           2.953     7.802    ADC/FR0_out_reg_n_0_[6]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.053     7.855 r  ADC/BS_state0_i_2/O
                         net (fo=1, routed)           2.017     9.872    ADC/BS_state0_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.053     9.925 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     9.925    ADC/BS_state0_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    17.448    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.204    17.653    
                         clock uncertainty           -0.194    17.459    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)        0.035    17.494    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         17.494    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.361ns (6.682%)  route 5.042ns (93.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.042     9.861    ADC/rst_in
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.053     9.914 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     9.914    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    17.448    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.204    17.653    
                         clock uncertainty           -0.194    17.459    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)        0.035    17.494    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         17.494    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  7.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.300ns (7.499%)  route 3.700ns (92.501%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.984ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.596     4.269    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.216     4.485 f  ADC/FR0_out_reg[1]/Q
                         net (fo=1, routed)           1.793     6.278    ADC/FR0_out_reg_n_0_[1]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.042     6.320 r  ADC/BS_state0_i_3/O
                         net (fo=1, routed)           1.908     8.228    ADC/BS_state0_i_3_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.042     8.270 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     8.270    ADC/BS_state0_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.204     7.779    
                         clock uncertainty            0.194     7.973    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.216     8.189    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -8.189    
                         arrival time                           8.270    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.290ns (6.557%)  route 4.133ns (93.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.984ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.525     4.198    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.248     4.446 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.133     8.579    ADC/rst_in
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.042     8.621 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     8.621    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.204     7.779    
                         clock uncertainty            0.194     7.973    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.215     8.188    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -8.188    
                         arrival time                           8.621    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.118ns (5.113%)  route 2.190ns (94.887%))
  Logic Levels:           0  
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.190     4.032    ADC/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.876     3.628    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.480    
                         clock uncertainty            0.194     3.674    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.575    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           4.032    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 0.290ns (6.356%)  route 4.273ns (93.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.984ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.525     4.198    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.248     4.446 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.273     8.719    ADC/rst_in
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.042     8.761 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     8.761    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.703     7.984    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.204     7.779    
                         clock uncertainty            0.194     7.973    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.216     8.189    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.189    
                         arrival time                           8.761    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.147ns (5.650%)  route 2.455ns (94.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.455     4.297    ADC/rst_in
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.029     4.326 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     4.326    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.880     3.632    ADC/clk_div
    SLICE_X1Y86          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.147     3.484    
                         clock uncertainty            0.194     3.678    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.075     3.753    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.753    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.118ns (4.579%)  route 2.459ns (95.421%))
  Logic Levels:           0  
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.459     4.301    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.885     3.637    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.489    
                         clock uncertainty            0.194     3.683    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.584    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.118ns (4.405%)  route 2.561ns (95.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.561     4.403    ADC/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.485    
                         clock uncertainty            0.194     3.679    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.580    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.118ns (3.161%)  route 3.615ns (96.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        3.615     5.457    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.959     3.711    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.563    
                         clock uncertainty            0.194     3.757    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.658    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           5.457    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             2.268ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.118ns (2.817%)  route 4.071ns (97.183%))
  Logic Levels:           0  
  Clock Path Skew:        1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.071     5.913    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.946     3.698    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.550    
                         clock uncertainty            0.194     3.744    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.645    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.346ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.118ns (2.761%)  route 4.155ns (97.239%))
  Logic Levels:           0  
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.155     5.997    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.952     3.704    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.556    
                         clock uncertainty            0.194     3.750    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.651    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           5.997    
  -------------------------------------------------------------------
                         slack                                  2.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.308ns (5.358%)  route 5.440ns (94.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.440    10.260    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X0Y114         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X0Y114         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X0Y114         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.308ns (5.358%)  route 5.440ns (94.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.440    10.260    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X0Y114         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X0Y114         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X0Y114         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.308ns (5.358%)  route 5.440ns (94.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.440    10.260    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X0Y114         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X0Y114         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X0Y114         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.308ns (5.456%)  route 5.337ns (94.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.337    10.156    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X0Y113         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X0Y113         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X0Y113         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.308ns (5.456%)  route 5.337ns (94.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.337    10.156    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X0Y113         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X0Y113         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X0Y113         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.308ns (5.456%)  route 5.337ns (94.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.337    10.156    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X0Y113         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X0Y113         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X0Y113         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.308ns (5.456%)  route 5.337ns (94.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.337    10.156    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X0Y113         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X0Y113         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X0Y113         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.308ns (5.456%)  route 5.337ns (94.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.337    10.156    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X0Y113         FDCE                                         f  ADC/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X0Y113         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X0Y113         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.308ns (5.456%)  route 5.337ns (94.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.337    10.156    ADC/LTC2195_SPI_inst/rst_in
    SLICE_X0Y113         FDCE                                         f  ADC/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.400    14.073    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X0Y113         FDCE                                         r  ADC/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.214    14.288    
                         clock uncertainty           -0.035    14.252    
    SLICE_X0Y113         FDCE (Recov_fdce_C_CLR)     -0.255    13.997    ADC/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.308ns (5.519%)  route 5.272ns (94.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.272    10.092    ADC/rst_in
    SLICE_X0Y107         FDPE                                         f  ADC/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.404    14.077    ADC/clk_in
    SLICE_X0Y107         FDPE                                         r  ADC/counter_f_reg[0]/C
                         clock pessimism              0.214    14.292    
                         clock uncertainty           -0.035    14.256    
    SLICE_X0Y107         FDPE (Recov_fdpe_C_PRE)     -0.217    14.039    ADC/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  3.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.561ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.118ns (7.539%)  route 1.447ns (92.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.447     3.290    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y94          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X5Y94          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.335     1.797    
    SLICE_X5Y94          FDCE (Remov_fdce_C_CLR)     -0.069     1.728    DAC0/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.561ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.118ns (7.539%)  route 1.447ns (92.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.447     3.290    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y94          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X5Y94          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.335     1.797    
    SLICE_X5Y94          FDCE (Remov_fdce_C_CLR)     -0.069     1.728    DAC0/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.561ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.118ns (7.539%)  route 1.447ns (92.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.447     3.290    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X5Y94          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X5Y94          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.335     1.797    
    SLICE_X5Y94          FDCE (Remov_fdce_C_CLR)     -0.069     1.728    DAC0/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.118ns (7.527%)  route 1.450ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.450     3.292    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y94          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X4Y94          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.335     1.797    
    SLICE_X4Y94          FDCE (Remov_fdce_C_CLR)     -0.069     1.728    DAC0/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.118ns (7.527%)  route 1.450ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.450     3.292    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y94          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X4Y94          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.335     1.797    
    SLICE_X4Y94          FDCE (Remov_fdce_C_CLR)     -0.069     1.728    DAC0/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.118ns (7.527%)  route 1.450ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.450     3.292    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y94          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X4Y94          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism             -0.335     1.797    
    SLICE_X4Y94          FDCE (Remov_fdce_C_CLR)     -0.069     1.728    DAC0/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.118ns (7.527%)  route 1.450ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.450     3.292    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y94          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X4Y94          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.335     1.797    
    SLICE_X4Y94          FDCE (Remov_fdce_C_CLR)     -0.069     1.728    DAC0/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.118ns (7.527%)  route 1.450ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.450     3.292    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y94          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X4Y94          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.335     1.797    
    SLICE_X4Y94          FDCE (Remov_fdce_C_CLR)     -0.069     1.728    DAC0/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.118ns (7.527%)  route 1.450ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.450     3.292    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y94          FDCE                                         f  DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.884     2.133    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X4Y94          FDCE                                         r  DAC0/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.335     1.797    
    SLICE_X4Y94          FDCE (Remov_fdce_C_CLR)     -0.069     1.728    DAC0/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.570ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.118ns (7.405%)  route 1.476ns (92.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1557, routed)        0.623     1.724    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.118     1.842 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        1.476     3.318    DAC0/rst_in
    SLICE_X2Y93          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1557, routed)        0.885     2.134    DAC0/clk_in
    SLICE_X2Y93          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.335     1.798    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.050     1.748    DAC0/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  1.570    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.308ns (5.706%)  route 5.090ns (94.294%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.713ns = ( 12.713 - 5.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.634     4.512    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.308     4.820 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.090     9.910    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 f  BUFG_inst/O
                         net (fo=1557, routed)        1.445     9.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    10.854 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.859    12.713    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.204    12.918    
                         clock uncertainty           -0.194    12.724    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    12.460    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  2.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.248ns (5.441%)  route 4.310ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.309ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1557, routed)        1.525     4.198    startup_reset/clk_in
    SLICE_X22Y79         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.248     4.446 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.310     8.756    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1557, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           2.028     8.309    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.204     8.104    
                         clock uncertainty            0.194     8.298    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     8.298    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -8.298    
                         arrival time                           8.756    
  -------------------------------------------------------------------
                         slack                                  0.458    





