m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/simulation/modelsim
vBuffer_top
Z1 !s110 1758045142
!i10b 1
!s100 S?C;S0C5a1kJFT^;FNGQc0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I_@3gnf0<hWOJZ:6Ioe9Zk3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1758019008
8/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/Buffer_top.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/Buffer_top.v
!i122 1
L0 2 60
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1758045141.000000
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/Buffer_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code|/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/Buffer_top.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code
Z8 tCvgOpt 0
n@buffer_top
vfifo_tx
!s110 1758045141
!i10b 1
!s100 okW0WTAQREA=d`607`X[V3
R2
I;>ORKnMob]d4P^RdlG_Zm2
R3
R0
w1758045082
8/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/fifo_tx.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/fifo_tx.v
!i122 0
L0 1 69
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/fifo_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code|/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/fifo_tx.v|
!i113 1
R6
R7
R8
vtb
R1
!i10b 1
!s100 Ec51F>Afz6;Gk^Ln1lDhk0
R2
IZNT:L_kVLj5Xh?KO2V:Q;0
R3
R0
w1758045032
8/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/test/tb.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/test/tb.v
!i122 4
L0 3 301
R4
r1
!s85 0
31
Z9 !s108 1758045142.000000
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/test|/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/test/tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/test
R8
vuart_rx
R1
!i10b 1
!s100 ;WQFYlYZ_1S4EIzaMIZEZ0
R2
Imdjfo88W^o?6XKO17f;ZH0
R3
R0
w1757764159
8/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/UART_RX.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/UART_RX.v
!i122 2
L0 2 116
R4
r1
!s85 0
31
R9
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/UART_RX.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code|/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/UART_RX.v|
!i113 1
R6
R7
R8
vuart_tx
R1
!i10b 1
!s100 :073`UXP^R3VZ3K5IDjzU3
R2
IHS;zNmlmM<_MY1SVfd94U0
R3
R0
w1757999049
8/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/UART_TX.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/UART_TX.v
!i122 3
L0 2 156
R4
r1
!s85 0
31
R9
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/UART_TX.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code|/home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/UART_TX.v|
!i113 1
R6
R7
R8
