--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml sandbox.twx sandbox.ncd -o sandbox.twr sandbox.pcf -ucf
sandbox.ucf

Design file:              sandbox.ncd
Physical constraint file: sandbox.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
A            |    1.351(R)|    1.176(R)|CLK_BUFGP         |   0.000|
B            |    2.125(R)|    0.621(R)|CLK_BUFGP         |   0.000|
NUHM_INPUT<0>|    0.779(R)|    0.576(R)|CLK_BUFGP         |   0.000|
NUHM_INPUT<1>|    1.629(R)|    0.138(R)|CLK_BUFGP         |   0.000|
NUHM_INPUT<2>|    1.232(R)|    0.531(R)|CLK_BUFGP         |   0.000|
NUHM_INPUT<3>|    1.230(R)|    0.566(R)|CLK_BUFGP         |   0.000|
NUHM_INPUT<4>|    0.085(R)|    1.109(R)|CLK_BUFGP         |   0.000|
NUHM_INPUT<5>|    0.636(R)|    0.869(R)|CLK_BUFGP         |   0.000|
NUHM_INPUT<6>|    1.789(R)|    0.290(R)|CLK_BUFGP         |   0.000|
NUHM_INPUT<7>|    1.220(R)|    0.223(R)|CLK_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CO          |   11.583(R)|CLK_BUFGP         |   0.000|
OFL         |   12.598(R)|CLK_BUFGP         |   0.000|
RESULT<0>   |    9.203(R)|CLK_BUFGP         |   0.000|
RESULT<1>   |   10.219(R)|CLK_BUFGP         |   0.000|
RESULT<2>   |   10.606(R)|CLK_BUFGP         |   0.000|
RESULT<3>   |   10.781(R)|CLK_BUFGP         |   0.000|
RESULT<4>   |   10.345(R)|CLK_BUFGP         |   0.000|
RESULT<5>   |   11.300(R)|CLK_BUFGP         |   0.000|
RESULT<6>   |   10.815(R)|CLK_BUFGP         |   0.000|
RESULT<7>   |   11.636(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADD_SUB        |CO             |   10.137|
ADD_SUB        |OFL            |   11.152|
ADD_SUB        |RESULT<0>      |    8.123|
ADD_SUB        |RESULT<1>      |    9.139|
ADD_SUB        |RESULT<2>      |    9.526|
ADD_SUB        |RESULT<3>      |    9.701|
ADD_SUB        |RESULT<4>      |    9.310|
ADD_SUB        |RESULT<5>      |   10.037|
ADD_SUB        |RESULT<6>      |    9.369|
ADD_SUB        |RESULT<7>      |   10.190|
---------------+---------------+---------+


Analysis completed Tue Dec 12 14:01:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



