# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv -CFLAGS -DMEM_DEPTH=1048576 -DMEM_PATH=_/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/data/test2.x_ --cc /Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/code/fetch.sv /Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/code/memory.sv /Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/code/pd1.sv /Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/clockgen.sv /Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/design_wrapper.sv /Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/test_pd.sv --exe /Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/test_pd.cpp -I/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design -I/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/code -I/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests -top-module top --Mdir /Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd +define+MEM_PATH=_/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/data/test2.x_ +define+TEST_VECTOR=_/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=_test2.trace_ +define+LINE_COUNT=39 +define+PATTERN_FILE=_/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/data/test2.pattern_ +define+PATTERN_LINE_COUNT=39 +define+PATTERN_DUMP_FILE=_test2.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=2 +define+VCD_FILE=_test2.vcd_ +define+TIMEOUT=50000"
S      1000 77585523  1759253150           0  1759253150           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/code/fetch.sv"
S      2333 77585524  1759253150           0  1759253150           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/code/memory.sv"
S      1148 77589748  1759253851           0  1759253851           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/code/pd1.sv"
S       331 75994061  1758726387           0  1758726387           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/design_wrapper.sv"
S       403 77585526  1759253150           0  1759253150           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/design/probes.svh"
T      2876 76936758  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop.cpp"
T      3478 76936757  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop.h"
T      2094 76936767  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop.mk"
T       489 76936756  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop__ConstPool_0.cpp"
T       923 76936755  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       698 76936754  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633 76936759  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1264 76936752  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1100 76936753  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop__Syms.h"
T      1176 76936761  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop___024root.h"
T      1523 76936764  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T      5347 76936765  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0.cpp"
T     61092 76936763  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       620 76936762  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       773 76936760  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop__pch.h"
T      3650 76936768  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1763 76936766  1759257544           0  1759257544           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/sim/verilator/test_pd/Vtop_classes.mk"
S       974 77585527  1759253150           0  1759253150           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/clockgen.sv"
S       139 75994082  1758726387           0  1758726387           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/fields.h"
S      1580 75994083  1758726387           0  1758726387           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/pattern_check.h"
S       523 75994085  1758726387           0  1758726387           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/pattern_dump.h"
S      1377 75994086  1758726387           0  1758726387           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/tasks.h"
S       663 75994090  1758726387           0  1758726387           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/test_pd.sv"
S       579 75994093  1758726387           0  1758726387           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/trace_dump.h"
S       627 75994094  1758726387           0  1758726387           0 "/Users/dvinitsk/workspace/github.com/dvinitsk/EECS-4201-project/project/pd1/verif/tests/tracegen.v"
S  10869344 71686715  1757352716           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 71686834  1757352716           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 71686835  1757352716           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
