---
title: "RTL Implementation & FPGA-Proven Verification of a Direct-Mapped Cache-RAM System with FSM Control Logic"
description: "This project involves the RTL design and verification of a direct-mapped cache memory system integrated with RAM and a control unit, implemented using Xilinx Vivado. The system supports a 15-bit address input, managing a 128-bit cache line with 1024 entries."
github: "https://github.com/muhammadfarhan720/DirectCacheRAMInterfaceRTL"
layout: single
order: 6
---

## Project Overview

- **HDL programming**: Verilog
- **Block RAM**: 1.5 
- **LUT count**: 5358
- **Distributed FF count**: 4098
- **Total power estimate**: 151 mw 
