// Seed: 3292398793
module module_0 (
    input  tri0  id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri   id_4,
    input  tri0  id_5,
    output wire  id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign module_1.type_5 = 0;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    output wire id_8,
    output wire id_9,
    input uwire id_10,
    output supply1 id_11,
    inout tri1 id_12,
    input wand id_13,
    input wand id_14
);
  always @(posedge 1 | id_3 == id_13) repeat (1 + 1'd0 ^ 1) if (id_0) id_6 = id_14;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_11,
      id_4,
      id_4,
      id_4,
      id_2
  );
endmodule
