verilog xil_defaultlib --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/6180/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/a08d/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/6851/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/82bb/hdl/verilog" \
"../../../bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/sim/design_2_zynq_ultra_ps_e_0_0_vip_wrapper.v" \

sv xil_defaultlib --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/6180/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/a08d/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/6851/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/82bb/hdl/verilog" \
"../../../bd/design_2/ipshared/23a4/src/Combinatorial_Dispatcher.sv" \
"../../../bd/design_2/ipshared/23a4/src/Combinatorial_FP.sv" \
"../../../bd/design_2/ipshared/23a4/src/Combinatorial_Selector.sv" \
"../../../bd/design_2/ipshared/23a4/src/ConfigurationPort.sv" \
"../../../bd/design_2/ipshared/23a4/src/Dispatcher.sv" \
"../../../bd/design_2/ipshared/23a4/src/EDF.sv" \
"../../../bd/design_2/ipshared/23a4/src/FP.sv" \
"../../../bd/design_2/ipshared/23a4/src/MaxSelector.sv" \
"../../../bd/design_2/ipshared/23a4/src/MemGuard.sv" \
"../../../bd/design_2/ipshared/23a4/src/NonAXIDomain.sv" \
"../../../bd/design_2/ipshared/23a4/src/Packetizer.sv" \
"../../../bd/design_2/ipshared/23a4/src/Queue.sv" \
"../../../bd/design_2/ipshared/23a4/src/Scheduler.sv" \
"../../../bd/design_2/ipshared/23a4/src/Selector.sv" \
"../../../bd/design_2/ipshared/23a4/src/Seralizer.sv" \
"../../../bd/design_2/ipshared/23a4/src/TDMA.sv" \
"../../../bd/design_2/ipshared/23a4/src/MemorEDF.sv" \
"../../../bd/design_2/ip/design_2_MemorEDF_0_0/sim/design_2_MemorEDF_0_0.sv" \

verilog xil_defaultlib --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/6180/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/a08d/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/6851/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/82bb/hdl/verilog" \
"../../../bd/design_2/sim/design_2.v" \
"../../../bd/design_2/ip/design_2_ila_0_0/sim/design_2_ila_0_0.v" \
"../../../bd/design_2/ipshared/ab57/hdl/AXI_PerfectTranslator_v1_0_S00_AXI.v" \
"../../../bd/design_2/ipshared/ab57/hdl/AXI_PerfectTranslator_v1_0_M00_AXI.v" \
"../../../bd/design_2/ipshared/ab57/hdl/AXI_PerfectTranslator_v1_0.v" \
"../../../bd/design_2/ip/design_2_AXI_PerfectTranslator_0_0/sim/design_2_AXI_PerfectTranslator_0_0.v" \
"../../../bd/design_2/ip/design_2_AXI_PerfectTranslator_0_1/sim/design_2_AXI_PerfectTranslator_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
