$date
	Sat May 29 16:54:06 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ din $end
$var reg 1 % reset $end
$scope module dut1 $end
$var wire 1 # clk $end
$var wire 1 $ din $end
$var wire 1 % reset $end
$var wire 1 ! qbar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#1
1%
#4
0%
#5
0!
1"
1$
1#
#8
0$
#10
0#
#13
1$
#15
1#
#20
0#
#25
1#
#28
