
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 1.99

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.31 source latency delay_line[1][1]$_DFFE_PN0P_/CLK ^
  -0.29 target latency result[6]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: result[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.11    0.57    0.77 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net31 (net)
                  0.11    0.00    0.77 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    52    0.23    0.26    0.27    1.05 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.26    0.00    1.05 ^ result[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.05   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.17    0.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.30 ^ result[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.30   clock reconvergence pessimism
                          0.39    0.70   library removal time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: data_valid (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v data_valid (in)
                                         data_valid (net)
                  0.00    0.00    0.20 v input9/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.08    0.28 v input9/X (sky130_fd_sc_hd__clkbuf_1)
                                         net10 (net)
                  0.04    0.00    0.28 v data_out_valid$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.28   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.04    0.09    0.17    0.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    0.30 ^ data_out_valid$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.04    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: delay_line[3][7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.11    0.57    0.77 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net31 (net)
                  0.11    0.00    0.77 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    52    0.23    0.26    0.27    1.05 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.26    0.01    1.06 ^ delay_line[3][7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.06   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.04    0.09    0.17    5.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    5.30 ^ delay_line[3][7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.30   clock reconvergence pessimism
                          0.17    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: delay_line[0][2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.17    0.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.30 ^ delay_line[0][2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.02    0.09    0.43    0.74 v delay_line[0][2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         delay_line[0][2] (net)
                  0.09    0.00    0.74 v _282_/A (sky130_fd_sc_hd__fa_1)
     1    0.01    0.09    0.51    1.25 v _282_/SUM (sky130_fd_sc_hd__fa_1)
                                         _111_ (net)
                  0.09    0.00    1.25 v _283_/B (sky130_fd_sc_hd__fa_1)
     2    0.01    0.09    0.54    1.79 ^ _283_/SUM (sky130_fd_sc_hd__fa_1)
                                         _114_ (net)
                  0.09    0.00    1.79 ^ _169_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.04    0.06    1.85 v _169_/Y (sky130_fd_sc_hd__inv_1)
                                         _142_ (net)
                  0.04    0.00    1.85 v _298_/A (sky130_fd_sc_hd__fa_1)
     2    0.01    0.10    0.45    2.30 v _298_/COUT (sky130_fd_sc_hd__fa_1)
                                         _145_ (net)
                  0.10    0.00    2.30 v _226_/A (sky130_fd_sc_hd__nor2b_1)
     2    0.01    0.15    0.17    2.48 ^ _226_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _071_ (net)
                  0.15    0.00    2.48 ^ _227_/A2 (sky130_fd_sc_hd__o211ai_1)
     2    0.00    0.09    0.11    2.59 v _227_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _072_ (net)
                  0.09    0.00    2.59 v _229_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.07    0.23    2.82 v _229_/X (sky130_fd_sc_hd__a21o_1)
                                         _074_ (net)
                  0.07    0.00    2.82 v _278_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.18    3.01 v _278_/X (sky130_fd_sc_hd__and3_1)
                                         _107_ (net)
                  0.04    0.00    3.01 v _281_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.19    0.21    3.22 ^ _281_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _050_ (net)
                  0.19    0.00    3.22 ^ result[9]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.22   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.04    0.09    0.17    5.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    5.30 ^ result[9]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.30   clock reconvergence pessimism
                         -0.09    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  1.99   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: delay_line[3][7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.11    0.57    0.77 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net31 (net)
                  0.11    0.00    0.77 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    52    0.23    0.26    0.27    1.05 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.26    0.01    1.06 ^ delay_line[3][7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.06   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.04    0.09    0.17    5.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    5.30 ^ delay_line[3][7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.30   clock reconvergence pessimism
                          0.17    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: delay_line[0][2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.17    0.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.10    0.00    0.30 ^ delay_line[0][2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.02    0.09    0.43    0.74 v delay_line[0][2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         delay_line[0][2] (net)
                  0.09    0.00    0.74 v _282_/A (sky130_fd_sc_hd__fa_1)
     1    0.01    0.09    0.51    1.25 v _282_/SUM (sky130_fd_sc_hd__fa_1)
                                         _111_ (net)
                  0.09    0.00    1.25 v _283_/B (sky130_fd_sc_hd__fa_1)
     2    0.01    0.09    0.54    1.79 ^ _283_/SUM (sky130_fd_sc_hd__fa_1)
                                         _114_ (net)
                  0.09    0.00    1.79 ^ _169_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.04    0.06    1.85 v _169_/Y (sky130_fd_sc_hd__inv_1)
                                         _142_ (net)
                  0.04    0.00    1.85 v _298_/A (sky130_fd_sc_hd__fa_1)
     2    0.01    0.10    0.45    2.30 v _298_/COUT (sky130_fd_sc_hd__fa_1)
                                         _145_ (net)
                  0.10    0.00    2.30 v _226_/A (sky130_fd_sc_hd__nor2b_1)
     2    0.01    0.15    0.17    2.48 ^ _226_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _071_ (net)
                  0.15    0.00    2.48 ^ _227_/A2 (sky130_fd_sc_hd__o211ai_1)
     2    0.00    0.09    0.11    2.59 v _227_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _072_ (net)
                  0.09    0.00    2.59 v _229_/A2 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.07    0.23    2.82 v _229_/X (sky130_fd_sc_hd__a21o_1)
                                         _074_ (net)
                  0.07    0.00    2.82 v _278_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.18    3.01 v _278_/X (sky130_fd_sc_hd__and3_1)
                                         _107_ (net)
                  0.04    0.00    3.01 v _281_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.19    0.21    3.22 ^ _281_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _050_ (net)
                  0.19    0.00    3.22 ^ result[9]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.22   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.04    0.09    0.17    5.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    5.30 ^ result[9]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.30   clock reconvergence pessimism
                         -0.09    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  1.99   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.009539008140564

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.496762990951538

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6745

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.034736841917037964

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.04944799840450287

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7025

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: delay_line[0][2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    0.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ delay_line[0][2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.43    0.74 v delay_line[0][2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.51    1.25 v _282_/SUM (sky130_fd_sc_hd__fa_1)
   0.54    1.79 ^ _283_/SUM (sky130_fd_sc_hd__fa_1)
   0.06    1.85 v _169_/Y (sky130_fd_sc_hd__inv_1)
   0.45    2.30 v _298_/COUT (sky130_fd_sc_hd__fa_1)
   0.17    2.48 ^ _226_/Y (sky130_fd_sc_hd__nor2b_1)
   0.11    2.59 v _227_/Y (sky130_fd_sc_hd__o211ai_1)
   0.23    2.82 v _229_/X (sky130_fd_sc_hd__a21o_1)
   0.18    3.01 v _278_/X (sky130_fd_sc_hd__and3_1)
   0.21    3.22 ^ _281_/Y (sky130_fd_sc_hd__o31ai_1)
   0.00    3.22 ^ result[9]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           3.22   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    5.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.30 ^ result[9]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.30   clock reconvergence pessimism
  -0.09    5.21   library setup time
           5.21   data required time
---------------------------------------------------------
           5.21   data required time
          -3.22   data arrival time
---------------------------------------------------------
           1.99   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: result[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ result[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.34    0.64 ^ result[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.75 ^ _268_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.75 ^ result[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.75   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ result[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.29   clock reconvergence pessimism
  -0.03    0.26   library hold time
           0.26   data required time
---------------------------------------------------------
           0.26   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2979

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3041

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.2192

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.9937

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
61.931536

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.57e-04   8.28e-05   6.06e-10   6.40e-04  34.1%
Combinational          4.79e-04   5.15e-04   6.12e-10   9.94e-04  52.9%
Clock                  1.13e-04   1.32e-04   4.45e-11   2.45e-04  13.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-03   7.30e-04   1.26e-09   1.88e-03 100.0%
                          61.1%      38.9%       0.0%
