// This module determines the velocity
// of the flappy bird.
// Inputs: UserInput -- 1 if flappy bird should travel up
// and 0 if flappy bird should fall down.
// Inputs: CLK, RST.
// Outputs: velocity, as a binary value between -3 and 3

module kinematics(velocity, UserInput, CLK, RST);
		
		
		output logic [2:0] velocity; // Velocity is signed in two's complement form
		input logic UserInput, CLK, RST;
		
		enum logic [2:0] {zero = 3'b000, one = 3'b001, two = 3'b010, three = 3'b011
								none = 3'b111, ntwo = 3'b110, nthree = 3'b101} ps, ns;
								
		// ps represents present velocity of flappy bird, an input of 1 to a positive
		// velocity will cause the velocity to increase (limited to 3 pixels/second).
		// an input of 0 will reset the velocity to 0 when ps = positive.
		// an input of 1 to a negative velocity will also increase its magnitude, and
		// a 1 would reset the negative velocity to 0.
		always_comb begin
					case (ps)
									zero:	if (UserInput) ns = one;
											else ns = none;
									one:	if (UserInput) ns = two;
											else ns = zero;
									two:	if (UserInput) ns = three;
											else ns = zero;
									three:if (UserInput) ns = three;
											else ns = zero;
									none:	if (UserInput) ns = zero;
											else ns = ntwo;
									ntwo: if (UserInput) ns = zero;
											else ns = nthree;
									nthree:if(UserInput) ns = zero;
											else ns = nthree;
								
					endcase
		end
		
		// Output logic - could also be implemented as another always_comb block
		// Output is set to bit value of present state.
		assign velocity = ps;
		// D Flip Flop implementation (DFFs)
		always_ff @(posedge clk) begin
					if (reset)
								ps <= zero; //Returns to b101 state when reset is active
					else
								ps <= ns; //Otherwise, advances to next state in state diagram
		end
		
endmodule


// Simulation testbench for kinematics module.
module kinematics_testbench();

		logic UserInput, CLK, RST;
		logic [2:0] velocity;
		
		kinematics dut (velocity, UserInput, CLK, RST);
		
		
		parameter CLOCK_PERIOD=100;
			initial begin
						clk <= 0;
						forever #(CLOCK_PERIOD/2) clk <= ~clk;//toggle the clock indefinitely
			end 
   
			// Set up the inputs to the design.  Each line represents a clock cycle 
			// Simulation sends the state machine into all four possible states
			initial begin
																@(posedge clk);
						 reset <= 1;    					@(posedge clk); // Always reset FSMs at start
						 reset <= 0; 				   	@(posedge clk);
																@(posedge clk);
																@(posedge clk);
						p1press = 1; p2press = 1;		@(posedge clk);
																@(posedge clk); // out = 00
																@(posedge clk);
						p1press = 0; p2press = 0;		@(posedge clk);
																@(posedge clk); // out = 00
						p2press = 1; p1press = 0;		@(posedge clk);
																@(posedge clk);// out = 10
						p2press = 1; p1press = 0;		@(posedge clk);// out = 00
																@(posedge clk);
						p2press = 1; p1press = 1;		@(posedge clk);
																@(posedge clk);
						p2press = 0; p1press = 1;		@(posedge clk);
																@(posedge clk);
						p2press = 1; p1press = 0;		@(posedge clk);
																@(posedge clk);
																@(posedge clk);
																@(posedge clk);
																@(posedge clk);
			$stop; // End the simulation.
	end
endmodule

		
		
		
		
		
		
		
		
		
		
		