{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592330867309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592330867316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 20:07:47 2020 " "Processing started: Tue Jun 16 20:07:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592330867316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330867316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sycy_projekt -c sycy_projekt " "Command: quartus_map --read_settings_files=on --write_settings_files=off sycy_projekt -c sycy_projekt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330867316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592330868227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592330868227 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu.qsys " "Elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330876795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:00 Progress: Loading sycy_projekt/cpu.qsys " "2020.06.16.20:08:00 Progress: Loading sycy_projekt/cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330880571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:01 Progress: Reading input file " "2020.06.16.20:08:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330881207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:01 Progress: Adding clk_0 \[clock_source 19.1\] " "2020.06.16.20:08:01 Progress: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330881280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:01 Progress: Parameterizing module clk_0 " "2020.06.16.20:08:01 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330881997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:01 Progress: Adding hulk_finder_0 \[hulk_finder 1.0\] " "2020.06.16.20:08:01 Progress: Adding hulk_finder_0 \[hulk_finder 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Parameterizing module hulk_finder_0 " "2020.06.16.20:08:02 Progress: Parameterizing module hulk_finder_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Adding hulk_finder_v2_0 \[hulk_finder_v2 1.0\] " "2020.06.16.20:08:02 Progress: Adding hulk_finder_v2_0 \[hulk_finder_v2 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Parameterizing module hulk_finder_v2_0 " "2020.06.16.20:08:02 Progress: Parameterizing module hulk_finder_v2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 19.1\] " "2020.06.16.20:08:02 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Parameterizing module jtag_uart_0 " "2020.06.16.20:08:02 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 19.1\] " "2020.06.16.20:08:02 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Parameterizing module nios2_gen2_0 " "2020.06.16.20:08:02 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\] " "2020.06.16.20:08:02 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Parameterizing module onchip_memory2_0 " "2020.06.16.20:08:02 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 19.1\] " "2020.06.16.20:08:02 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Parameterizing module performance_counter_0 " "2020.06.16.20:08:02 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Adding pio_0 \[altera_avalon_pio 19.1\] " "2020.06.16.20:08:02 Progress: Adding pio_0 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Parameterizing module pio_0 " "2020.06.16.20:08:02 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Adding pio_1 \[altera_avalon_pio 19.1\] " "2020.06.16.20:08:02 Progress: Adding pio_1 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Parameterizing module pio_1 " "2020.06.16.20:08:02 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Building connections " "2020.06.16.20:08:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Parameterizing connections " "2020.06.16.20:08:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:02 Progress: Validating " "2020.06.16.20:08:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330882632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:08:03 Progress: Done reading input file " "2020.06.16.20:08:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330883787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330884603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330884604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH " "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330885572 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330890385 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330890385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hulk_finder_v2_0: \"cpu\" instantiated hulk_finder_v2 \"hulk_finder_v2_0\" " "Hulk_finder_v2_0: \"cpu\" instantiated hulk_finder_v2 \"hulk_finder_v2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330890717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330890729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0003_jtag_uart_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0003_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0003_jtag_uart_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0003_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330890729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330891079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330891101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"cpu\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"cpu\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330891740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'cpu_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'cpu_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330891748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory2_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0004_onchip_memory2_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0004_onchip_memory2_0_gen//cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory2_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0004_onchip_memory2_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0004_onchip_memory2_0_gen//cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330891748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'cpu_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'cpu_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'cpu_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'cpu_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=cpu_performance_counter_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0005_performance_counter_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0005_performance_counter_0_gen//cpu_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=cpu_performance_counter_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0005_performance_counter_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0005_performance_counter_0_gen//cpu_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'cpu_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'cpu_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"cpu\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"cpu\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'cpu_pio_0' " "Pio_0: Starting RTL generation for module 'cpu_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0006_pio_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0006_pio_0_gen//cpu_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0006_pio_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0006_pio_0_gen//cpu_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'cpu_pio_0' " "Pio_0: Done RTL generation for module 'cpu_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"cpu\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"cpu\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'cpu_pio_1' " "Pio_1: Starting RTL generation for module 'cpu_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_1 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0007_pio_1_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0007_pio_1_gen//cpu_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_1 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0007_pio_1_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0007_pio_1_gen//cpu_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'cpu_pio_1' " "Pio_1: Done RTL generation for module 'cpu_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"cpu\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"cpu\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_translator: \"cpu\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\" " "Nios2_gen2_0_custom_instruction_master_translator: \"cpu\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"cpu\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\" " "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"cpu\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"cpu\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\" " "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"cpu\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330892892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330895980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330896302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330896655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330896932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330897227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330897548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330899935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330899943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330899951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330899972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec E:/QuartusLite/quartus/bin64//perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0013_cpu_gen/ --quartus_bindir=E:/QuartusLite/quartus/bin64/ --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0013_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec E:/QuartusLite/quartus/bin64//perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0013_cpu_gen/ --quartus_bindir=E:/QuartusLite/quartus/bin64/ --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6393470696102291442.dir/0013_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330899972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:08:20 (*) Starting Nios II generation " "Cpu: # 2020.06.16 20:08:20 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:08:20 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.06.16 20:08:20 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:08:20 (*)   Creating all objects for CPU " "Cpu: # 2020.06.16 20:08:20 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:08:21 (*)   Generating RTL from CPU objects " "Cpu: # 2020.06.16 20:08:21 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:08:21 (*)   Creating plain-text RTL " "Cpu: # 2020.06.16 20:08:21 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:08:21 (*) Done Nios II generation " "Cpu: # 2020.06.16 20:08:21 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330901980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330902000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330902001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330902538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330902543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done \"cpu\" with 33 modules, 46 files " "Cpu: Done \"cpu\" with 33 modules, 46 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330902543 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu.qsys " "Finished elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330903565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teadecryptor.v 1 1 " "Found 1 design units, including 1 entities, in source file teadecryptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 teaDecryptor " "Found entity 1: teaDecryptor" {  } { { "teaDecryptor.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/teaDecryptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleteablock.v 1 1 " "Found 1 design units, including 1 entities, in source file singleteablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleTeaBlock " "Found entity 1: singleTeaBlock" {  } { { "singleTeaBlock.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/singleTeaBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "random_generator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/random_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdfcheckerfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file pdfcheckerfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pdfCheckerFsm " "Found entity 1: pdfCheckerFsm" {  } { { "pdfCheckerFsm.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/pdfCheckerFsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hulkfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file hulkfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hulkFinder " "Found entity 1: hulkFinder" {  } { { "hulkFinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/hulkFinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebittoasciidecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebittoasciidecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitToAsciiDecoder " "Found entity 1: fiveBitToAsciiDecoder" {  } { { "fiveBitToAsciiDecoder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/fiveBitToAsciiDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/synthesis/cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "cpu/synthesis/submodules/cpu_irq_mapper.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_mux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903784 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cpu_mm_interconnect_0_cmd_mux_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_demux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330903802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330903802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_004_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903802 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_004 " "Found entity 2: cpu_mm_interconnect_0_router_004" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330903804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330903804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903805 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330903807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330903807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_001_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903808 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_001 " "Found entity 2: cpu_mm_interconnect_0_router_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330903810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330903810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903810 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "cpu/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "cpu/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_1 " "Found entity 1: cpu_pio_1" {  } { { "cpu/synthesis/submodules/cpu_pio_1.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_0 " "Found entity 1: cpu_pio_0" {  } { { "cpu/synthesis/submodules/cpu_pio_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_performance_counter_0 " "Found entity 1: cpu_performance_counter_0" {  } { { "cpu/synthesis/submodules/cpu_performance_counter_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_onchip_memory2_0 " "Found entity 1: cpu_onchip_memory2_0" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0 " "Found entity 1: cpu_nios2_gen2_0" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_gen2_0_cpu " "Found entity 21: cpu_nios2_gen2_0_cpu" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: cpu_nios2_gen2_0_cpu_test_bench" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_0_sim_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903884 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_0_scfifo_w " "Found entity 2: cpu_jtag_uart_0_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903884 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_0_sim_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903884 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_0_scfifo_r " "Found entity 4: cpu_jtag_uart_0_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903884 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart_0 " "Found entity 5: cpu_jtag_uart_0" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hulkfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hulkfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hulkFinder " "Found entity 1: hulkFinder" {  } { { "cpu/synthesis/submodules/hulkFinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/hulkFinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sycy_projekt.v 1 1 " "Found 1 design units, including 1 entities, in source file sycy_projekt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sycy_projekt " "Found entity 1: sycy_projekt" {  } { { "sycy_projekt.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/sycy_projekt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592330903897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903897 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu cpu.v(6) " "Verilog HDL error at cpu.v(6): module \"cpu\" cannot be declared more than once" {  } { { "db/ip/cpu/cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330903963 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu cpu.v(6) " "HDL info at cpu.v(6): see declaration for object \"cpu\"" {  } { { "cpu/synthesis/cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/cpu.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330903964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903964 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "Verilog HDL error at altera_avalon_sc_fifo.v(21): module \"altera_avalon_sc_fifo\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330903976 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "HDL info at altera_avalon_sc_fifo.v(21): see declaration for object \"altera_avalon_sc_fifo\"" {  } { { "cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330903977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903977 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_customins_master_translator altera_customins_master_translator.v(23) " "Verilog HDL error at altera_customins_master_translator.v(23): module \"altera_customins_master_translator\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_customins_master_translator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_customins_master_translator.v" 23 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330903986 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_customins_master_translator altera_customins_master_translator.v(23) " "HDL info at altera_customins_master_translator.v(23): see declaration for object \"altera_customins_master_translator\"" {  } { { "cpu/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_customins_master_translator.v" 23 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330903986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_customins_master_translator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_customins_master_translator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903986 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_customins_slave_translator altera_customins_slave_translator.sv(23) " "Verilog HDL error at altera_customins_slave_translator.sv(23): module \"altera_customins_slave_translator\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 23 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330903993 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_customins_slave_translator altera_customins_slave_translator.sv(23) " "HDL info at altera_customins_slave_translator.sv(23): see declaration for object \"altera_customins_slave_translator\"" {  } { { "cpu/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_customins_slave_translator.sv" 23 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330903994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_customins_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_customins_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903994 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "Verilog HDL error at altera_merlin_arbitrator.sv(103): module \"altera_merlin_arbitrator\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330903996 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "HDL info at altera_merlin_arbitrator.sv(103): see declaration for object \"altera_merlin_arbitrator\"" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330903996 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(228) " "Ignored design unit \"altera_merlin_arb_adder\" at altera_merlin_arbitrator.sv(228) due to previous errors" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330903996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330903996 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module \"altera_merlin_burst_uncompressor\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904004 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object \"altera_merlin_burst_uncompressor\"" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904005 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "Verilog HDL error at altera_merlin_master_agent.sv(28): module \"altera_merlin_master_agent\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904014 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "HDL info at altera_merlin_master_agent.sv(28): see declaration for object \"altera_merlin_master_agent\"" {  } { { "cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904015 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "Verilog HDL error at altera_merlin_master_translator.sv(32): module \"altera_merlin_master_translator\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904024 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "HDL info at altera_merlin_master_translator.sv(32): see declaration for object \"altera_merlin_master_translator\"" {  } { { "cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904025 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "Verilog HDL error at altera_merlin_slave_agent.sv(34): module \"altera_merlin_slave_agent\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904035 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "HDL info at altera_merlin_slave_agent.sv(34): see declaration for object \"altera_merlin_slave_agent\"" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904036 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "Verilog HDL error at altera_merlin_slave_translator.sv(35): module \"altera_merlin_slave_translator\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904046 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "HDL info at altera_merlin_slave_translator.sv(35): see declaration for object \"altera_merlin_slave_translator\"" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904047 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904059 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904060 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904067 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904068 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_irq_mapper.sv E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_irq_mapper.sv " "File \"e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_irq_mapper.sv\" is a duplicate of already analyzed file \"E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1592330904074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904075 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_jtag_uart_0_sim_scfifo_w cpu_jtag_uart_0.v(21) " "Verilog HDL error at cpu_jtag_uart_0.v(21): module \"cpu_jtag_uart_0_sim_scfifo_w\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904087 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_jtag_uart_0_sim_scfifo_w cpu_jtag_uart_0.v(21) " "HDL info at cpu_jtag_uart_0.v(21): see declaration for object \"cpu_jtag_uart_0_sim_scfifo_w\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904087 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_jtag_uart_0_scfifo_w cpu_jtag_uart_0.v(78) " "Ignored design unit \"cpu_jtag_uart_0_scfifo_w\" at cpu_jtag_uart_0.v(78) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 78 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904088 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_jtag_uart_0_sim_scfifo_r cpu_jtag_uart_0.v(164) " "Ignored design unit \"cpu_jtag_uart_0_sim_scfifo_r\" at cpu_jtag_uart_0.v(164) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 164 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904088 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_jtag_uart_0_scfifo_r cpu_jtag_uart_0.v(243) " "Ignored design unit \"cpu_jtag_uart_0_scfifo_r\" at cpu_jtag_uart_0.v(243) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 243 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904088 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_jtag_uart_0 cpu_jtag_uart_0.v(331) " "Ignored design unit \"cpu_jtag_uart_0\" at cpu_jtag_uart_0.v(331) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 331 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904089 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_mm_interconnect_0 cpu_mm_interconnect_0.v(9) " "Verilog HDL error at cpu_mm_interconnect_0.v(9): module \"cpu_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904112 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_mm_interconnect_0 cpu_mm_interconnect_0.v(9) " "HDL info at cpu_mm_interconnect_0.v(9): see declaration for object \"cpu_mm_interconnect_0\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904113 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_mm_interconnect_0_avalon_st_adapter cpu_mm_interconnect_0_avalon_st_adapter.v(9) " "Verilog HDL error at cpu_mm_interconnect_0_avalon_st_adapter.v(9): module \"cpu_mm_interconnect_0_avalon_st_adapter\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904116 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_mm_interconnect_0_avalon_st_adapter cpu_mm_interconnect_0_avalon_st_adapter.v(9) " "HDL info at cpu_mm_interconnect_0_avalon_st_adapter.v(9): see declaration for object \"cpu_mm_interconnect_0_avalon_st_adapter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904117 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1592330904119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904119 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv " "File \"e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1592330904127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904127 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv " "File \"e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1592330904129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904129 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv " "File \"e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1592330904131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904131 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv " "File \"e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1592330904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330904150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330904150 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_mm_interconnect_0_router_default_decode cpu_mm_interconnect_0_router.sv(45) " "Verilog HDL error at cpu_mm_interconnect_0_router.sv(45): module \"cpu_mm_interconnect_0_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904150 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_mm_interconnect_0_router_default_decode cpu_mm_interconnect_0_router.sv(45) " "HDL info at cpu_mm_interconnect_0_router.sv(45): see declaration for object \"cpu_mm_interconnect_0_router_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904150 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_mm_interconnect_0_router cpu_mm_interconnect_0_router.sv(84) " "Ignored design unit \"cpu_mm_interconnect_0_router\" at cpu_mm_interconnect_0_router.sv(84) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330904153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330904154 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_mm_interconnect_0_router_001_default_decode cpu_mm_interconnect_0_router_001.sv(45) " "Verilog HDL error at cpu_mm_interconnect_0_router_001.sv(45): module \"cpu_mm_interconnect_0_router_001_default_decode\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_mm_interconnect_0_router_001_default_decode cpu_mm_interconnect_0_router_001.sv(45) " "HDL info at cpu_mm_interconnect_0_router_001.sv(45): see declaration for object \"cpu_mm_interconnect_0_router_001_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904154 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_mm_interconnect_0_router_001 cpu_mm_interconnect_0_router_001.sv(84) " "Ignored design unit \"cpu_mm_interconnect_0_router_001\" at cpu_mm_interconnect_0_router_001.sv(84) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330904157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330904157 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_mm_interconnect_0_router_002_default_decode cpu_mm_interconnect_0_router_002.sv(45) " "Verilog HDL error at cpu_mm_interconnect_0_router_002.sv(45): module \"cpu_mm_interconnect_0_router_002_default_decode\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904157 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_mm_interconnect_0_router_002_default_decode cpu_mm_interconnect_0_router_002.sv(45) " "HDL info at cpu_mm_interconnect_0_router_002.sv(45): see declaration for object \"cpu_mm_interconnect_0_router_002_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904157 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_mm_interconnect_0_router_002 cpu_mm_interconnect_0_router_002.sv(84) " "Ignored design unit \"cpu_mm_interconnect_0_router_002\" at cpu_mm_interconnect_0_router_002.sv(84) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330904160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592330904161 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_mm_interconnect_0_router_004_default_decode cpu_mm_interconnect_0_router_004.sv(45) " "Verilog HDL error at cpu_mm_interconnect_0_router_004.sv(45): module \"cpu_mm_interconnect_0_router_004_default_decode\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904161 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_mm_interconnect_0_router_004_default_decode cpu_mm_interconnect_0_router_004.sv(45) " "HDL info at cpu_mm_interconnect_0_router_004.sv(45): see declaration for object \"cpu_mm_interconnect_0_router_004_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904161 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_mm_interconnect_0_router_004 cpu_mm_interconnect_0_router_004.sv(84) " "Ignored design unit \"cpu_mm_interconnect_0_router_004\" at cpu_mm_interconnect_0_router_004.sv(84) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904161 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv " "File \"e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1592330904164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv " "File \"e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1592330904175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904175 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv " "File \"e:/polibuda/sycy/sycy_reference_model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1592330904184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904184 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_nios2_gen2_0 cpu_nios2_gen2_0.v(9) " "Verilog HDL error at cpu_nios2_gen2_0.v(9): module \"cpu_nios2_gen2_0\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904191 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_nios2_gen2_0 cpu_nios2_gen2_0.v(9) " "HDL info at cpu_nios2_gen2_0.v(9): see declaration for object \"cpu_nios2_gen2_0\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904192 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_nios2_gen2_0_cpu_register_bank_a_module cpu_nios2_gen2_0_cpu.v(21) " "Verilog HDL error at cpu_nios2_gen2_0_cpu.v(21): module \"cpu_nios2_gen2_0_cpu_register_bank_a_module\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904199 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_nios2_gen2_0_cpu_register_bank_a_module cpu_nios2_gen2_0_cpu.v(21) " "HDL info at cpu_nios2_gen2_0_cpu.v(21): see declaration for object \"cpu_nios2_gen2_0_cpu_register_bank_a_module\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904199 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_register_bank_b_module cpu_nios2_gen2_0_cpu.v(87) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_register_bank_b_module\" at cpu_nios2_gen2_0_cpu.v(87) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 87 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904199 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_debug cpu_nios2_gen2_0_cpu.v(153) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_debug\" at cpu_nios2_gen2_0_cpu.v(153) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 153 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904199 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_break cpu_nios2_gen2_0_cpu.v(295) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_break\" at cpu_nios2_gen2_0_cpu.v(295) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 295 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904200 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_xbrk cpu_nios2_gen2_0_cpu.v(588) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\" at cpu_nios2_gen2_0_cpu.v(588) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 588 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904200 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_dbrk cpu_nios2_gen2_0_cpu.v(795) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\" at cpu_nios2_gen2_0_cpu.v(795) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 795 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904201 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_itrace cpu_nios2_gen2_0_cpu.v(982) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_itrace\" at cpu_nios2_gen2_0_cpu.v(982) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 982 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904201 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_td_mode cpu_nios2_gen2_0_cpu.v(1115) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_td_mode\" at cpu_nios2_gen2_0_cpu.v(1115) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1115 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904201 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_dtrace cpu_nios2_gen2_0_cpu.v(1183) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\" at cpu_nios2_gen2_0_cpu.v(1183) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1183 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904201 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt cpu_nios2_gen2_0_cpu.v(1265) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" at cpu_nios2_gen2_0_cpu.v(1265) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1265 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904201 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc cpu_nios2_gen2_0_cpu.v(1337) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" at cpu_nios2_gen2_0_cpu.v(1337) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1337 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904202 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc cpu_nios2_gen2_0_cpu.v(1380) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" at cpu_nios2_gen2_0_cpu.v(1380) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1380 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904202 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo cpu_nios2_gen2_0_cpu.v(1427) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo\" at cpu_nios2_gen2_0_cpu.v(1427) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1427 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904202 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_pib cpu_nios2_gen2_0_cpu.v(1913) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_pib\" at cpu_nios2_gen2_0_cpu.v(1913) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1913 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904203 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_oci_im cpu_nios2_gen2_0_cpu.v(1936) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_oci_im\" at cpu_nios2_gen2_0_cpu.v(1936) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1936 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904203 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_performance_monitors cpu_nios2_gen2_0_cpu.v(2006) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_performance_monitors\" at cpu_nios2_gen2_0_cpu.v(2006) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2006 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904203 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_avalon_reg cpu_nios2_gen2_0_cpu.v(2023) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_avalon_reg\" at cpu_nios2_gen2_0_cpu.v(2023) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2023 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904203 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_ociram_sp_ram_module cpu_nios2_gen2_0_cpu.v(2116) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_ociram_sp_ram_module\" at cpu_nios2_gen2_0_cpu.v(2116) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2116 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904203 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_nios2_gen2_0_cpu_nios2_ocimem cpu_nios2_gen2_0_cpu.v(2181) " "Ignored design unit \"cpu_nios2_gen2_0_cpu_nios2_ocimem\" at cpu_nios2_gen2_0_cpu.v(2181) due to previous errors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2181 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1592330904204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904209 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_nios2_gen2_0_cpu_debug_slave_sysclk cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v(21) " "Verilog HDL error at cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v(21): module \"cpu_nios2_gen2_0_cpu_debug_slave_sysclk\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904212 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_nios2_gen2_0_cpu_debug_slave_sysclk cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v(21) " "HDL info at cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v(21): see declaration for object \"cpu_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904213 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_nios2_gen2_0_cpu_debug_slave_tck cpu_nios2_gen2_0_cpu_debug_slave_tck.v(21) " "Verilog HDL error at cpu_nios2_gen2_0_cpu_debug_slave_tck.v(21): module \"cpu_nios2_gen2_0_cpu_debug_slave_tck\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904221 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_nios2_gen2_0_cpu_debug_slave_tck cpu_nios2_gen2_0_cpu_debug_slave_tck.v(21) " "HDL info at cpu_nios2_gen2_0_cpu_debug_slave_tck.v(21): see declaration for object \"cpu_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904222 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_nios2_gen2_0_cpu_debug_slave_wrapper cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v(21) " "Verilog HDL error at cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v(21): module \"cpu_nios2_gen2_0_cpu_debug_slave_wrapper\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904230 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_nios2_gen2_0_cpu_debug_slave_wrapper cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v(21) " "HDL info at cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v(21): see declaration for object \"cpu_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904230 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_nios2_gen2_0_cpu_test_bench cpu_nios2_gen2_0_cpu_test_bench.v(21) " "Verilog HDL error at cpu_nios2_gen2_0_cpu_test_bench.v(21): module \"cpu_nios2_gen2_0_cpu_test_bench\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904242 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_nios2_gen2_0_cpu_test_bench cpu_nios2_gen2_0_cpu_test_bench.v(21) " "HDL info at cpu_nios2_gen2_0_cpu_test_bench.v(21): see declaration for object \"cpu_nios2_gen2_0_cpu_test_bench\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904243 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv(27) " "Verilog HDL error at cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv(27): module \"cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904251 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv(27) " "HDL info at cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv(27): see declaration for object \"cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904252 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_onchip_memory2_0 cpu_onchip_memory2_0.v(21) " "Verilog HDL error at cpu_onchip_memory2_0.v(21): module \"cpu_onchip_memory2_0\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904255 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_onchip_memory2_0 cpu_onchip_memory2_0.v(21) " "HDL info at cpu_onchip_memory2_0.v(21): see declaration for object \"cpu_onchip_memory2_0\"" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904255 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_performance_counter_0 cpu_performance_counter_0.v(21) " "Verilog HDL error at cpu_performance_counter_0.v(21): module \"cpu_performance_counter_0\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_performance_counter_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_performance_counter_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904258 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_performance_counter_0 cpu_performance_counter_0.v(21) " "HDL info at cpu_performance_counter_0.v(21): see declaration for object \"cpu_performance_counter_0\"" {  } { { "cpu/synthesis/submodules/cpu_performance_counter_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_performance_counter_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_performance_counter_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_performance_counter_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904259 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_pio_0 cpu_pio_0.v(21) " "Verilog HDL error at cpu_pio_0.v(21): module \"cpu_pio_0\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_pio_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_pio_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904261 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_pio_0 cpu_pio_0.v(21) " "HDL info at cpu_pio_0.v(21): see declaration for object \"cpu_pio_0\"" {  } { { "cpu/synthesis/submodules/cpu_pio_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_pio_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904262 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "cpu_pio_1 cpu_pio_1.v(21) " "Verilog HDL error at cpu_pio_1.v(21): module \"cpu_pio_1\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/cpu_pio_1.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_pio_1.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904265 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cpu_pio_1 cpu_pio_1.v(21) " "HDL info at cpu_pio_1.v(21): see declaration for object \"cpu_pio_1\"" {  } { { "cpu/synthesis/submodules/cpu_pio_1.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/cpu_pio_1.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/cpu_pio_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904265 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hulkFinder hulkfinder.v(1) " "Verilog HDL error at hulkfinder.v(1): module \"hulkFinder\" cannot be declared more than once" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1592330904272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hulkFinder hulkFinder.v(1) " "HDL info at hulkFinder.v(1): see declaration for object \"hulkFinder\"" {  } { { "cpu/synthesis/submodules/hulkFinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/cpu/synthesis/submodules/hulkFinder.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592330904272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/hulkfinder.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/cpu/submodules/hulkfinder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/output_files/sycy_projekt.map.smsg " "Generated suppressed messages file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/output_files/sycy_projekt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904350 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 58 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 58 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592330904499 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 16 20:08:24 2020 " "Processing ended: Tue Jun 16 20:08:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592330904499 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592330904499 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592330904499 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330904499 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 60 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 60 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592330905190 ""}
