<root><simulation><result_generated_time />2023-05-12 16:44:17<layer><layer_spec />{'B': 1, 'K': 96, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 36864, 'I': 75264, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />50/56</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [64, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 2), ('K', 16)], [('C', 8)]], [], []]<I />[[[('K', 16)], []], [[('C', 2)], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[('C', 2)], [('C', 8)]], [[('K', 16)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('C', 2), ('OY', 7)], [('K', 2), ('C', 2), ('K', 3), ('OX', 7), ('C', 3)], []]<I />[[('C', 2), ('C', 2), ('OY', 7), ('K', 2), ('C', 2), ('K', 3)], [('OX', 7), ('C', 3)], []]<O />[[('C', 2), ('C', 2)], [('OY', 7), ('K', 2), ('C', 2), ('K', 3), ('OX', 7), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 7, 7, 1], 'I': [16.0, 6.0, 1.0, 1.0], 'O': [16.0, 4, 6, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 294912, 294912], 'I': [448, 602112, 602112], 'O': [8, 150528, 150528], 'O_partial': [8, 150528, 0], 'O_final': [0, 0, 150528]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [0.88, 0.02, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.03, 0.0], 'I': [0.88, 0.03, 0.0], 'O': [0.02, 0.03, 0.0]}<effective_mem_size_bit />{'W': [32, 98304, 294912], 'I': [448, 200704, 602112], 'O': [8, 150528, 150528], 'O_partial': [8, 150528, 0], 'O_final': [0, 0, 150528]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 64, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [64, 64, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1806336, 258048], [258048, 36864], [36864, 0]]<I />[[451584, 75264], [75264, 75264], [75264, 0]]<O />[[(432768, 451584), (112896, 94080)], [(94080, 112896), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(432768, 451584), (112896, 94080)], [(94080, 112896), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[225792, 32256], [4032, 576], [144, 0]]<I />[[56448, 9408], [1176, 1176], [294, 0]]<O />[[(54096, 56448), (14112, 11760)], [(1470, 1764), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([54096, 56448], [14112, 11760]), ([1470, 1764], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />0</mac_count></basic_info><energy><total_energy />15796501.7<mem_energy_breakdown><W />[87.6, 478.0, 191.8]<I />[22.4, 233.1, 391.6]<O />[47.8, 349.6, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />0.0<total />15794602.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7996<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7996<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />8824<latency_cycle_without_data_loading />7056<ideal_computing_cycle />7056<data_loading><load_cycle_total />1768<load_cycle_individual />{'W': [16, 576, 0], 'I': [56, 1176, 0]}<load_cycle_combined />{'W': 576, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-7055], [-7028, -3012], [-7056, -7056]], 'I': [[-7055], [-2100, -1120], [-7056, -7056]], 'O': [[-7056], [-7056, -5292], [-6762, -6982]]}<mem_stall_cycle_shared />{'W': [[-7055], [-7028, 0], [0, 0]], 'I': [[-7055], [-2100, 0], [0, 0]], 'O': [[-7056], [-7056, -5292], [-6762, -6982]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 294912, 294912], 'I': [448, 602112, 602112], 'O': [8, 150528, 150528], 'O_partial': [8, 150528, 0], 'O_final': [0, 0, 150528]}<data_size_each_level_total />{'W': [8192, 294912, 294912], 'I': [28672, 602112, 602112], 'O': [512, 150528, 150528]}<loop_cycles_each_level />{'W': [28, 7056, 7056], 'I': [336, 7056, 7056], 'O': [4, 7056, 7056]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [3, 1, 1], 'O': [4, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [292.6, 41.8], [41.8, 41.8]], 'I': [[8.0, 1.3], [85.3, 85.3], [85.3, 85.3]], 'O': [[8.0, 2.0], [128.0, 21.3], [21.3, 21.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 4.0], [256.0, 85.3], [85.3, 85.3]], 'O': [[8.0, 8.0], [512.0, 64.0], [64.0, 21.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [292.6, 41.8], [41.8, 0]], 'I': [[8.0, 4.0], [256.0, 85.3], [85.3, 0]], 'O': [[8.0, 2.0], [128.0, 21.3], [21.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [697.9, 255.1], [127.1, 21.3]], 'I': [[8.0, 4.0], [697.9, 255.1], [127.1, 21.3]], 'O': [[8.0, 2.0], [697.9, 255.1], [127.1, 21.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7056], [28, 28, 252], [7056, 7056, 1]], 'I': [[1, 1, 7056], [112, 336, 21], [7056, 7056, 1]], 'O': [[1, 1, 7056], [4, 4, 1764], [7056, 7056, 1]]}<trans_time_real />{'W': [[0, 1, 7056], [[0, 28, 252], [16, 28, 252]], [[576, 7056, 1], [144, 7056, 1]]], 'I': [[0, 1, 7056], [[7, 336, 21], [56, 336, 21]], [[1176, 7056, 1], [294, 7056, 1]]], 'O': [[0, 1, 7056], [[0, 4, 1764], [1, 4, 1764]], [[294, 7056, 1], [74, 7056, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -12], [-6480, -6912]], 'I': [[-1], [-105, -56], [-5880, -6762]], 'O': [[-1], [-4, -3], [-6762, -6982]]}<single_stall_count />{'W': [7055, 251, 0], 'I': [7055, 20, 0], 'O': [7056, 1764, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4016, 0], 'I': [1120, 0], 'O': [1764, 294]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [294, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-156, -7056], [-5292, -6762]], 1: [[-7056, -7056], [-6762, -7056]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>