{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710790347690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710790347704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 16:32:27 2024 " "Processing started: Mon Mar 18 16:32:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710790347704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710790347704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistema -c sistema " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistema -c sistema" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710790347704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710790348508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710790348508 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sistema.v 1 1 " "Using design file sistema.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790365139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790365139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 sistema.v(61) " "Verilog HDL Implicit Net warning at sistema.v(61): created implicit net for \"HEX1\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 sistema.v(62) " "Verilog HDL Implicit Net warning at sistema.v(62): created implicit net for \"HEX2\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 sistema.v(63) " "Verilog HDL Implicit Net warning at sistema.v(63): created implicit net for \"HEX3\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX4 sistema.v(64) " "Verilog HDL Implicit Net warning at sistema.v(64): created implicit net for \"HEX4\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX5 sistema.v(65) " "Verilog HDL Implicit Net warning at sistema.v(65): created implicit net for \"HEX5\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema " "Elaborating entity \"sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710790365139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 sistema.v(39) " "Verilog HDL assignment warning at sistema.v(39): truncated value with size 33 to match size of target (32)" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710790365139 "|sistema"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 sistema.v(15) " "Output port \"HEX0\" at sistema.v(15) has no driver" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1710790365139 "|sistema"}
{ "Warning" "WSGN_SEARCH_FILE" "divisor_frequencia.v 1 1 " "Using design file divisor_frequencia.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790365185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790365185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frequencia divisor_frequencia:div_freq " "Elaborating entity \"divisor_frequencia\" for hierarchy \"divisor_frequencia:div_freq\"" {  } { { "sistema.v" "div_freq" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 2 2 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790365249 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_dff " "Found entity 2: my_dff" {  } { { "debounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790365249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790365249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:DeBounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:DeBounce\"" {  } { { "sistema.v" "DeBounce" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff debounce:DeBounce\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"debounce:DeBounce\|my_dff:d0\"" {  } { { "debounce.v" "d0" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365265 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 1 1 " "Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790365329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790365329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "sistema.v" "CPU" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365329 ""}
{ "Warning" "WSGN_SEARCH_FILE" "endereco.v 1 1 " "Using design file endereco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 endereco " "Found entity 1: endereco" {  } { { "endereco.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/endereco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790365390 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790365390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endereco cpu:CPU\|endereco:endereco " "Elaborating entity \"endereco\" for hierarchy \"cpu:CPU\|endereco:endereco\"" {  } { { "cpu.v" "endereco" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365390 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790365455 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790365455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:CPU\|rom:ROM " "Elaborating entity \"rom\" for hierarchy \"cpu:CPU\|rom:ROM\"" {  } { { "cpu.v" "ROM" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365455 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 rom.v(13) " "Net \"rom.data_a\" at rom.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710790365463 "|sistema|cpu:CPU|rom:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 rom.v(13) " "Net \"rom.waddr_a\" at rom.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710790365463 "|sistema|cpu:CPU|rom:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 rom.v(13) " "Net \"rom.we_a\" at rom.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710790365464 "|sistema|cpu:CPU|rom:ROM"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_controle.v(10) " "Verilog HDL information at unidade_controle.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "unidade_controle.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/unidade_controle.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710790365517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unidade_controle.v 1 1 " "Using design file unidade_controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790365519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790365519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle cpu:CPU\|unidade_controle:unidade_controle " "Elaborating entity \"unidade_controle\" for hierarchy \"cpu:CPU\|unidade_controle:unidade_controle\"" {  } { { "cpu.v" "unidade_controle" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365521 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "banco_registrador.v(17) " "Verilog HDL information at banco_registrador.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "banco_registrador.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/banco_registrador.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710790365567 ""}
{ "Warning" "WSGN_SEARCH_FILE" "banco_registrador.v 1 1 " "Using design file banco_registrador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 banco_registrador " "Found entity 1: banco_registrador" {  } { { "banco_registrador.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/banco_registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790365580 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790365580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registrador cpu:CPU\|banco_registrador:banco_registrador " "Elaborating entity \"banco_registrador\" for hierarchy \"cpu:CPU\|banco_registrador:banco_registrador\"" {  } { { "cpu.v" "banco_registrador" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790365580 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790366039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790366039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula cpu:CPU\|ula:ULA " "Elaborating entity \"ula\" for hierarchy \"cpu:CPU\|ula:ULA\"" {  } { { "cpu.v" "ULA" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790366039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ulacontrol.v 1 1 " "Using design file ulacontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ulacontrol " "Found entity 1: ulacontrol" {  } { { "ulacontrol.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ulacontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790366103 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790366103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulacontrol cpu:CPU\|ula:ULA\|ulacontrol:ULAControl " "Elaborating entity \"ulacontrol\" for hierarchy \"cpu:CPU\|ula:ULA\|ulacontrol:ULAControl\"" {  } { { "ula.v" "ULAControl" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ula.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790366105 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.v 1 1 " "Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790366151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790366151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:CPU\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"cpu:CPU\|ram:RAM\"" {  } { { "cpu.v" "RAM" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790366151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador2.v 1 1 " "Using design file multiplexador2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador2 " "Found entity 1: multiplexador2" {  } { { "multiplexador2.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790366203 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790366203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador2 cpu:CPU\|multiplexador2:mux_ULA " "Elaborating entity \"multiplexador2\" for hierarchy \"cpu:CPU\|multiplexador2:mux_ULA\"" {  } { { "cpu.v" "mux_ULA" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790366203 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador4.v 1 1 " "Using design file multiplexador4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador4 " "Found entity 1: multiplexador4" {  } { { "multiplexador4.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790366250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790366250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador4 cpu:CPU\|multiplexador4:mux_BR_escrita " "Elaborating entity \"multiplexador4\" for hierarchy \"cpu:CPU\|multiplexador4:mux_BR_escrita\"" {  } { { "cpu.v" "mux_BR_escrita" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790366250 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modulosaida.v(20) " "Verilog HDL information at modulosaida.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "modulosaida.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710790366296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "modulosaida.v 1 1 " "Using design file modulosaida.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 modulosaida " "Found entity 1: modulosaida" {  } { { "modulosaida.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790366296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790366296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulosaida modulosaida:ModuloSaida " "Elaborating entity \"modulosaida\" for hierarchy \"modulosaida:ModuloSaida\"" {  } { { "sistema.v" "ModuloSaida" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790366296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n2 modulosaida.v(6) " "Verilog HDL or VHDL warning at modulosaida.v(6): object \"n2\" assigned a value but never read" {  } { { "modulosaida.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710790366296 "|sistema|modulosaida:ModuloSaida"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n3 modulosaida.v(6) " "Verilog HDL or VHDL warning at modulosaida.v(6): object \"n3\" assigned a value but never read" {  } { { "modulosaida.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710790366296 "|sistema|modulosaida:ModuloSaida"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n4 modulosaida.v(6) " "Verilog HDL or VHDL warning at modulosaida.v(6): object \"n4\" assigned a value but never read" {  } { { "modulosaida.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710790366296 "|sistema|modulosaida:ModuloSaida"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n5 modulosaida.v(6) " "Verilog HDL or VHDL warning at modulosaida.v(6): object \"n5\" assigned a value but never read" {  } { { "modulosaida.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710790366296 "|sistema|modulosaida:ModuloSaida"}
{ "Warning" "WSGN_SEARCH_FILE" "displayss.v 1 1 " "Using design file displayss.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 displayss " "Found entity 1: displayss" {  } { { "displayss.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/displayss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710790366349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710790366349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayss modulosaida:ModuloSaida\|displayss:display1 " "Elaborating entity \"displayss\" for hierarchy \"modulosaida:ModuloSaida\|displayss:display1\"" {  } { { "modulosaida.v" "display1" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790366349 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu:CPU\|cp\[6\] " "Net \"cpu:CPU\|cp\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "cp\[6\]" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710790366621 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1710790366621 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1710790367277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710790367307 "|sistema|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710790367307 "|sistema|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710790367307 "|sistema|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710790367307 "|sistema|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710790367307 "|sistema|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710790367307 "|sistema|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710790367307 "|sistema|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710790367307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/output_files/sistema.map.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/output_files/sistema.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710790367354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710790367527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710790367527 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in " "No output dependent on input pin \"button_in\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|button_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[16\] " "No output dependent on input pin \"switches\[16\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[17\] " "No output dependent on input pin \"switches\[17\]\"" {  } { { "sistema.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710790367585 "|sistema|switches[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710790367585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710790367585 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710790367585 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710790367585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710790367622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 16:32:47 2024 " "Processing ended: Mon Mar 18 16:32:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710790367622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710790367622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710790367622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710790367622 ""}
