#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Mon Jul 12 20:53:19 2021
# Process ID: 13944
# Log file: C:/code/projects/MIPS-CPU/PCOCD-P4-5/planAhead_run_2/planAhead.log
# Journal file: C:/code/projects/MIPS-CPU/PCOCD-P4-5/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/code/projects/MIPS-CPU/PCOCD-P4-5/pa.fromHdl.tcl
# create_project -name PCOCD-P4-5 -dir "C:/code/projects/MIPS-CPU/PCOCD-P4-5/planAhead_run_2" -part xc6slx45fgg676-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "practical.ucf" [current_fileset -constrset]
Adding file 'C:/code/projects/MIPS-CPU/PCOCD-P4-5/practical.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {im.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {reg32.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ifu.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {gpr.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ext.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dm.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {cp0.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {controller.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bac.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {alu.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {tc.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mips.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bridge.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dt_encoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {practical.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top practical $srcset
# add_files [list {practical.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45fgg676-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/im.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/reg32.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/reg32.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/ifu.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/ifu.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/gpr.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/gpr.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/ext.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/ext.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/dm.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/cp0.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/cp0.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/controller.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/controller.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/bac.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/bac.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/alu.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/alu.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/tc.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/tc.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/mips.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/mips.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/bridge.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/bridge.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/main.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/main.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/dt_encoder.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/practical.v" into library work
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/fgg676/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/code/projects/MIPS-CPU/PCOCD-P4-5/practical.ucf]
Finished Parsing UCF File [C:/code/projects/MIPS-CPU/PCOCD-P4-5/practical.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e01a787b
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 768.078 ; gain = 221.445
update_compile_order -fileset sim_1
startgroup
set_property package_pin C7 [get_ports {switches[0]}]
endgroup
startgroup
set_property package_pin A6 [get_ports {switches[1]}]
endgroup
startgroup
set_property package_pin B6 [get_ports {switches[2]}]
endgroup
startgroup
set_property package_pin A5 [get_ports {switches[3]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {switches[4]}]
endgroup
startgroup
set_property package_pin A4 [get_ports {switches[5]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {switches[6]}]
endgroup
startgroup
set_property package_pin A2 [get_ports {switches[7]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {switches[8]}]
endgroup
startgroup
set_property package_pin C6 [get_ports {switches[9]}]
endgroup
startgroup
set_property package_pin D6 [get_ports {switches[10]}]
endgroup
startgroup
set_property package_pin A9 [get_ports {switches[11]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {switches[12]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {switches[13]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {switches[14]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {switches[15]}]
endgroup
startgroup
set_property package_pin C15 [get_ports {switches[16]}]
endgroup
startgroup
set_property package_pin A3 [get_ports {switches[18]}]
endgroup
startgroup
set_property package_pin C14 [get_ports {switches[17]}]
endgroup
startgroup
set_property package_pin B14 [get_ports {switches[18]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {switches[19]}]
endgroup
startgroup
set_property package_pin C13 [get_ports {switches[20]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {switches[21]}]
endgroup
startgroup
set_property package_pin B12 [get_ports {switches[22]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {switches[23]}]
endgroup
set_property package_pin "" [get_ports [list  {switches[25]}]]
startgroup
set_property package_pin D21 [get_ports {switches[24]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {switches[25]}]
endgroup
startgroup
set_property package_pin D18 [get_ports {switches[26]}]
endgroup
startgroup
set_property package_pin A17 [get_ports {switches[27]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {switches[28]}]
endgroup
startgroup
set_property package_pin A16 [get_ports {switches[29]}]
endgroup
startgroup
set_property package_pin B16 [get_ports {switches[30]}]
endgroup
startgroup
set_property package_pin A15 [get_ports {switches[31]}]
endgroup
set_property package_pin "" [get_ports [list  {digital_tubes[0]}]]
save_constraints
set_property package_pin "" [get_ports [list  {digital_tubes[0]}]]
set_property package_pin "" [get_ports [list  {digital_tubes[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {switches[31]} {switches[30]} {switches[29]} {switches[28]} {switches[27]} {switches[26]} {switches[25]} {switches[24]} {switches[23]} {switches[22]} {switches[21]} {switches[20]} {switches[19]} {switches[18]} {switches[17]} {switches[16]} {switches[15]} {switches[14]} {switches[13]} {switches[12]} {switches[11]} {switches[10]} {switches[9]} {switches[8]} {switches[7]} {switches[6]} {switches[5]} {switches[4]} {switches[3]} {switches[2]} {switches[1]} {switches[0]}]]
set_property package_pin "" [get_ports [list  {digital_tubes[0]}]]
set_property package_pin "" [get_ports [list  {digital_tubes[1]}]]
set_property iostandard LVCMOS33 [get_ports [list {digital_tubes[6]} {digital_tubes[5]} {digital_tubes[4]} {digital_tubes[3]} {digital_tubes[2]} {digital_tubes[1]} {digital_tubes[0]}]]
startgroup
set_property package_pin AB15 [get_ports {digital_tubes[6]}]
endgroup
startgroup
set_property package_pin Y15 [get_ports {digital_tubes[5]}]
endgroup
startgroup
set_property package_pin AD14 [get_ports {digital_tubes[4]}]
endgroup
startgroup
set_property package_pin Y14 [get_ports {digital_tubes[3]}]
endgroup
startgroup
set_property package_pin AA15 [get_ports {digital_tubes[2]}]
endgroup
startgroup
set_property package_pin AC14 [get_ports {digital_tubes[1]}]
endgroup
startgroup
set_property package_pin AF14 [get_ports {digital_tubes[0]}]
endgroup
startgroup
set_property package_pin AE9 [get_ports reset]
endgroup
startgroup
set_property package_pin D14 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list reset]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/code/projects/MIPS-CPU/PCOCD-P4-5\planAhead_pid13944.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jul 12 21:00:06 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
