/* DO NOT edit this file, your changes will be overwritten and won't take any effect! */
/* Generated from CFLAGS: -DDISABLE_UART_TRY_DOWNLOAD=1 -Wno-int-conversion -DLOG_CONF_LEVEL_MAIN=LOG_LEVEL_INFO -DPROJECT_CONF_PATH="project-conf.h" -Wall -Werror -Wextra -Wno-implicit-fallthrough -mno-thumb-interwork -mcpu=cortex-r5 -mlittle-endian -mthumb -mfloat-abi=soft -ffunction-sections -fdata-sections -fno-builtin -fshort-enums -ggdb -g3 -Os -DCPU_MODEL_CORTEXR -DCPU_ARCH_CORTEX_R5 -DBOARD_CORTEXR_AROM_CRANE="cortexr-arom-crane" -DRIOT_BOARD=BOARD_CORTEXR_AROM_CRANE -DCPU_CORTEXR="cortexr" -DRIOT_CPU=CPU_CORTEXR -DMCU_CORTEXR="cortexr" -DRIOT_MCU=MCU_CORTEXR -std=gnu99 -fno-delete-null-pointer-checks -fdiagnostics-color -Wstrict-prototypes -Wold-style-definition -Werror=strict-prototypes -Werror=old-style-definition -fno-common -Wall -DNDEBUG -DMODULE_BOARD -DMODULE_CORE -DMODULE_CPU -DMODULE_CRC32 -DMODULE_DBG_IO -DMODULE_LIBAROM -DMODULE_LOG -DMODULE_NEWLIB -DMODULE_NEWLIB_NANO -DMODULE_NEWLIB_SYSCALLS_DEFAULT -DMODULE_PATCHLIB -DMODULE_PROPERTY -DMODULE_PTABLE -DMODULE_SYS -DBOOTLOADER_VERSION="2021.04.06" */
#define DISABLE_UART_TRY_DOWNLOAD 1
#define LOG_CONF_LEVEL_MAIN LOG_LEVEL_INFO
#define PROJECT_CONF_PATH "project-conf.h"
#define CPU_MODEL_CORTEXR 1
#define CPU_ARCH_CORTEX_R5 1
#define BOARD_CORTEXR_AROM_CRANE "cortexr-arom-crane"
#define RIOT_BOARD BOARD_CORTEXR_AROM_CRANE
#define CPU_CORTEXR "cortexr"
#define RIOT_CPU CPU_CORTEXR
#define MCU_CORTEXR "cortexr"
#define RIOT_MCU MCU_CORTEXR
#define NDEBUG 1
#define MODULE_BOARD 1
#define MODULE_CORE 1
#define MODULE_CPU 1
#define MODULE_CRC32 1
#define MODULE_DBG_IO 1
#define MODULE_LIBAROM 1
#define MODULE_LOG 1
#define MODULE_NEWLIB 1
#define MODULE_NEWLIB_NANO 1
#define MODULE_NEWLIB_SYSCALLS_DEFAULT 1
#define MODULE_PATCHLIB 1
#define MODULE_PROPERTY 1
#define MODULE_PTABLE 1
#define MODULE_SYS 1
#define BOOTLOADER_VERSION "2021.04.06"
