$date
	Tue Nov 13 20:34:50 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fourbitcomp_bh $end
$var wire 4 ! a [0:3] $end
$var wire 4 " b [0:3] $end
$var reg 1 # e $end
$var reg 1 $ g $end
$var reg 1 % l $end
$upscope $end
$scope module testbench $end
$var wire 1 & e $end
$var wire 1 ' g $end
$var wire 1 ( l $end
$var reg 4 ) a [0:3] $end
$var reg 4 * b [0:3] $end
$scope module fourbitcomp $end
$var wire 4 + a [0:3] $end
$var wire 4 , b [0:3] $end
$var wire 1 & e $end
$var wire 1 ' g $end
$var wire 1 ( l $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 ,
b0 +
b11 *
b0 )
1(
0'
0&
0%
0$
1#
bz "
bz !
$end
#5
1'
0(
b1 *
b1 ,
b11 )
b11 +
#10
0'
1&
b1100 *
b1100 ,
b1100 )
b1100 +
#15
