

================================================================
== Vitis HLS Report for 'dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop'
================================================================
* Date:           Fri Feb 14 09:59:23 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      520|      520|  5.200 us|  5.200 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop  |      518|      518|         8|          1|          1|   512|       yes|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    262|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     99|    -|
|Register         |        -|    -|     314|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     314|    457|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_15s_32s_32_4_1_U3  |mac_muladd_16s_15s_32s_32_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln39_1_fu_264_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln39_fu_232_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln41_fu_341_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln43_fu_319_p2       |         +|   0|  0|  14|           6|           6|
    |add_ln44_fu_330_p2       |         +|   0|  0|  14|           6|           6|
    |add_ln46_1_fu_310_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln46_fu_382_p2       |         +|   0|  0|  36|          29|          13|
    |add_ln59_1_fu_159_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln59_fu_182_p2       |         +|   0|  0|  13|           4|           1|
    |and_ln55_fu_214_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_188_p2      |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln41_1_fu_346_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln41_fu_208_p2      |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln59_fu_153_p2      |      icmp|   0|  0|  12|          10|          11|
    |empty_fu_238_p2          |        or|   0|  0|   2|           1|           1|
    |grp_fu_402_p2            |    select|   0|  0|  32|           1|           1|
    |n_mid2_fu_244_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln39_1_fu_270_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln39_fu_252_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln55_fu_194_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln59_fu_220_p3    |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln55_fu_202_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 262|         113|          82|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten22_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_n_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_load               |   9|          2|   32|         64|
    |i_fu_74                                 |   9|          2|    4|          8|
    |indvar_flatten22_fu_78                  |   9|          2|   10|         20|
    |indvar_flatten6_fu_70                   |   9|          2|    8|         16|
    |k_fu_66                                 |   9|          2|    4|          8|
    |n_fu_62                                 |   9|          2|    4|          8|
    |tmp_fu_58                               |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|  110|        220|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln46_1_reg_484                |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |empty_reg_463                     |   1|   0|    1|          0|
    |i_fu_74                           |   4|   0|    4|          0|
    |icmp_ln41_1_reg_499               |   1|   0|    1|          0|
    |icmp_ln59_reg_454                 |   1|   0|    1|          0|
    |indvar_flatten22_fu_78            |  10|   0|   10|          0|
    |indvar_flatten6_fu_70             |   8|   0|    8|          0|
    |k_fu_66                           |   4|   0|    4|          0|
    |n_fu_62                           |   4|   0|    4|          0|
    |n_mid2_reg_468                    |   4|   0|    4|          0|
    |row_outbuf_addr_reg_518           |   6|   0|    6|          0|
    |select_ln39_reg_474               |   4|   0|    4|          0|
    |tmp_fu_58                         |  32|   0|   32|          0|
    |trunc_ln39_reg_458                |   3|   0|    3|          0|
    |trunc_ln46_reg_479                |   3|   0|    3|          0|
    |trunc_ln_reg_523                  |  16|   0|   16|          0|
    |add_ln46_1_reg_484                |  64|  32|    6|          0|
    |empty_reg_463                     |  64|  32|    1|          0|
    |icmp_ln41_1_reg_499               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 314|  96|  130|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|row_outbuf_address0       |  out|    6|   ap_memory|                                               row_outbuf|         array|
|row_outbuf_ce0            |  out|    1|   ap_memory|                                               row_outbuf|         array|
|row_outbuf_we0            |  out|    1|   ap_memory|                                               row_outbuf|         array|
|row_outbuf_d0             |  out|   16|   ap_memory|                                               row_outbuf|         array|
|buf_2d_in_address0        |  out|    6|   ap_memory|                                                buf_2d_in|         array|
|buf_2d_in_ce0             |  out|    1|   ap_memory|                                                buf_2d_in|         array|
|buf_2d_in_q0              |   in|   16|   ap_memory|                                                buf_2d_in|         array|
|dct_coeff_table_address0  |  out|    6|   ap_memory|                                          dct_coeff_table|         array|
|dct_coeff_table_ce0       |  out|    1|   ap_memory|                                          dct_coeff_table|         array|
|dct_coeff_table_q0        |   in|   15|   ap_memory|                                          dct_coeff_table|         array|
+--------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:33->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 11 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 12 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten22 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten22"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 0, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 18 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten6"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 0, i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 20 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 0, i4 %n" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 0, i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:33->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 22 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten22_load = load i10 %indvar_flatten22" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 24 'load' 'indvar_flatten22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln59 = icmp_eq  i10 %indvar_flatten22_load, i10 512" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 25 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln59_1 = add i10 %indvar_flatten22_load, i10 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 26 'add' 'add_ln59_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %dct_1d.exit.i, void %for.inc18.i.preheader.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 27 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln59 = store i10 %add_ln59_1, i10 %indvar_flatten22" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 28 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i8 %indvar_flatten6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 29 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 30 'load' 'n_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln59 = add i4 %i_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 33 'add' 'add_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%icmp_ln39 = icmp_eq  i8 %indvar_flatten6_load, i8 64" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 34 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln59)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln55 = select i1 %icmp_ln39, i4 0, i4 %k_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 35 'select' 'select_ln55' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln55)   --->   "%xor_ln55 = xor i1 %icmp_ln39, i1 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 36 'xor' 'xor_ln55' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%icmp_ln41 = icmp_eq  i4 %n_load, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 37 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln59)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln55 = and i1 %icmp_ln41, i1 %xor_ln55" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 38 'and' 'and_ln55' <Predicate = (!icmp_ln59)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.02ns)   --->   "%select_ln59 = select i1 %icmp_ln39, i4 %add_ln59, i4 %i_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 39 'select' 'select_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i4 %select_ln59" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 40 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %select_ln55, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 41 'add' 'add_ln39' <Predicate = (!icmp_ln59)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%empty = or i1 %and_ln55, i1 %icmp_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 42 'or' 'empty' <Predicate = (!icmp_ln59)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.02ns)   --->   "%n_mid2 = select i1 %empty, i4 0, i4 %n_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 43 'select' 'n_mid2' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln39 = select i1 %and_ln55, i4 %add_ln39, i4 %select_ln55" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 44 'select' 'select_ln39' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i4 %select_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 45 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln39_1 = add i8 %indvar_flatten6_load, i8 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 46 'add' 'add_ln39_1' <Predicate = (!icmp_ln59)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.24ns)   --->   "%select_ln39_1 = select i1 %icmp_ln39, i8 1, i8 %add_ln39_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 47 'select' 'select_ln39_1' <Predicate = (!icmp_ln59)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 %select_ln59, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 48 'store' 'store_ln55' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln39 = store i8 %select_ln39_1, i8 %indvar_flatten6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 49 'store' 'store_ln39' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 %select_ln39, i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 50 'store' 'store_ln32' <Predicate = (!icmp_ln59)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln39, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 51 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %select_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 52 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln46, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 53 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln46_1 = add i6 %tmp_7, i6 %zext_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 54 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i4 %n_mid2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 55 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln43 = add i6 %tmp_8, i6 %zext_ln43_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 56 'add' 'add_ln43' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i6 %add_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 57 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%dct_coeff_table_addr = getelementptr i15 %dct_coeff_table, i64 0, i64 %zext_ln43_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 58 'getelementptr' 'dct_coeff_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln44 = add i6 %tmp_7, i6 %zext_ln43_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 59 'add' 'add_ln44' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %add_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 60 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 61 'getelementptr' 'buf_2d_in_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%coeff = load i6 %dct_coeff_table_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 62 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 63 'load' 'buf_2d_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln41 = add i4 %n_mid2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 64 'add' 'add_ln41' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.73ns)   --->   "%icmp_ln41_1 = icmp_eq  i4 %add_ln41, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 65 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %new.latch.for.inc.i.i.split, void %last.iter.for.inc.i.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 66 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 %add_ln41, i4 %n" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 67 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 68 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff = load i6 %dct_coeff_table_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 68 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i15 %coeff" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 69 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] ( I:3.25ns O:3.25ns )   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 70 'load' 'buf_2d_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i16 %buf_2d_in_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 71 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [3/3] (1.05ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln44 = mul i31 %sext_ln44, i31 %sext_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 72 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln44 = mul i31 %sext_ln44, i31 %sext_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 73 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.79>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_load = load i32 %tmp"   --->   Operation 74 'load' 'tmp_load' <Predicate = (!empty)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.69ns)   --->   "%tmp_mid2 = select i1 %empty, i32 0, i32 %tmp_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 75 'select' 'tmp_mid2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln44 = mul i31 %sext_ln44, i31 %sext_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 76 'mul' 'mul_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into DSP with root node tmp_1)   --->   "%sext_ln44_1 = sext i31 %mul_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 77 'sext' 'sext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp_1 = add i32 %sext_ln44_1, i32 %tmp_mid2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 78 'add' 'tmp_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.56>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %add_ln46_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 81 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 82 'getelementptr' 'row_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 83 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp_1 = add i32 %sext_ln44_1, i32 %tmp_mid2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 84 'add' 'tmp_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %tmp_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 85 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (2.46ns)   --->   "%add_ln46 = add i29 %trunc_ln41, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 86 'add' 'add_ln46' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln46, i32 13, i32 28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 87 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %tmp_1, i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:33->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 88 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 89 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 90 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln46 = store i16 %trunc_ln, i6 %row_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 90 'store' 'store_ln46' <Predicate = (icmp_ln41_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln41 = br void %new.latch.for.inc.i.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 91 'br' 'br_ln41' <Predicate = (icmp_ln41_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                   (alloca           ) [ 011111110]
n                     (alloca           ) [ 011100000]
k                     (alloca           ) [ 011000000]
indvar_flatten6       (alloca           ) [ 011000000]
i                     (alloca           ) [ 011000000]
indvar_flatten22      (alloca           ) [ 010000000]
store_ln0             (store            ) [ 000000000]
store_ln55            (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln32            (store            ) [ 000000000]
store_ln32            (store            ) [ 000000000]
store_ln33            (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
indvar_flatten22_load (load             ) [ 000000000]
icmp_ln59             (icmp             ) [ 011111110]
add_ln59_1            (add              ) [ 000000000]
br_ln59               (br               ) [ 000000000]
store_ln59            (store            ) [ 000000000]
indvar_flatten6_load  (load             ) [ 000000000]
n_load                (load             ) [ 000000000]
k_load                (load             ) [ 000000000]
i_load                (load             ) [ 000000000]
add_ln59              (add              ) [ 000000000]
icmp_ln39             (icmp             ) [ 000000000]
select_ln55           (select           ) [ 000000000]
xor_ln55              (xor              ) [ 000000000]
icmp_ln41             (icmp             ) [ 000000000]
and_ln55              (and              ) [ 000000000]
select_ln59           (select           ) [ 000000000]
trunc_ln39            (trunc            ) [ 010100000]
add_ln39              (add              ) [ 000000000]
empty                 (or               ) [ 010111100]
n_mid2                (select           ) [ 010100000]
select_ln39           (select           ) [ 010100000]
trunc_ln46            (trunc            ) [ 010100000]
add_ln39_1            (add              ) [ 000000000]
select_ln39_1         (select           ) [ 000000000]
store_ln55            (store            ) [ 000000000]
store_ln39            (store            ) [ 000000000]
store_ln32            (store            ) [ 000000000]
tmp_7                 (bitconcatenate   ) [ 000000000]
zext_ln43             (zext             ) [ 000000000]
tmp_8                 (bitconcatenate   ) [ 000000000]
add_ln46_1            (add              ) [ 010011110]
zext_ln43_1           (zext             ) [ 000000000]
add_ln43              (add              ) [ 000000000]
zext_ln43_2           (zext             ) [ 000000000]
dct_coeff_table_addr  (getelementptr    ) [ 010010000]
add_ln44              (add              ) [ 000000000]
zext_ln44             (zext             ) [ 000000000]
buf_2d_in_addr        (getelementptr    ) [ 010010000]
add_ln41              (add              ) [ 000000000]
icmp_ln41_1           (icmp             ) [ 010011111]
br_ln41               (br               ) [ 000000000]
store_ln32            (store            ) [ 000000000]
coeff                 (load             ) [ 000000000]
sext_ln43             (sext             ) [ 010001100]
buf_2d_in_load        (load             ) [ 000000000]
sext_ln44             (sext             ) [ 010001100]
tmp_load              (load             ) [ 000000000]
tmp_mid2              (select           ) [ 010000010]
mul_ln44              (mul              ) [ 000000000]
sext_ln44_1           (sext             ) [ 010000010]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
zext_ln46             (zext             ) [ 000000000]
row_outbuf_addr       (getelementptr    ) [ 010000001]
specpipeline_ln42     (specpipeline     ) [ 000000000]
tmp_1                 (add              ) [ 000000000]
trunc_ln41            (trunc            ) [ 000000000]
add_ln46              (add              ) [ 000000000]
trunc_ln              (partselect       ) [ 010000001]
store_ln33            (store            ) [ 000000000]
br_ln41               (br               ) [ 000000000]
store_ln46            (store            ) [ 000000000]
br_ln41               (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_outbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="n_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="k_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten6_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten22_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten22/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="dct_coeff_table_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="15" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buf_2d_in_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_load/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="row_outbuf_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln46_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="1"/>
<pin id="117" dir="0" index="1" bw="16" slack="1"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln55_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln32_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln32_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln33_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten22_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten22_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln59_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln59_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln59_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="10" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvar_flatten6_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="n_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln59_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln39_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln55_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln55_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln41_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="and_ln55_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln59_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln39_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln39_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="empty_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="n_mid2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln39_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln46_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln39_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln39_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln55_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="1"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln39_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="1"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln32_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="1"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_7_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="1"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln43_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="1"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln46_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln43_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln43_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln43_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln44_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln44_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln41_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln41_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln32_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="2"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln43_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="15" slack="0"/>
<pin id="359" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln44_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="5"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_load/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_mid2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="4"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln46_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="4"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln41_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln46_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="29" slack="0"/>
<pin id="384" dir="0" index="1" bw="14" slack="0"/>
<pin id="385" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="29" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln33_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="6"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/7 "/>
</bind>
</comp>

<comp id="402" class="1007" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="15" slack="0"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln44/4 sext_ln44_1/6 tmp_1/6 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="419" class="1005" name="n_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="426" class="1005" name="k_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="433" class="1005" name="indvar_flatten6_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="447" class="1005" name="indvar_flatten22_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten22 "/>
</bind>
</comp>

<comp id="454" class="1005" name="icmp_ln59_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="458" class="1005" name="trunc_ln39_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="1"/>
<pin id="460" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="463" class="1005" name="empty_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="4"/>
<pin id="465" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="468" class="1005" name="n_mid2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="1"/>
<pin id="470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="select_ln39_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="479" class="1005" name="trunc_ln46_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="1"/>
<pin id="481" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="484" class="1005" name="add_ln46_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="4"/>
<pin id="486" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="dct_coeff_table_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="1"/>
<pin id="491" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="buf_2d_in_addr_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="1"/>
<pin id="496" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_addr "/>
</bind>
</comp>

<comp id="499" class="1005" name="icmp_ln41_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="5"/>
<pin id="501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="sext_ln43_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="31" slack="1"/>
<pin id="505" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43 "/>
</bind>
</comp>

<comp id="508" class="1005" name="sext_ln44_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="31" slack="1"/>
<pin id="510" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln44 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_mid2_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="518" class="1005" name="row_outbuf_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="1"/>
<pin id="520" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="trunc_ln_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="1"/>
<pin id="525" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="82" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="89" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="170" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="176" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="188" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="173" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="202" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="188" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="182" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="179" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="194" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="214" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="188" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="173" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="214" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="232" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="194" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="170" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="188" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="264" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="220" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="270" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="252" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="293" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="300" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="323"><net_src comp="303" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="334"><net_src comp="293" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="316" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="341" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="96" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="102" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="373"><net_src comp="14" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="56" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="407"><net_src comp="361" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="357" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="368" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="402" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="411"><net_src comp="402" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="415"><net_src comp="58" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="422"><net_src comp="62" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="429"><net_src comp="66" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="436"><net_src comp="70" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="443"><net_src comp="74" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="450"><net_src comp="78" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="457"><net_src comp="153" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="228" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="466"><net_src comp="238" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="471"><net_src comp="244" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="477"><net_src comp="252" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="482"><net_src comp="260" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="487"><net_src comp="310" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="492"><net_src comp="82" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="497"><net_src comp="89" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="502"><net_src comp="346" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="357" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="511"><net_src comp="361" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="516"><net_src comp="368" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="521"><net_src comp="108" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="526"><net_src comp="388" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="115" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row_outbuf | {8 }
	Port: dct_coeff_table | {}
 - Input state : 
	Port: dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop : buf_2d_in | {3 4 }
	Port: dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop : dct_coeff_table | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln55 : 1
		store_ln0 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln33 : 1
		indvar_flatten22_load : 1
		icmp_ln59 : 2
		add_ln59_1 : 2
		br_ln59 : 3
		store_ln59 : 3
	State 2
		add_ln59 : 1
		icmp_ln39 : 1
		select_ln55 : 2
		xor_ln55 : 2
		icmp_ln41 : 1
		and_ln55 : 2
		select_ln59 : 2
		trunc_ln39 : 3
		add_ln39 : 3
		empty : 2
		n_mid2 : 2
		select_ln39 : 2
		trunc_ln46 : 3
		add_ln39_1 : 1
		select_ln39_1 : 2
		store_ln55 : 3
		store_ln39 : 3
		store_ln32 : 3
	State 3
		add_ln46_1 : 1
		add_ln43 : 1
		zext_ln43_2 : 2
		dct_coeff_table_addr : 3
		add_ln44 : 1
		zext_ln44 : 2
		buf_2d_in_addr : 3
		coeff : 4
		buf_2d_in_load : 4
		icmp_ln41_1 : 1
		br_ln41 : 2
		store_ln32 : 1
	State 4
		sext_ln43 : 1
		sext_ln44 : 1
		mul_ln44 : 2
	State 5
	State 6
		tmp_mid2 : 1
		sext_ln44_1 : 1
		tmp_1 : 2
	State 7
		row_outbuf_addr : 1
		trunc_ln41 : 1
		add_ln46 : 2
		trunc_ln : 3
		store_ln33 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln59_1_fu_159  |    0    |    0    |    13   |
|          |    add_ln59_fu_182   |    0    |    0    |    13   |
|          |    add_ln39_fu_232   |    0    |    0    |    13   |
|          |   add_ln39_1_fu_264  |    0    |    0    |    15   |
|    add   |   add_ln46_1_fu_310  |    0    |    0    |    14   |
|          |    add_ln43_fu_319   |    0    |    0    |    14   |
|          |    add_ln44_fu_330   |    0    |    0    |    14   |
|          |    add_ln41_fu_341   |    0    |    0    |    13   |
|          |    add_ln46_fu_382   |    0    |    0    |    36   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln55_fu_194  |    0    |    0    |    4    |
|          |  select_ln59_fu_220  |    0    |    0    |    4    |
|  select  |     n_mid2_fu_244    |    0    |    0    |    4    |
|          |  select_ln39_fu_252  |    0    |    0    |    4    |
|          | select_ln39_1_fu_270 |    0    |    0    |    8    |
|          |    tmp_mid2_fu_368   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln59_fu_153   |    0    |    0    |    13   |
|   icmp   |   icmp_ln39_fu_188   |    0    |    0    |    15   |
|          |   icmp_ln41_fu_208   |    0    |    0    |    13   |
|          |  icmp_ln41_1_fu_346  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln55_fu_202   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln55_fu_214   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |     empty_fu_238     |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_402      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln39_fu_228  |    0    |    0    |    0    |
|   trunc  |   trunc_ln46_fu_260  |    0    |    0    |    0    |
|          |   trunc_ln41_fu_379  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_7_fu_293     |    0    |    0    |    0    |
|          |     tmp_8_fu_303     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln43_fu_300   |    0    |    0    |    0    |
|          |  zext_ln43_1_fu_316  |    0    |    0    |    0    |
|   zext   |  zext_ln43_2_fu_325  |    0    |    0    |    0    |
|          |   zext_ln44_fu_336   |    0    |    0    |    0    |
|          |   zext_ln46_fu_375   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln43_fu_357   |    0    |    0    |    0    |
|          |   sext_ln44_fu_361   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_388   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   261   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln46_1_reg_484     |    6   |
|   buf_2d_in_addr_reg_494   |    6   |
|dct_coeff_table_addr_reg_489|    6   |
|        empty_reg_463       |    1   |
|          i_reg_440         |    4   |
|     icmp_ln41_1_reg_499    |    1   |
|      icmp_ln59_reg_454     |    1   |
|  indvar_flatten22_reg_447  |   10   |
|   indvar_flatten6_reg_433  |    8   |
|          k_reg_426         |    4   |
|       n_mid2_reg_468       |    4   |
|          n_reg_419         |    4   |
|   row_outbuf_addr_reg_518  |    6   |
|     select_ln39_reg_474    |    4   |
|      sext_ln43_reg_503     |   31   |
|      sext_ln44_reg_508     |   31   |
|      tmp_mid2_reg_513      |   32   |
|         tmp_reg_412        |   32   |
|     trunc_ln39_reg_458     |    3   |
|     trunc_ln46_reg_479     |    3   |
|      trunc_ln_reg_523      |   16   |
+----------------------------+--------+
|            Total           |   213  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_102 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_402    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_402    |  p1  |   3  |  15  |   45   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   101  ||  6.4713 ||    0    ||    41   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   261  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   41   |
|  Register |    -   |    -   |   213  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   213  |   302  |
+-----------+--------+--------+--------+--------+
