library ieee;
use ieee.std_logic_1164.all;

entity mux21 is
    port (
        a, b : in std_logic;
        s : in std_logic;
        y : out std_logic
    );
end mux21;

architecture beh of mux21 is
begin
    process (a, b, s)
    begin
        case s is
            when '0' => y <= a;
            when '1' => y <= b;
            when others => y <= 'U';
        end case;
    end process;
end beh;

