{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668606141478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668606141478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 13:42:21 2022 " "Processing started: Wed Nov 16 13:42:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668606141478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668606141478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serialEncoder -c serialEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off serialEncoder -c serialEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668606141479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668606141646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668606141646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 8 4 " "Found 8 design units, including 4 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-structure " "Found design unit 1: AND_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_2-structure " "Found design unit 2: NAND_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NOR_2-structure " "Found design unit 3: NOR_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147642 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 XOR_2-structure " "Found design unit 4: XOR_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147642 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147642 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_2 " "Found entity 2: NAND_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147642 ""} { "Info" "ISGN_ENTITY_NAME" "3 NOR_2 " "Found entity 3: NOR_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147642 ""} { "Info" "ISGN_ENTITY_NAME" "4 XOR_2 " "Found entity 4: XOR_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668606147642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeDev.vhd 6 3 " "Found 6 design units, including 3 entities, in source file storeDev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147643 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 binCounter_3bit-structure " "Found design unit 2: binCounter_3bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147643 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 parReg_8bit-structure " "Found design unit 3: parReg_8bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147643 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147643 ""} { "Info" "ISGN_ENTITY_NAME" "2 binCounter_3bit " "Found entity 2: binCounter_3bit" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147643 ""} { "Info" "ISGN_ENTITY_NAME" "3 parReg_8bit " "Found entity 3: parReg_8bit" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668606147643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialEncoder-structure " "Found design unit 1: serialEncoder-structure" {  } { { "serialEncoder.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/serialEncoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147643 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialEncoder " "Found entity 1: serialEncoder" {  } { { "serialEncoder.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/serialEncoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668606147643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitEncoder-structure " "Found design unit 1: bitEncoder-structure" {  } { { "bitEncoder.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/bitEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147644 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitEncoder " "Found entity 1: bitEncoder" {  } { { "bitEncoder.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/bitEncoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668606147644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "controlUnit.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/controlUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 controlUnit-structure " "Found design unit 2: controlUnit-structure" {  } { { "controlUnit.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/controlUnit.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147645 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "controlUnit.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/controlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147645 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlUnit " "Found entity 2: controlUnit" {  } { { "controlUnit.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/controlUnit.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668606147645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668606147645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serialEncoder " "Elaborating entity \"serialEncoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668606147694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET flipFlopDPET:ff0 " "Elaborating entity \"flipFlopDPET\" for hierarchy \"flipFlopDPET:ff0\"" {  } { { "serialEncoder.vhd" "ff0" { Text "/home/andre/github/AAD/serialEncoder/serialEncoder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606147696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_3bit binCounter_3bit:bnc " "Elaborating entity \"binCounter_3bit\" for hierarchy \"binCounter_3bit:bnc\"" {  } { { "serialEncoder.vhd" "bnc" { Text "/home/andre/github/AAD/serialEncoder/serialEncoder.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606147698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 binCounter_3bit:bnc\|AND_2:and0 " "Elaborating entity \"AND_2\" for hierarchy \"binCounter_3bit:bnc\|AND_2:and0\"" {  } { { "storeDev.vhd" "and0" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606147699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 binCounter_3bit:bnc\|XOR_2:xor0 " "Elaborating entity \"XOR_2\" for hierarchy \"binCounter_3bit:bnc\|XOR_2:xor0\"" {  } { { "storeDev.vhd" "xor0" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606147700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:con " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:con\"" {  } { { "serialEncoder.vhd" "con" { Text "/home/andre/github/AAD/serialEncoder/serialEncoder.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606147702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem controlUnit:con\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"controlUnit:con\|contMem:cMem\"" {  } { { "controlUnit.vhd" "cMem" { Text "/home/andre/github/AAD/serialEncoder/controlUnit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606147703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_2 controlUnit:con\|NAND_2:nad1 " "Elaborating entity \"NAND_2\" for hierarchy \"controlUnit:con\|NAND_2:nad1\"" {  } { { "controlUnit.vhd" "nad1" { Text "/home/andre/github/AAD/serialEncoder/controlUnit.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606147705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitEncoder bitEncoder:be0 " "Elaborating entity \"bitEncoder\" for hierarchy \"bitEncoder:be0\"" {  } { { "serialEncoder.vhd" "be0" { Text "/home/andre/github/AAD/serialEncoder/serialEncoder.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606147707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parReg_8bit parReg_8bit:pr8 " "Elaborating entity \"parReg_8bit\" for hierarchy \"parReg_8bit:pr8\"" {  } { { "serialEncoder.vhd" "pr8" { Text "/home/andre/github/AAD/serialEncoder/serialEncoder.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606147716 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlUnit:con\|contMem:cMem\|prog " "RAM logic \"controlUnit:con\|contMem:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "controlUnit.vhd" "prog" { Text "/home/andre/github/AAD/serialEncoder/controlUnit.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668606147960 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668606147960 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668606148105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668606148233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668606148574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668606148574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668606148621 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668606148621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668606148621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668606148621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668606148628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 13:42:28 2022 " "Processing ended: Wed Nov 16 13:42:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668606148628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668606148628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668606148628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668606148628 ""}
