$date
	Wed Apr  8 10:40:22 2015
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var wire 8 ! s1 [7:0] $end
$var wire 8 " s2 [7:0] $end
$var wire 8 # s3 [7:0] $end
$var wire 8 $ s4 [7:0] $end
$var reg 1 % clk $end
$var reg 8 & e1 [7:0] $end
$var reg 8 ' e2 [7:0] $end
$var reg 8 ( e3 [7:0] $end
$var reg 8 ) e4 [7:0] $end
$var reg 1 * reset $end
$scope module cpu_ $end
$var wire 1 + clk $end
$var wire 8 , data_in [7:0] $end
$var wire 8 - data_mem [7:0] $end
$var wire 8 . data_reg [7:0] $end
$var wire 8 / e1 [7:0] $end
$var wire 8 0 e2 [7:0] $end
$var wire 8 1 e3 [7:0] $end
$var wire 8 2 e4 [7:0] $end
$var wire 2 3 id_in [1:0] $end
$var wire 2 4 id_out [1:0] $end
$var wire 3 5 op [2:0] $end
$var wire 6 6 opcode [5:0] $end
$var wire 1 7 reset $end
$var wire 1 8 rw1 $end
$var wire 1 9 rwe2 $end
$var wire 1 : rwe3 $end
$var wire 1 ; rwe4 $end
$var wire 8 < s1 [7:0] $end
$var wire 8 = s2 [7:0] $end
$var wire 8 > s3 [7:0] $end
$var wire 8 ? s4 [7:0] $end
$var wire 1 @ s_es $end
$var wire 1 A s_rel $end
$var wire 1 B s_ret $end
$var wire 1 C sec $end
$var wire 1 D sinc $end
$var wire 1 E sinm $end
$var wire 1 F swe $end
$var wire 1 G we3 $end
$var wire 1 H z $end
$scope module uc_ $end
$var wire 1 + clock $end
$var wire 2 I id_out [1:0] $end
$var wire 3 J op [2:0] $end
$var wire 6 K opcode [5:0] $end
$var wire 1 7 reset $end
$var wire 1 H z $end
$var reg 1 L rwe1 $end
$var reg 1 M rwe2 $end
$var reg 1 N rwe3 $end
$var reg 1 O rwe4 $end
$var reg 1 P s_es $end
$var reg 1 Q s_inc $end
$var reg 1 R s_inm $end
$var reg 1 S s_rel $end
$var reg 1 T s_ret $end
$var reg 1 U sec $end
$var reg 1 V swe $end
$var reg 1 W we3 $end
$upscope $end
$scope module microc_ $end
$var wire 8 X alu_mux2 [7:0] $end
$var wire 1 + clk $end
$var wire 8 Y data_in [7:0] $end
$var wire 8 Z data_mem [7:0] $end
$var wire 8 [ data_reg [7:0] $end
$var wire 2 \ id_in [1:0] $end
$var wire 2 ] id_out [1:0] $end
$var wire 16 ^ memprog [15:0] $end
$var wire 10 _ mux1_pc [9:0] $end
$var wire 8 ` mux2_out [7:0] $end
$var wire 10 a mux4_sum [9:0] $end
$var wire 10 b mux5_pc [9:0] $end
$var wire 10 c mux_subreg [9:0] $end
$var wire 3 d op [2:0] $end
$var wire 6 e opcode [5:0] $end
$var wire 10 f pc_memprog [9:0] $end
$var wire 8 g rd1 [7:0] $end
$var wire 8 h rd2 [7:0] $end
$var wire 1 7 reset $end
$var wire 1 @ s_es $end
$var wire 1 D s_inc $end
$var wire 1 E s_inm $end
$var wire 1 A s_rel $end
$var wire 1 B s_ret $end
$var wire 10 i sub_mux5 [9:0] $end
$var wire 10 j sum_mux1 [9:0] $end
$var wire 1 F swe $end
$var wire 8 k wd3 [7:0] $end
$var wire 1 G we3 $end
$var wire 1 H z $end
$var wire 1 l zero $end
$scope module mux1_ $end
$var wire 10 m d0 [9:0] $end
$var wire 10 n d1 [9:0] $end
$var wire 1 D s $end
$var wire 10 o y [9:0] $end
$upscope $end
$scope module PC_ $end
$var wire 1 + clk $end
$var wire 10 p d [9:0] $end
$var wire 1 7 reset $end
$var reg 10 q q [9:0] $end
$upscope $end
$scope module sumador_ $end
$var wire 10 r a [9:0] $end
$var wire 10 s b [9:0] $end
$var wire 10 t y [9:0] $end
$upscope $end
$scope module memoria_ $end
$var wire 10 u a [9:0] $end
$var wire 1 + clk $end
$var wire 16 v rd [15:0] $end
$upscope $end
$scope module banco_ $end
$var wire 1 + clk $end
$var wire 4 w ra1 [3:0] $end
$var wire 4 x ra2 [3:0] $end
$var wire 8 y rd1 [7:0] $end
$var wire 8 z rd2 [7:0] $end
$var wire 4 { wa3 [3:0] $end
$var wire 8 | wd3 [7:0] $end
$var wire 1 G we3 $end
$upscope $end
$scope module alu_ $end
$var wire 8 } a [7:0] $end
$var wire 8 ~ b [7:0] $end
$var wire 3 !" op [2:0] $end
$var wire 8 "" y [7:0] $end
$var wire 1 l zero $end
$var reg 8 #" s [7:0] $end
$upscope $end
$scope module mux2_ $end
$var wire 8 $" d0 [7:0] $end
$var wire 8 %" d1 [7:0] $end
$var wire 1 E s $end
$var wire 8 &" y [7:0] $end
$upscope $end
$scope module ffzero $end
$var wire 1 + clk $end
$var wire 1 l d $end
$var wire 1 7 reset $end
$var reg 1 '" q $end
$upscope $end
$scope module mux3_ $end
$var wire 8 (" d0 [7:0] $end
$var wire 8 )" d1 [7:0] $end
$var wire 1 @ s $end
$var wire 8 *" y [7:0] $end
$upscope $end
$scope module mux4_ $end
$var wire 10 +" d0 [9:0] $end
$var wire 10 ," d1 [9:0] $end
$var wire 1 A s $end
$var wire 10 -" y [9:0] $end
$upscope $end
$scope module sub_reg $end
$var wire 10 ." d [9:0] $end
$var wire 1 7 reset $end
$var wire 1 F swe $end
$var reg 10 /" q [9:0] $end
$upscope $end
$scope module mux5_ $end
$var wire 10 0" d0 [9:0] $end
$var wire 10 1" d1 [9:0] $end
$var wire 1 B s $end
$var wire 10 2" y [9:0] $end
$upscope $end
$scope module sumador2 $end
$var wire 10 3" a [9:0] $end
$var wire 10 4" b [9:0] $end
$var wire 10 5" y [9:0] $end
$upscope $end
$upscope $end
$scope module e_s_ $end
$var wire 1 + clk $end
$var wire 8 6" data_in [7:0] $end
$var wire 8 7" data_mem [7:0] $end
$var wire 8 8" data_reg [7:0] $end
$var wire 2 9" id_in [1:0] $end
$var wire 2 :" id_out [1:0] $end
$var wire 8 ;" in1 [7:0] $end
$var wire 8 <" in2 [7:0] $end
$var wire 8 =" in3 [7:0] $end
$var wire 8 >" in4 [7:0] $end
$var wire 8 ?" mux_reg1 [7:0] $end
$var wire 8 @" mux_reg2 [7:0] $end
$var wire 8 A" mux_reg3 [7:0] $end
$var wire 8 B" mux_reg4 [7:0] $end
$var wire 8 C" out1 [7:0] $end
$var wire 8 D" out2 [7:0] $end
$var wire 8 E" out3 [7:0] $end
$var wire 8 F" out4 [7:0] $end
$var wire 1 7 reset $end
$var wire 1 8 rwe1 $end
$var wire 1 9 rwe2 $end
$var wire 1 : rwe3 $end
$var wire 1 ; rwe4 $end
$var wire 1 C sec $end
$scope module mux_entrada $end
$var wire 8 G" d0 [7:0] $end
$var wire 8 H" d1 [7:0] $end
$var wire 8 I" d2 [7:0] $end
$var wire 8 J" d3 [7:0] $end
$var wire 2 K" s [1:0] $end
$var wire 8 L" y [7:0] $end
$var reg 8 M" aux [7:0] $end
$upscope $end
$scope module mux_salida $end
$var wire 8 N" aux [7:0] $end
$var wire 8 O" e0 [7:0] $end
$var wire 8 P" e1 [7:0] $end
$var wire 2 Q" reg_ [1:0] $end
$var wire 1 C s $end
$var reg 8 R" d0 [7:0] $end
$var reg 8 S" d1 [7:0] $end
$var reg 8 T" d2 [7:0] $end
$var reg 8 U" d3 [7:0] $end
$upscope $end
$scope module sal1 $end
$var wire 1 + clk $end
$var wire 8 V" d [7:0] $end
$var wire 1 7 reset $end
$var wire 1 8 rwe $end
$var reg 8 W" q [7:0] $end
$upscope $end
$scope module sal2 $end
$var wire 1 + clk $end
$var wire 8 X" d [7:0] $end
$var wire 1 7 reset $end
$var wire 1 9 rwe $end
$var reg 8 Y" q [7:0] $end
$upscope $end
$scope module sal3 $end
$var wire 1 + clk $end
$var wire 8 Z" d [7:0] $end
$var wire 1 7 reset $end
$var wire 1 : rwe $end
$var reg 8 [" q [7:0] $end
$upscope $end
$scope module sal4 $end
$var wire 1 + clk $end
$var wire 8 \" d [7:0] $end
$var wire 1 7 reset $end
$var wire 1 ; rwe $end
$var reg 8 ]" q [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ]"
b11111111 \"
b0 ["
bx Z"
b0 Y"
bx X"
b0 W"
bx V"
b11111111 U"
bx T"
bx S"
bx R"
b11 Q"
bx P"
b11111111 O"
b11111111 N"
b10000000 M"
b10000000 L"
b11 K"
b10000000 J"
b101 I"
b1000 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b11111111 B"
bx A"
bx @"
bx ?"
b10000000 >"
b101 ="
b1000 <"
b0 ;"
b11 :"
b11 9"
bx 8"
b11111111 7"
b10000000 6"
b1 5"
b0 4"
b1 3"
b1 2"
b0 1"
b1 0"
b0 /"
b1 ."
b1 -"
b1111111111 ,"
b1 +"
bx *"
b10000000 )"
bx ("
0'"
bx &"
b11111111 %"
bx $"
bx #"
bx ""
b111 !"
bx ~
bx }
bx |
b1111 {
bx z
bx y
b1111 x
b1111 w
b1111111111111111 v
b0 u
b1 t
b0 s
b1 r
b0 q
b1 p
b1 o
b1 n
b1111111111 m
xl
bx k
b1 j
b0 i
bx h
bx g
b0 f
b111111 e
b111 d
b1 c
b1 b
b1 a
bx `
b1 _
b1111111111111111 ^
b11 ]
b11 \
bx [
b11111111 Z
b10000000 Y
bx X
0W
0V
0U
0T
0S
0R
1Q
0P
0O
0N
0M
0L
b111111 K
b111 J
b11 I
0H
0G
0F
0E
1D
0C
0B
0A
0@
b0 ?
b0 >
b0 =
b0 <
0;
0:
09
08
17
b111111 6
b111 5
b11 4
b11 3
b10000000 2
b101 1
b1000 0
b0 /
bx .
b11111111 -
b10000000 ,
1+
1*
b10000000 )
b101 (
b1000 '
b0 &
1%
b0 $
b0 #
b0 "
b0 !
$end
#500
0*
07
#2000
0%
0+
#8000
b10 /"
b10 i
b10 1"
1V
1F
0Q
0D
b110 b
b110 p
b110 2"
b101 M"
b101 ,
b101 Y
b101 )"
b101 6"
b101 L"
b11010 R"
b11010 ?"
b11010 V"
b11010 N"
b0 5
b0 J
b0 d
b0 !"
b110 _
b110 o
b110 0"
b110 ,"
b11010 %"
b0 {
b1 x
b1010 w
b110 m
b10 3
b10 \
b10 9"
b10 K"
b0 4
b0 I
b0 ]
b0 :"
b0 Q"
b11010 -
b11010 Z
b11010 7"
b11010 O"
b101000 6
b101000 K
b101000 e
x'"
xH
b1 q
b10 j
b10 n
b10 t
b110101000 ^
b110101000 v
b10 c
b10 ."
b10 5"
b1 f
b1 s
b1 u
b1 4"
1%
1+
#10000
0%
0+
#16000
1Q
1D
1W
1G
0V
0F
b111 b
b111 p
b111 2"
b111 _
b111 o
b111 0"
bx M"
bx ,
bx Y
bx )"
bx 6"
bx L"
bx N"
bx 5
bx J
bx d
bx !"
bx ,"
bx %"
bx {
bx x
bx w
bx m
bx 3
bx \
bx 9"
bx K"
bx 4
bx I
bx ]
bx :"
bx Q"
bx -
bx Z
bx 7"
bx O"
bx 6
bx K
bx e
b110 q
b111 j
b111 n
b111 t
bx ^
bx v
b111 c
b111 ."
b111 5"
b110 f
b110 s
b110 u
b110 4"
1%
1+
#18000
0%
0+
#24000
b1000 b
b1000 p
b1000 2"
b1000 _
b1000 o
b1000 0"
b111 q
b1000 j
b1000 n
b1000 t
b1000 c
b1000 ."
b1000 5"
b111 f
b111 s
b111 u
b111 4"
1%
1+
#26000
0%
0+
#32000
b1001 b
b1001 p
b1001 2"
b1001 _
b1001 o
b1001 0"
b1000 q
b1001 j
b1001 n
b1001 t
b1001 c
b1001 ."
b1001 5"
b1000 f
b1000 s
b1000 u
b1000 4"
1%
1+
#34000
0%
0+
#40000
b1010 b
b1010 p
b1010 2"
b1010 _
b1010 o
b1010 0"
b1001 q
b1010 j
b1010 n
b1010 t
b1010 c
b1010 ."
b1010 5"
b1001 f
b1001 s
b1001 u
b1001 4"
1%
1+
#42000
0%
0+
#48000
b1011 b
b1011 p
b1011 2"
b1011 _
b1011 o
b1011 0"
b1010 q
b1011 j
b1011 n
b1011 t
b1011 c
b1011 ."
b1011 5"
b1010 f
b1010 s
b1010 u
b1010 4"
1%
1+
#50000
0%
0+
#56000
b1100 b
b1100 p
b1100 2"
b1100 _
b1100 o
b1100 0"
b1011 q
b1100 j
b1100 n
b1100 t
b1100 c
b1100 ."
b1100 5"
b1011 f
b1011 s
b1011 u
b1011 4"
1%
1+
#58000
0%
0+
#64000
b1101 b
b1101 p
b1101 2"
b1101 _
b1101 o
b1101 0"
b1100 q
b1101 j
b1101 n
b1101 t
b1101 c
b1101 ."
b1101 5"
b1100 f
b1100 s
b1100 u
b1100 4"
1%
1+
#66000
0%
0+
#72000
b1110 b
b1110 p
b1110 2"
b1110 _
b1110 o
b1110 0"
b1101 q
b1110 j
b1110 n
b1110 t
b1110 c
b1110 ."
b1110 5"
b1101 f
b1101 s
b1101 u
b1101 4"
1%
1+
#74000
0%
0+
#80000
b1111 b
b1111 p
b1111 2"
b1111 _
b1111 o
b1111 0"
b1110 q
b1111 j
b1111 n
b1111 t
b1111 c
b1111 ."
b1111 5"
b1110 f
b1110 s
b1110 u
b1110 4"
1%
1+
#82000
0%
0+
#88000
b10000 b
b10000 p
b10000 2"
b10000 _
b10000 o
b10000 0"
b1111 q
b10000 j
b10000 n
b10000 t
b10000 c
b10000 ."
b10000 5"
b1111 f
b1111 s
b1111 u
b1111 4"
1%
1+
#90000
0%
0+
#96000
b10001 b
b10001 p
b10001 2"
b10001 _
b10001 o
b10001 0"
b10000 q
b10001 j
b10001 n
b10001 t
b10001 c
b10001 ."
b10001 5"
b10000 f
b10000 s
b10000 u
b10000 4"
1%
1+
#98000
0%
0+
#104000
b10010 b
b10010 p
b10010 2"
b10010 _
b10010 o
b10010 0"
b10001 q
b10010 j
b10010 n
b10010 t
b10010 c
b10010 ."
b10010 5"
b10001 f
b10001 s
b10001 u
b10001 4"
1%
1+
#106000
0%
0+
#112000
b10011 b
b10011 p
b10011 2"
b10011 _
b10011 o
b10011 0"
b10010 q
b10011 j
b10011 n
b10011 t
b10011 c
b10011 ."
b10011 5"
b10010 f
b10010 s
b10010 u
b10010 4"
1%
1+
#114000
0%
0+
#120000
b10100 b
b10100 p
b10100 2"
b10100 _
b10100 o
b10100 0"
b10011 q
b10100 j
b10100 n
b10100 t
b10100 c
b10100 ."
b10100 5"
b10011 f
b10011 s
b10011 u
b10011 4"
1%
1+
#122000
0%
0+
#128000
b10101 b
b10101 p
b10101 2"
b10101 _
b10101 o
b10101 0"
b10100 q
b10101 j
b10101 n
b10101 t
b10101 c
b10101 ."
b10101 5"
b10100 f
b10100 s
b10100 u
b10100 4"
1%
1+
#130000
0%
0+
#136000
b10110 b
b10110 p
b10110 2"
b10110 _
b10110 o
b10110 0"
b10101 q
b10110 j
b10110 n
b10110 t
b10110 c
b10110 ."
b10110 5"
b10101 f
b10101 s
b10101 u
b10101 4"
1%
1+
#138000
0%
0+
#144000
b10111 b
b10111 p
b10111 2"
b10111 _
b10111 o
b10111 0"
b10110 q
b10111 j
b10111 n
b10111 t
b10111 c
b10111 ."
b10111 5"
b10110 f
b10110 s
b10110 u
b10110 4"
1%
1+
#146000
0%
0+
#152000
b11000 b
b11000 p
b11000 2"
b11000 _
b11000 o
b11000 0"
b10111 q
b11000 j
b11000 n
b11000 t
b11000 c
b11000 ."
b11000 5"
b10111 f
b10111 s
b10111 u
b10111 4"
1%
1+
#154000
0%
0+
#160000
b11001 b
b11001 p
b11001 2"
b11001 _
b11001 o
b11001 0"
b11000 q
b11001 j
b11001 n
b11001 t
b11001 c
b11001 ."
b11001 5"
b11000 f
b11000 s
b11000 u
b11000 4"
1%
1+
#162000
0%
0+
#168000
b11010 b
b11010 p
b11010 2"
b11010 _
b11010 o
b11010 0"
b11001 q
b11010 j
b11010 n
b11010 t
b11010 c
b11010 ."
b11010 5"
b11001 f
b11001 s
b11001 u
b11001 4"
1%
1+
#170000
0%
0+
#176000
b11011 b
b11011 p
b11011 2"
b11011 _
b11011 o
b11011 0"
b11010 q
b11011 j
b11011 n
b11011 t
b11011 c
b11011 ."
b11011 5"
b11010 f
b11010 s
b11010 u
b11010 4"
1%
1+
#178000
0%
0+
#184000
b11100 b
b11100 p
b11100 2"
b11100 _
b11100 o
b11100 0"
b11011 q
b11100 j
b11100 n
b11100 t
b11100 c
b11100 ."
b11100 5"
b11011 f
b11011 s
b11011 u
b11011 4"
1%
1+
#186000
0%
0+
#192000
b11101 b
b11101 p
b11101 2"
b11101 _
b11101 o
b11101 0"
b11100 q
b11101 j
b11101 n
b11101 t
b11101 c
b11101 ."
b11101 5"
b11100 f
b11100 s
b11100 u
b11100 4"
1%
1+
#194000
0%
0+
#200000
b11110 b
b11110 p
b11110 2"
b11110 _
b11110 o
b11110 0"
b11101 q
b11110 j
b11110 n
b11110 t
b11110 c
b11110 ."
b11110 5"
b11101 f
b11101 s
b11101 u
b11101 4"
1%
1+
#202000
0%
0+
#208000
b11111 b
b11111 p
b11111 2"
b11111 _
b11111 o
b11111 0"
b11110 q
b11111 j
b11111 n
b11111 t
b11111 c
b11111 ."
b11111 5"
b11110 f
b11110 s
b11110 u
b11110 4"
1%
1+
#210000
0%
0+
#216000
b100000 b
b100000 p
b100000 2"
b100000 _
b100000 o
b100000 0"
b11111 q
b100000 j
b100000 n
b100000 t
b100000 c
b100000 ."
b100000 5"
b11111 f
b11111 s
b11111 u
b11111 4"
1%
1+
#218000
0%
0+
#224000
b100001 b
b100001 p
b100001 2"
b100001 _
b100001 o
b100001 0"
b100000 q
b100001 j
b100001 n
b100001 t
b100001 c
b100001 ."
b100001 5"
b100000 f
b100000 s
b100000 u
b100000 4"
1%
1+
#226000
0%
0+
#232000
b100010 b
b100010 p
b100010 2"
b100010 _
b100010 o
b100010 0"
b100001 q
b100010 j
b100010 n
b100010 t
b100010 c
b100010 ."
b100010 5"
b100001 f
b100001 s
b100001 u
b100001 4"
1%
1+
#234000
0%
0+
#240000
b100011 b
b100011 p
b100011 2"
b100011 _
b100011 o
b100011 0"
b100010 q
b100011 j
b100011 n
b100011 t
b100011 c
b100011 ."
b100011 5"
b100010 f
b100010 s
b100010 u
b100010 4"
1%
1+
#242000
0%
0+
#248000
b100100 b
b100100 p
b100100 2"
b100100 _
b100100 o
b100100 0"
b100011 q
b100100 j
b100100 n
b100100 t
b100100 c
b100100 ."
b100100 5"
b100011 f
b100011 s
b100011 u
b100011 4"
1%
1+
#250000
0%
0+
#256000
b100101 b
b100101 p
b100101 2"
b100101 _
b100101 o
b100101 0"
b100100 q
b100101 j
b100101 n
b100101 t
b100101 c
b100101 ."
b100101 5"
b100100 f
b100100 s
b100100 u
b100100 4"
1%
1+
#258000
0%
0+
#264000
b100110 b
b100110 p
b100110 2"
b100110 _
b100110 o
b100110 0"
b100101 q
b100110 j
b100110 n
b100110 t
b100110 c
b100110 ."
b100110 5"
b100101 f
b100101 s
b100101 u
b100101 4"
1%
1+
#266000
0%
0+
#272000
b100111 b
b100111 p
b100111 2"
b100111 _
b100111 o
b100111 0"
b100110 q
b100111 j
b100111 n
b100111 t
b100111 c
b100111 ."
b100111 5"
b100110 f
b100110 s
b100110 u
b100110 4"
1%
1+
#274000
0%
0+
#280000
b101000 b
b101000 p
b101000 2"
b101000 _
b101000 o
b101000 0"
b100111 q
b101000 j
b101000 n
b101000 t
b101000 c
b101000 ."
b101000 5"
b100111 f
b100111 s
b100111 u
b100111 4"
1%
1+
#282000
0%
0+
#288000
b101001 b
b101001 p
b101001 2"
b101001 _
b101001 o
b101001 0"
b101000 q
b101001 j
b101001 n
b101001 t
b101001 c
b101001 ."
b101001 5"
b101000 f
b101000 s
b101000 u
b101000 4"
1%
1+
#290000
0%
0+
#296000
b101010 b
b101010 p
b101010 2"
b101010 _
b101010 o
b101010 0"
b101001 q
b101010 j
b101010 n
b101010 t
b101010 c
b101010 ."
b101010 5"
b101001 f
b101001 s
b101001 u
b101001 4"
1%
1+
#298000
0%
0+
#300500
