

================================================================
== Vitis HLS Report for 'dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'
================================================================
* Date:           Thu Apr  6 15:00:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dct_prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |       68|       68|         6|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     8|       -|       -|    -|
|Expression       |        -|     -|       0|     265|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     219|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     219|     369|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_14ns_29s_29_4_1_U47  |mac_muladd_16s_14ns_29s_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_15s_13ns_29_4_1_U46  |mac_muladd_16s_15s_13ns_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_1_U50  |mac_muladd_16s_15s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U48   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U49   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mul_mul_16s_15s_29_4_1_U43          |mul_mul_16s_15s_29_4_1          |       i0 * i1|
    |mul_mul_16s_15s_29_4_1_U44          |mul_mul_16s_15s_29_4_1          |       i0 * i1|
    |mul_mul_16s_15s_29_4_1_U45          |mul_mul_16s_15s_29_4_1          |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_574_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln34_11_fu_655_p2     |         +|   0|  0|  29|          29|          29|
    |add_ln34_15_fu_659_p2     |         +|   0|  0|  36|          29|          29|
    |add_ln34_1_fu_663_p2      |         +|   0|  0|  29|          29|          29|
    |add_ln34_fu_568_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln58_1_fu_345_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln58_fu_354_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln28_fu_364_p2       |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln58_fu_339_p2       |      icmp|   0|  0|  11|           7|           8|
    |or_ln58_1_fu_446_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln58_2_fu_465_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln58_3_fu_484_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln58_4_fu_503_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln58_5_fu_522_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln58_6_fu_541_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln58_fu_427_p2         |        or|   0|  0|   6|           6|           1|
    |select_ln58_10_fu_419_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln58_11_fu_438_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln58_12_fu_457_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln58_13_fu_476_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln58_14_fu_495_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln58_15_fu_514_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln58_16_fu_533_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln58_1_fu_386_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln58_2_fu_406_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln58_fu_370_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 265|         172|         181|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                    |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten29_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load                 |   9|          2|    4|          8|
    |i_fu_84                                 |   9|          2|    4|          8|
    |indvar_flatten29_fu_88                  |   9|          2|    7|         14|
    |k_fu_80                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln34_reg_807                  |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |col_inbuf_load_3_reg_867          |  16|   0|   16|          0|
    |col_inbuf_load_5_reg_877          |  16|   0|   16|          0|
    |col_inbuf_load_6_reg_882          |  16|   0|   16|          0|
    |col_inbuf_load_reg_852            |  16|   0|   16|          0|
    |dct_coeff_table_0_load_reg_892    |  14|   0|   14|          0|
    |dct_coeff_table_3_load_reg_907    |  15|   0|   15|          0|
    |dct_coeff_table_5_load_reg_917    |  15|   0|   15|          0|
    |dct_coeff_table_6_load_reg_922    |  15|   0|   15|          0|
    |i_fu_84                           |   4|   0|    4|          0|
    |indvar_flatten29_fu_88            |   7|   0|    7|          0|
    |k_fu_80                           |   4|   0|    4|          0|
    |add_ln34_reg_807                  |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 219|  32|  161|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|col_inbuf_address0          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce0               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q0                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address1          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce1               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q1                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address2          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce2               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q2                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address3          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce3               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q3                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address4          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce4               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q4                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address5          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce5               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q5                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address6          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce6               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q6                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address7          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce7               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q7                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_outbuf_address0         |  out|    6|   ap_memory|                                col_outbuf|         array|
|col_outbuf_ce0              |  out|    1|   ap_memory|                                col_outbuf|         array|
|col_outbuf_we0              |  out|    1|   ap_memory|                                col_outbuf|         array|
|col_outbuf_d0               |  out|   16|   ap_memory|                                col_outbuf|         array|
|dct_coeff_table_0_address0  |  out|    3|   ap_memory|                         dct_coeff_table_0|         array|
|dct_coeff_table_0_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_0|         array|
|dct_coeff_table_0_q0        |   in|   14|   ap_memory|                         dct_coeff_table_0|         array|
|dct_coeff_table_1_address0  |  out|    3|   ap_memory|                         dct_coeff_table_1|         array|
|dct_coeff_table_1_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_1|         array|
|dct_coeff_table_1_q0        |   in|   15|   ap_memory|                         dct_coeff_table_1|         array|
|dct_coeff_table_2_address0  |  out|    3|   ap_memory|                         dct_coeff_table_2|         array|
|dct_coeff_table_2_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_2|         array|
|dct_coeff_table_2_q0        |   in|   15|   ap_memory|                         dct_coeff_table_2|         array|
|dct_coeff_table_3_address0  |  out|    3|   ap_memory|                         dct_coeff_table_3|         array|
|dct_coeff_table_3_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_3|         array|
|dct_coeff_table_3_q0        |   in|   15|   ap_memory|                         dct_coeff_table_3|         array|
|dct_coeff_table_4_address0  |  out|    3|   ap_memory|                         dct_coeff_table_4|         array|
|dct_coeff_table_4_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_4|         array|
|dct_coeff_table_4_q0        |   in|   15|   ap_memory|                         dct_coeff_table_4|         array|
|dct_coeff_table_5_address0  |  out|    3|   ap_memory|                         dct_coeff_table_5|         array|
|dct_coeff_table_5_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_5|         array|
|dct_coeff_table_5_q0        |   in|   15|   ap_memory|                         dct_coeff_table_5|         array|
|dct_coeff_table_6_address0  |  out|    3|   ap_memory|                         dct_coeff_table_6|         array|
|dct_coeff_table_6_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_6|         array|
|dct_coeff_table_6_q0        |   in|   15|   ap_memory|                         dct_coeff_table_6|         array|
|dct_coeff_table_7_address0  |  out|    3|   ap_memory|                         dct_coeff_table_7|         array|
|dct_coeff_table_7_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_7|         array|
|dct_coeff_table_7_q0        |   in|   15|   ap_memory|                         dct_coeff_table_7|         array|
+----------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten29"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %DCT_Inner_Loop.i17.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i7 %indvar_flatten29" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 17 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i4 %i_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 18 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 19 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.81ns)   --->   "%icmp_ln58 = icmp_eq  i7 %indvar_flatten29_load, i7 64" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 21 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.77ns)   --->   "%add_ln58_1 = add i7 %indvar_flatten29_load, i7 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 22 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %_Z6dct_1dPsS_.exit37.i, void %for.inc50.i.preheader.exitStub" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 23 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 24 'load' 'k_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln58 = add i4 %i_1, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 25 'add' 'add_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i4 %add_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43]   --->   Operation 26 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.72ns)   --->   "%icmp_ln28 = icmp_eq  i4 %k_load, i4 8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 27 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.39ns)   --->   "%select_ln58 = select i1 %icmp_ln28, i4 0, i4 %k_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 28 'select' 'select_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 29 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%select_ln58_1 = select i1 %icmp_ln28, i4 %add_ln58, i4 %i_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 30 'select' 'select_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %select_ln58_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 31 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln34, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln58_2 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 33 'select' 'select_ln58_2' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %select_ln58_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 34 'zext' 'zext_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 35 'getelementptr' 'col_inbuf_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 36 'load' 'col_inbuf_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%select_ln58_10 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 37 'select' 'select_ln58_10' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln58 = or i6 %select_ln58_10, i6 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 38 'or' 'or_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %or_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 39 'zext' 'zext_ln32' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%col_inbuf_addr_1 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 40 'getelementptr' 'col_inbuf_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%col_inbuf_load_1 = load i6 %col_inbuf_addr_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 41 'load' 'col_inbuf_load_1' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%select_ln58_11 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 42 'select' 'select_ln58_11' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln58_1 = or i6 %select_ln58_11, i6 2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 43 'or' 'or_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i6 %or_ln58_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 44 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%col_inbuf_addr_2 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 45 'getelementptr' 'col_inbuf_addr_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%col_inbuf_load_2 = load i6 %col_inbuf_addr_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 46 'load' 'col_inbuf_load_2' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%select_ln58_12 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 47 'select' 'select_ln58_12' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln58_2 = or i6 %select_ln58_12, i6 3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 48 'or' 'or_ln58_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i6 %or_ln58_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 49 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%col_inbuf_addr_3 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 50 'getelementptr' 'col_inbuf_addr_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%col_inbuf_load_3 = load i6 %col_inbuf_addr_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 51 'load' 'col_inbuf_load_3' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%select_ln58_13 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 52 'select' 'select_ln58_13' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln58_3 = or i6 %select_ln58_13, i6 4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 53 'or' 'or_ln58_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i6 %or_ln58_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 54 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%col_inbuf_addr_4 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 55 'getelementptr' 'col_inbuf_addr_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%col_inbuf_load_4 = load i6 %col_inbuf_addr_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 56 'load' 'col_inbuf_load_4' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%select_ln58_14 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 57 'select' 'select_ln58_14' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln58_4 = or i6 %select_ln58_14, i6 5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 58 'or' 'or_ln58_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i6 %or_ln58_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 59 'zext' 'zext_ln32_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%col_inbuf_addr_5 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 60 'getelementptr' 'col_inbuf_addr_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%col_inbuf_load_5 = load i6 %col_inbuf_addr_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 61 'load' 'col_inbuf_load_5' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%select_ln58_15 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 62 'select' 'select_ln58_15' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln58_5 = or i6 %select_ln58_15, i6 6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 63 'or' 'or_ln58_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i6 %or_ln58_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 64 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%col_inbuf_addr_6 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 65 'getelementptr' 'col_inbuf_addr_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%col_inbuf_load_6 = load i6 %col_inbuf_addr_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 66 'load' 'col_inbuf_load_6' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln58_16 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 67 'select' 'select_ln58_16' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln58_6 = or i6 %select_ln58_16, i6 7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 68 'or' 'or_ln58_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln32_6 = zext i6 %or_ln58_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 69 'zext' 'zext_ln32_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%col_inbuf_addr_7 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 70 'getelementptr' 'col_inbuf_addr_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%col_inbuf_load_7 = load i6 %col_inbuf_addr_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 71 'load' 'col_inbuf_load_7' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%k_1_cast = zext i4 %select_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 72 'zext' 'k_1_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %select_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 73 'zext' 'zext_ln34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln34 = add i6 %tmp_s, i6 %zext_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 74 'add' 'add_ln34' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dct_coeff_table_0_addr = getelementptr i14 %dct_coeff_table_0, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 75 'getelementptr' 'dct_coeff_table_0_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.67ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 76 'load' 'dct_coeff_table_0_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%dct_coeff_table_1_addr = getelementptr i15 %dct_coeff_table_1, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 77 'getelementptr' 'dct_coeff_table_1_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.67ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 78 'load' 'dct_coeff_table_1_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dct_coeff_table_2_addr = getelementptr i15 %dct_coeff_table_2, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 79 'getelementptr' 'dct_coeff_table_2_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.67ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 80 'load' 'dct_coeff_table_2_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dct_coeff_table_3_addr = getelementptr i15 %dct_coeff_table_3, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 81 'getelementptr' 'dct_coeff_table_3_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.67ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 82 'load' 'dct_coeff_table_3_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dct_coeff_table_4_addr = getelementptr i15 %dct_coeff_table_4, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 83 'getelementptr' 'dct_coeff_table_4_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.67ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 84 'load' 'dct_coeff_table_4_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dct_coeff_table_5_addr = getelementptr i15 %dct_coeff_table_5, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 85 'getelementptr' 'dct_coeff_table_5_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (0.67ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 86 'load' 'dct_coeff_table_5_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dct_coeff_table_6_addr = getelementptr i15 %dct_coeff_table_6, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 87 'getelementptr' 'dct_coeff_table_6_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.67ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 88 'load' 'dct_coeff_table_6_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%dct_coeff_table_7_addr = getelementptr i15 %dct_coeff_table_7, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 89 'getelementptr' 'dct_coeff_table_7_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.67ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 90 'load' 'dct_coeff_table_7_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln28 = add i4 %select_ln58, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 91 'add' 'add_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln28 = store i7 %add_ln58_1, i7 %indvar_flatten29" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 92 'store' 'store_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln28 = store i4 %select_ln58_1, i4 %i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 93 'store' 'store_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln28 = store i4 %add_ln28, i4 %k" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 94 'store' 'store_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 95 [1/2] (1.23ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 95 'load' 'col_inbuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 96 [1/2] (1.23ns)   --->   "%col_inbuf_load_1 = load i6 %col_inbuf_addr_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 96 'load' 'col_inbuf_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i16 %col_inbuf_load_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 97 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (1.23ns)   --->   "%col_inbuf_load_2 = load i6 %col_inbuf_addr_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 98 'load' 'col_inbuf_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i16 %col_inbuf_load_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 99 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (1.23ns)   --->   "%col_inbuf_load_3 = load i6 %col_inbuf_addr_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 100 'load' 'col_inbuf_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%col_inbuf_load_4 = load i6 %col_inbuf_addr_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 101 'load' 'col_inbuf_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln58_4 = sext i16 %col_inbuf_load_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 102 'sext' 'sext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%col_inbuf_load_5 = load i6 %col_inbuf_addr_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 103 'load' 'col_inbuf_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%col_inbuf_load_6 = load i6 %col_inbuf_addr_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 104 'load' 'col_inbuf_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 105 [1/2] (1.23ns)   --->   "%col_inbuf_load_7 = load i6 %col_inbuf_addr_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 105 'load' 'col_inbuf_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln58_7 = sext i16 %col_inbuf_load_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 106 'sext' 'sext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (0.67ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 107 'load' 'dct_coeff_table_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 108 [1/2] (0.67ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 108 'load' 'dct_coeff_table_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i15 %dct_coeff_table_1_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 109 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_7 = mul i29 %sext_ln58_1, i29 %sext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 110 'mul' 'mul_ln31_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/2] (0.67ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 111 'load' 'dct_coeff_table_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln31_6 = sext i15 %dct_coeff_table_2_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 112 'sext' 'sext_ln31_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_8 = mul i29 %sext_ln58_2, i29 %sext_ln31_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 113 'mul' 'mul_ln31_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/2] (0.67ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 114 'load' 'dct_coeff_table_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 115 [1/2] (0.67ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 115 'load' 'dct_coeff_table_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln31_8 = sext i15 %dct_coeff_table_4_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 116 'sext' 'sext_ln31_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_10 = mul i29 %sext_ln58_4, i29 %sext_ln31_8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 117 'mul' 'mul_ln31_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/2] (0.67ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 118 'load' 'dct_coeff_table_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 119 [1/2] (0.67ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 119 'load' 'dct_coeff_table_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 120 [1/2] (0.67ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 120 'load' 'dct_coeff_table_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i15 %dct_coeff_table_7_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 121 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln34 = mul i29 %sext_ln58_7, i29 %sext_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 122 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %col_inbuf_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 123 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i16 %col_inbuf_load_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 124 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i16 %col_inbuf_load_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 125 'sext' 'sext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i16 %col_inbuf_load_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 126 'sext' 'sext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i14 %dct_coeff_table_0_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 127 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln31 = mul i29 %sext_ln58, i29 %zext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 128 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_7 = mul i29 %sext_ln58_1, i29 %sext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 129 'mul' 'mul_ln31_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_8 = mul i29 %sext_ln58_2, i29 %sext_ln31_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 130 'mul' 'mul_ln31_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln31_7 = sext i15 %dct_coeff_table_3_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 131 'sext' 'sext_ln31_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln31_9 = mul i29 %sext_ln58_3, i29 %sext_ln31_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 132 'mul' 'mul_ln31_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_10 = mul i29 %sext_ln58_4, i29 %sext_ln31_8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 133 'mul' 'mul_ln31_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln31_9 = sext i15 %dct_coeff_table_5_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 134 'sext' 'sext_ln31_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_12)   --->   "%mul_ln31_11 = mul i29 %sext_ln58_5, i29 %sext_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 135 'mul' 'mul_ln31_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln31_10 = sext i15 %dct_coeff_table_6_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 136 'sext' 'sext_ln31_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_14)   --->   "%mul_ln31_12 = mul i29 %sext_ln58_6, i29 %sext_ln31_10" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 137 'mul' 'mul_ln31_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln34 = mul i29 %sext_ln58_7, i29 %sext_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 138 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln31 = mul i29 %sext_ln58, i29 %zext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 139 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_7 = mul i29 %sext_ln58_1, i29 %sext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 140 'mul' 'mul_ln31_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_8 = mul i29 %sext_ln58_2, i29 %sext_ln31_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 141 'mul' 'mul_ln31_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln31_9 = mul i29 %sext_ln58_3, i29 %sext_ln31_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 142 'mul' 'mul_ln31_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_10 = mul i29 %sext_ln58_4, i29 %sext_ln31_8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 143 'mul' 'mul_ln31_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_12)   --->   "%mul_ln31_11 = mul i29 %sext_ln58_5, i29 %sext_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 144 'mul' 'mul_ln31_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_14)   --->   "%mul_ln31_12 = mul i29 %sext_ln58_6, i29 %sext_ln31_10" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 145 'mul' 'mul_ln31_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln34 = mul i29 %sext_ln58_7, i29 %sext_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 146 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_13 = add i29 %mul_ln34, i29 4096" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 147 'add' 'add_ln34_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln31 = mul i29 %sext_ln58, i29 %zext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 148 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 149 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln31_7 = mul i29 %sext_ln58_1, i29 %sext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 149 'mul' 'mul_ln31_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln31_8 = mul i29 %sext_ln58_2, i29 %sext_ln31_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 150 'mul' 'mul_ln31_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln31_9 = mul i29 %sext_ln58_3, i29 %sext_ln31_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 151 'mul' 'mul_ln31_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln31_10 = mul i29 %sext_ln58_4, i29 %sext_ln31_8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 152 'mul' 'mul_ln31_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_12)   --->   "%mul_ln31_11 = mul i29 %sext_ln58_5, i29 %sext_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 153 'mul' 'mul_ln31_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_14)   --->   "%mul_ln31_12 = mul i29 %sext_ln58_6, i29 %sext_ln31_10" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 154 'mul' 'mul_ln31_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_9 = add i29 %mul_ln31_7, i29 %mul_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 155 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_10 = add i29 %mul_ln31_8, i29 %mul_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 156 'add' 'add_ln34_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_12 = add i29 %mul_ln31_10, i29 %mul_ln31_11" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 157 'add' 'add_ln34_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_13 = add i29 %mul_ln34, i29 4096" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 158 'add' 'add_ln34_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_14 = add i29 %add_ln34_13, i29 %mul_ln31_12" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 159 'add' 'add_ln34_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 176 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.59>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 160 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 161 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i6 %add_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 163 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln34_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 164 'getelementptr' 'col_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21]   --->   Operation 165 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_9 = add i29 %mul_ln31_7, i29 %mul_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 166 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 167 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_10 = add i29 %mul_ln31_8, i29 %mul_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 167 'add' 'add_ln34_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_11 = add i29 %add_ln34_10, i29 %add_ln34_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 168 'add' 'add_ln34_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_12 = add i29 %mul_ln31_10, i29 %mul_ln31_11" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 169 'add' 'add_ln34_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_14 = add i29 %add_ln34_13, i29 %mul_ln31_12" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 170 'add' 'add_ln34_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [1/1] (0.98ns)   --->   "%add_ln34_15 = add i29 %add_ln34_14, i29 %add_ln34_12" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 171 'add' 'add_ln34_15' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i29 %add_ln34_15, i29 %add_ln34_11" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 172 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_1, i32 13, i32 28" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 173 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.23ns)   --->   "%store_ln34 = store i16 %trunc_ln34_1, i6 %col_outbuf_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 174 'store' 'store_ln34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln28 = br void %DCT_Inner_Loop.i17.i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 175 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111111333333333]; IO mode=ap_memory:ce=0
Port [ col_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 0100000]
i                      (alloca           ) [ 0100000]
indvar_flatten29       (alloca           ) [ 0100000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i_1                    (load             ) [ 0000000]
indvar_flatten29_load  (load             ) [ 0000000]
trunc_ln32             (trunc            ) [ 0000000]
tmp_3_cast             (bitconcatenate   ) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
icmp_ln58              (icmp             ) [ 0111110]
add_ln58_1             (add              ) [ 0000000]
br_ln58                (br               ) [ 0000000]
k_load                 (load             ) [ 0000000]
add_ln58               (add              ) [ 0000000]
trunc_ln43             (trunc            ) [ 0000000]
icmp_ln28              (icmp             ) [ 0000000]
select_ln58            (select           ) [ 0000000]
tmp_11_cast            (bitconcatenate   ) [ 0000000]
select_ln58_1          (select           ) [ 0000000]
trunc_ln34             (trunc            ) [ 0000000]
tmp_s                  (bitconcatenate   ) [ 0000000]
select_ln58_2          (select           ) [ 0000000]
zext_ln58              (zext             ) [ 0000000]
col_inbuf_addr         (getelementptr    ) [ 0110000]
select_ln58_10         (select           ) [ 0000000]
or_ln58                (or               ) [ 0000000]
zext_ln32              (zext             ) [ 0000000]
col_inbuf_addr_1       (getelementptr    ) [ 0110000]
select_ln58_11         (select           ) [ 0000000]
or_ln58_1              (or               ) [ 0000000]
zext_ln32_1            (zext             ) [ 0000000]
col_inbuf_addr_2       (getelementptr    ) [ 0110000]
select_ln58_12         (select           ) [ 0000000]
or_ln58_2              (or               ) [ 0000000]
zext_ln32_2            (zext             ) [ 0000000]
col_inbuf_addr_3       (getelementptr    ) [ 0110000]
select_ln58_13         (select           ) [ 0000000]
or_ln58_3              (or               ) [ 0000000]
zext_ln32_3            (zext             ) [ 0000000]
col_inbuf_addr_4       (getelementptr    ) [ 0110000]
select_ln58_14         (select           ) [ 0000000]
or_ln58_4              (or               ) [ 0000000]
zext_ln32_4            (zext             ) [ 0000000]
col_inbuf_addr_5       (getelementptr    ) [ 0110000]
select_ln58_15         (select           ) [ 0000000]
or_ln58_5              (or               ) [ 0000000]
zext_ln32_5            (zext             ) [ 0000000]
col_inbuf_addr_6       (getelementptr    ) [ 0110000]
select_ln58_16         (select           ) [ 0000000]
or_ln58_6              (or               ) [ 0000000]
zext_ln32_6            (zext             ) [ 0000000]
col_inbuf_addr_7       (getelementptr    ) [ 0110000]
k_1_cast               (zext             ) [ 0000000]
zext_ln34              (zext             ) [ 0000000]
add_ln34               (add              ) [ 0111111]
dct_coeff_table_0_addr (getelementptr    ) [ 0110000]
dct_coeff_table_1_addr (getelementptr    ) [ 0110000]
dct_coeff_table_2_addr (getelementptr    ) [ 0110000]
dct_coeff_table_3_addr (getelementptr    ) [ 0110000]
dct_coeff_table_4_addr (getelementptr    ) [ 0110000]
dct_coeff_table_5_addr (getelementptr    ) [ 0110000]
dct_coeff_table_6_addr (getelementptr    ) [ 0110000]
dct_coeff_table_7_addr (getelementptr    ) [ 0110000]
add_ln28               (add              ) [ 0000000]
store_ln28             (store            ) [ 0000000]
store_ln28             (store            ) [ 0000000]
store_ln28             (store            ) [ 0000000]
col_inbuf_load         (load             ) [ 0101000]
col_inbuf_load_1       (load             ) [ 0000000]
sext_ln58_1            (sext             ) [ 0101110]
col_inbuf_load_2       (load             ) [ 0000000]
sext_ln58_2            (sext             ) [ 0101110]
col_inbuf_load_3       (load             ) [ 0101000]
col_inbuf_load_4       (load             ) [ 0000000]
sext_ln58_4            (sext             ) [ 0101110]
col_inbuf_load_5       (load             ) [ 0101000]
col_inbuf_load_6       (load             ) [ 0101000]
col_inbuf_load_7       (load             ) [ 0000000]
sext_ln58_7            (sext             ) [ 0101100]
dct_coeff_table_0_load (load             ) [ 0101000]
dct_coeff_table_1_load (load             ) [ 0000000]
sext_ln31              (sext             ) [ 0101110]
dct_coeff_table_2_load (load             ) [ 0000000]
sext_ln31_6            (sext             ) [ 0101110]
dct_coeff_table_3_load (load             ) [ 0101000]
dct_coeff_table_4_load (load             ) [ 0000000]
sext_ln31_8            (sext             ) [ 0101110]
dct_coeff_table_5_load (load             ) [ 0101000]
dct_coeff_table_6_load (load             ) [ 0101000]
dct_coeff_table_7_load (load             ) [ 0000000]
sext_ln34              (sext             ) [ 0101100]
sext_ln58              (sext             ) [ 0100110]
sext_ln58_3            (sext             ) [ 0100110]
sext_ln58_5            (sext             ) [ 0100110]
sext_ln58_6            (sext             ) [ 0100110]
zext_ln31              (zext             ) [ 0100110]
sext_ln31_7            (sext             ) [ 0100110]
sext_ln31_9            (sext             ) [ 0100110]
sext_ln31_10           (sext             ) [ 0100110]
mul_ln34               (mul              ) [ 0100010]
mul_ln31               (mul              ) [ 0100001]
mul_ln31_7             (mul              ) [ 0100001]
mul_ln31_8             (mul              ) [ 0100001]
mul_ln31_9             (mul              ) [ 0100001]
mul_ln31_10            (mul              ) [ 0100001]
mul_ln31_11            (mul              ) [ 0100001]
mul_ln31_12            (mul              ) [ 0100001]
add_ln34_13            (add              ) [ 0100001]
specloopname_ln0       (specloopname     ) [ 0000000]
empty                  (speclooptripcount) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
zext_ln34_2            (zext             ) [ 0000000]
col_outbuf_addr        (getelementptr    ) [ 0000000]
specloopname_ln21      (specloopname     ) [ 0000000]
add_ln34_9             (add              ) [ 0000000]
add_ln34_10            (add              ) [ 0000000]
add_ln34_11            (add              ) [ 0000000]
add_ln34_12            (add              ) [ 0000000]
add_ln34_14            (add              ) [ 0000000]
add_ln34_15            (add              ) [ 0000000]
add_ln34_1             (add              ) [ 0000000]
trunc_ln34_1           (partselect       ) [ 0000000]
store_ln34             (store            ) [ 0000000]
br_ln28                (br               ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>1 1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_outbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_DCT_Loop_DCT_Outer_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="k_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten29_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten29/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="col_inbuf_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="16" slack="0"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="8" bw="6" slack="0"/>
<pin id="109" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="10" bw="0" slack="0"/>
<pin id="112" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="113" dir="0" index="13" bw="16" slack="0"/>
<pin id="114" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="16" bw="6" slack="0"/>
<pin id="117" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="18" bw="0" slack="0"/>
<pin id="120" dir="0" index="20" bw="6" slack="2147483647"/>
<pin id="121" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="24" bw="6" slack="2147483647"/>
<pin id="125" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="28" bw="6" slack="2147483647"/>
<pin id="129" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
<pin id="107" dir="1" index="7" bw="16" slack="1"/>
<pin id="111" dir="1" index="11" bw="16" slack="1"/>
<pin id="115" dir="1" index="15" bw="16" slack="0"/>
<pin id="119" dir="1" index="19" bw="16" slack="1"/>
<pin id="123" dir="1" index="23" bw="16" slack="0"/>
<pin id="127" dir="1" index="27" bw="16" slack="0"/>
<pin id="131" dir="1" index="31" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_load/1 col_inbuf_load_1/1 col_inbuf_load_2/1 col_inbuf_load_3/1 col_inbuf_load_4/1 col_inbuf_load_5/1 col_inbuf_load_6/1 col_inbuf_load_7/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="col_inbuf_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="col_inbuf_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_2/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="col_inbuf_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_3/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="col_inbuf_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_4/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="col_inbuf_addr_5_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_5/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="col_inbuf_addr_6_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_6/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="col_inbuf_addr_7_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_7/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="dct_coeff_table_0_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dct_coeff_table_1_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="dct_coeff_table_2_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_addr/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dct_coeff_table_3_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="dct_coeff_table_4_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_addr/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="dct_coeff_table_5_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="15" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="dct_coeff_table_6_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="15" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_addr/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="dct_coeff_table_7_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_addr/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="col_outbuf_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln34_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln0_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln0_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln0_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_1_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="indvar_flatten29_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten29_load/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln32_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_3_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln58_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln58_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="k_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln58_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln43_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln28_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln58_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="0" index="2" bw="4" slack="0"/>
<pin id="374" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_11_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln58_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln34_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln58_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_2/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln58_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln58_10_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_10/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln58_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="6" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln32_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln58_11_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_11/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="or_ln58_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="6" slack="0"/>
<pin id="449" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_1/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln32_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln58_12_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_12/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln58_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="0" index="1" bw="6" slack="0"/>
<pin id="468" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_2/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln32_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln58_13_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="6" slack="0"/>
<pin id="479" dir="0" index="2" bw="6" slack="0"/>
<pin id="480" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_13/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln58_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="0"/>
<pin id="487" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_3/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln32_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln58_14_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="6" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_14/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln58_4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="6" slack="0"/>
<pin id="506" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_4/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln32_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_4/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln58_15_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_15/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln58_5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="0" index="1" bw="6" slack="0"/>
<pin id="525" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_5/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln32_5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_5/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln58_16_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="6" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_16/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="or_ln58_6_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_6/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln32_6_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_6/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="k_1_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln34_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln34_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="0" index="1" bw="4" slack="0"/>
<pin id="571" dir="1" index="2" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln28_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln28_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="0" index="1" bw="7" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln28_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="0" index="1" bw="4" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln28_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="0" index="1" bw="4" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln58_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln58_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_2/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln58_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="0"/>
<pin id="605" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_4/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln58_7_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_7/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln31_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="15" slack="0"/>
<pin id="613" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln31_6_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="0"/>
<pin id="617" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_6/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln31_8_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="15" slack="0"/>
<pin id="621" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_8/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln34_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="15" slack="0"/>
<pin id="625" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln58_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="1"/>
<pin id="629" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln58_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_3/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln58_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="1"/>
<pin id="635" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_5/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln58_6_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_6/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln31_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="1"/>
<pin id="641" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sext_ln31_7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="15" slack="1"/>
<pin id="644" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_7/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln31_9_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="15" slack="1"/>
<pin id="647" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_9/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln31_10_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="15" slack="1"/>
<pin id="650" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_10/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln34_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="5"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln34_11_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="29" slack="0"/>
<pin id="657" dir="0" index="1" bw="29" slack="0"/>
<pin id="658" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_11/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln34_15_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="29" slack="0"/>
<pin id="661" dir="0" index="1" bw="29" slack="0"/>
<pin id="662" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_15/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln34_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="29" slack="0"/>
<pin id="665" dir="0" index="1" bw="29" slack="0"/>
<pin id="666" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln34_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="29" slack="0"/>
<pin id="672" dir="0" index="2" bw="5" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_1/6 "/>
</bind>
</comp>

<comp id="680" class="1007" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="0"/>
<pin id="682" dir="0" index="1" bw="15" slack="0"/>
<pin id="683" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31_7/2 "/>
</bind>
</comp>

<comp id="686" class="1007" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="0" index="1" bw="15" slack="0"/>
<pin id="689" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31_8/2 "/>
</bind>
</comp>

<comp id="692" class="1007" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="0" index="1" bw="15" slack="0"/>
<pin id="695" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31_10/2 "/>
</bind>
</comp>

<comp id="698" class="1007" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="0" index="1" bw="15" slack="0"/>
<pin id="701" dir="0" index="2" bw="13" slack="0"/>
<pin id="702" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln34/2 add_ln34_13/4 "/>
</bind>
</comp>

<comp id="706" class="1007" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="0" index="1" bw="14" slack="0"/>
<pin id="709" dir="0" index="2" bw="29" slack="0"/>
<pin id="710" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31/3 add_ln34_9/5 "/>
</bind>
</comp>

<comp id="715" class="1007" name="grp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="0" index="1" bw="15" slack="0"/>
<pin id="718" dir="0" index="2" bw="29" slack="0"/>
<pin id="719" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31_9/3 add_ln34_10/5 "/>
</bind>
</comp>

<comp id="724" class="1007" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="0" index="1" bw="15" slack="0"/>
<pin id="727" dir="0" index="2" bw="29" slack="0"/>
<pin id="728" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31_11/3 add_ln34_12/5 "/>
</bind>
</comp>

<comp id="733" class="1007" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="0" index="1" bw="15" slack="0"/>
<pin id="736" dir="0" index="2" bw="29" slack="0"/>
<pin id="737" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31_12/3 add_ln34_14/5 "/>
</bind>
</comp>

<comp id="742" class="1005" name="k_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="749" class="1005" name="i_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="756" class="1005" name="indvar_flatten29_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="0"/>
<pin id="758" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten29 "/>
</bind>
</comp>

<comp id="763" class="1005" name="icmp_ln58_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="4"/>
<pin id="765" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="767" class="1005" name="col_inbuf_addr_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="1"/>
<pin id="769" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="772" class="1005" name="col_inbuf_addr_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="1"/>
<pin id="774" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="col_inbuf_addr_2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="1"/>
<pin id="779" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="col_inbuf_addr_3_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="1"/>
<pin id="784" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="col_inbuf_addr_4_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="1"/>
<pin id="789" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_4 "/>
</bind>
</comp>

<comp id="792" class="1005" name="col_inbuf_addr_5_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="1"/>
<pin id="794" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_5 "/>
</bind>
</comp>

<comp id="797" class="1005" name="col_inbuf_addr_6_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="1"/>
<pin id="799" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_6 "/>
</bind>
</comp>

<comp id="802" class="1005" name="col_inbuf_addr_7_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="1"/>
<pin id="804" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_7 "/>
</bind>
</comp>

<comp id="807" class="1005" name="add_ln34_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="5"/>
<pin id="809" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="812" class="1005" name="dct_coeff_table_0_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="3" slack="1"/>
<pin id="814" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="dct_coeff_table_1_addr_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="1"/>
<pin id="819" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="dct_coeff_table_2_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="3" slack="1"/>
<pin id="824" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="dct_coeff_table_3_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="1"/>
<pin id="829" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="dct_coeff_table_4_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="1"/>
<pin id="834" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="dct_coeff_table_5_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="1"/>
<pin id="839" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="dct_coeff_table_6_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="1"/>
<pin id="844" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="dct_coeff_table_7_addr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="3" slack="1"/>
<pin id="849" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="col_inbuf_load_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load "/>
</bind>
</comp>

<comp id="857" class="1005" name="sext_ln58_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="29" slack="1"/>
<pin id="859" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="sext_ln58_2_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="29" slack="1"/>
<pin id="864" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58_2 "/>
</bind>
</comp>

<comp id="867" class="1005" name="col_inbuf_load_3_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load_3 "/>
</bind>
</comp>

<comp id="872" class="1005" name="sext_ln58_4_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="29" slack="1"/>
<pin id="874" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58_4 "/>
</bind>
</comp>

<comp id="877" class="1005" name="col_inbuf_load_5_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="1"/>
<pin id="879" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load_5 "/>
</bind>
</comp>

<comp id="882" class="1005" name="col_inbuf_load_6_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="1"/>
<pin id="884" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load_6 "/>
</bind>
</comp>

<comp id="887" class="1005" name="sext_ln58_7_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="29" slack="1"/>
<pin id="889" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58_7 "/>
</bind>
</comp>

<comp id="892" class="1005" name="dct_coeff_table_0_load_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="1"/>
<pin id="894" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_load "/>
</bind>
</comp>

<comp id="897" class="1005" name="sext_ln31_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="29" slack="1"/>
<pin id="899" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31 "/>
</bind>
</comp>

<comp id="902" class="1005" name="sext_ln31_6_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="29" slack="1"/>
<pin id="904" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_6 "/>
</bind>
</comp>

<comp id="907" class="1005" name="dct_coeff_table_3_load_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="15" slack="1"/>
<pin id="909" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_load "/>
</bind>
</comp>

<comp id="912" class="1005" name="sext_ln31_8_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="29" slack="1"/>
<pin id="914" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_8 "/>
</bind>
</comp>

<comp id="917" class="1005" name="dct_coeff_table_5_load_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="15" slack="1"/>
<pin id="919" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_load "/>
</bind>
</comp>

<comp id="922" class="1005" name="dct_coeff_table_6_load_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="15" slack="1"/>
<pin id="924" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_load "/>
</bind>
</comp>

<comp id="927" class="1005" name="sext_ln34_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="29" slack="1"/>
<pin id="929" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="932" class="1005" name="sext_ln58_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="29" slack="1"/>
<pin id="934" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58 "/>
</bind>
</comp>

<comp id="937" class="1005" name="sext_ln58_3_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="29" slack="1"/>
<pin id="939" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58_3 "/>
</bind>
</comp>

<comp id="942" class="1005" name="sext_ln58_5_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="29" slack="1"/>
<pin id="944" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58_5 "/>
</bind>
</comp>

<comp id="947" class="1005" name="sext_ln58_6_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="29" slack="1"/>
<pin id="949" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln58_6 "/>
</bind>
</comp>

<comp id="952" class="1005" name="zext_ln31_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="29" slack="1"/>
<pin id="954" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="957" class="1005" name="sext_ln31_7_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="29" slack="1"/>
<pin id="959" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_7 "/>
</bind>
</comp>

<comp id="962" class="1005" name="sext_ln31_9_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="29" slack="1"/>
<pin id="964" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_9 "/>
</bind>
</comp>

<comp id="967" class="1005" name="sext_ln31_10_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="29" slack="1"/>
<pin id="969" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_10 "/>
</bind>
</comp>

<comp id="972" class="1005" name="mul_ln31_7_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="29" slack="1"/>
<pin id="974" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_7 "/>
</bind>
</comp>

<comp id="977" class="1005" name="mul_ln31_8_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="29" slack="1"/>
<pin id="979" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_8 "/>
</bind>
</comp>

<comp id="982" class="1005" name="mul_ln31_10_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="29" slack="1"/>
<pin id="984" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_10 "/>
</bind>
</comp>

<comp id="987" class="1005" name="add_ln34_13_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="29" slack="1"/>
<pin id="989" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="132"><net_src comp="92" pin="3"/><net_sink comp="99" pin=18"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="99" pin=16"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="99" pin=13"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="99" pin=10"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="99" pin=8"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="99" pin=5"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="46" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="324" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="324" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="358"><net_src comp="321" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="351" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="24" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="351" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="360" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="28" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="364" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="354" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="321" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="364" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="378" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="331" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="424"><net_src comp="364" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="378" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="331" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="443"><net_src comp="364" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="378" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="331" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="50" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="462"><net_src comp="364" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="378" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="331" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="481"><net_src comp="364" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="378" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="331" pin="3"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="54" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="500"><net_src comp="364" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="378" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="331" pin="3"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="519"><net_src comp="364" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="378" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="331" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="514" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="58" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="538"><net_src comp="364" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="378" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="331" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="60" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="555"><net_src comp="370" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="563"><net_src comp="552" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="567"><net_src comp="370" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="398" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="370" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="42" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="345" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="386" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="574" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="99" pin="27"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="99" pin="23"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="99" pin="15"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="99" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="209" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="222" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="248" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="287" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="654"><net_src comp="651" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="667"><net_src comp="659" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="655" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="74" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="76" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="78" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="679"><net_src comp="669" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="684"><net_src comp="595" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="611" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="599" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="615" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="603" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="619" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="607" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="623" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="62" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="711"><net_src comp="627" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="639" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="680" pin="2"/><net_sink comp="706" pin=2"/></net>

<net id="714"><net_src comp="706" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="720"><net_src comp="630" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="642" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="686" pin="2"/><net_sink comp="715" pin=2"/></net>

<net id="723"><net_src comp="715" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="729"><net_src comp="633" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="645" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="692" pin="2"/><net_sink comp="724" pin=2"/></net>

<net id="732"><net_src comp="724" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="738"><net_src comp="636" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="648" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="698" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="741"><net_src comp="733" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="745"><net_src comp="80" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="752"><net_src comp="84" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="759"><net_src comp="88" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="766"><net_src comp="339" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="92" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="99" pin=18"/></net>

<net id="775"><net_src comp="133" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="99" pin=16"/></net>

<net id="780"><net_src comp="141" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="99" pin=13"/></net>

<net id="785"><net_src comp="149" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="99" pin=10"/></net>

<net id="790"><net_src comp="157" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="99" pin=8"/></net>

<net id="795"><net_src comp="165" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="99" pin=5"/></net>

<net id="800"><net_src comp="173" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="805"><net_src comp="181" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="810"><net_src comp="568" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="815"><net_src comp="189" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="820"><net_src comp="202" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="825"><net_src comp="215" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="830"><net_src comp="228" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="835"><net_src comp="241" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="840"><net_src comp="254" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="845"><net_src comp="267" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="850"><net_src comp="280" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="855"><net_src comp="99" pin="31"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="860"><net_src comp="595" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="865"><net_src comp="599" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="870"><net_src comp="99" pin="19"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="875"><net_src comp="603" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="880"><net_src comp="99" pin="11"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="885"><net_src comp="99" pin="7"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="890"><net_src comp="607" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="895"><net_src comp="196" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="900"><net_src comp="611" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="905"><net_src comp="615" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="910"><net_src comp="235" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="915"><net_src comp="619" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="920"><net_src comp="261" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="925"><net_src comp="274" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="930"><net_src comp="623" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="935"><net_src comp="627" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="940"><net_src comp="630" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="945"><net_src comp="633" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="950"><net_src comp="636" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="955"><net_src comp="639" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="960"><net_src comp="642" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="965"><net_src comp="645" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="970"><net_src comp="648" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="975"><net_src comp="680" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="980"><net_src comp="686" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="985"><net_src comp="692" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="990"><net_src comp="698" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="733" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_outbuf | {6 }
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
 - Input state : 
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : col_inbuf | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_0 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_1 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_2 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_3 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_4 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_5 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_6 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		indvar_flatten29_load : 1
		trunc_ln32 : 2
		tmp_3_cast : 3
		icmp_ln58 : 2
		add_ln58_1 : 2
		br_ln58 : 3
		k_load : 1
		add_ln58 : 2
		trunc_ln43 : 3
		icmp_ln28 : 2
		select_ln58 : 3
		tmp_11_cast : 4
		select_ln58_1 : 3
		trunc_ln34 : 4
		tmp_s : 5
		select_ln58_2 : 5
		zext_ln58 : 6
		col_inbuf_addr : 7
		col_inbuf_load : 8
		select_ln58_10 : 5
		or_ln58 : 6
		zext_ln32 : 6
		col_inbuf_addr_1 : 7
		col_inbuf_load_1 : 8
		select_ln58_11 : 5
		or_ln58_1 : 6
		zext_ln32_1 : 6
		col_inbuf_addr_2 : 7
		col_inbuf_load_2 : 8
		select_ln58_12 : 5
		or_ln58_2 : 6
		zext_ln32_2 : 6
		col_inbuf_addr_3 : 7
		col_inbuf_load_3 : 8
		select_ln58_13 : 5
		or_ln58_3 : 6
		zext_ln32_3 : 6
		col_inbuf_addr_4 : 7
		col_inbuf_load_4 : 8
		select_ln58_14 : 5
		or_ln58_4 : 6
		zext_ln32_4 : 6
		col_inbuf_addr_5 : 7
		col_inbuf_load_5 : 8
		select_ln58_15 : 5
		or_ln58_5 : 6
		zext_ln32_5 : 6
		col_inbuf_addr_6 : 7
		col_inbuf_load_6 : 8
		select_ln58_16 : 5
		or_ln58_6 : 6
		zext_ln32_6 : 6
		col_inbuf_addr_7 : 7
		col_inbuf_load_7 : 8
		k_1_cast : 4
		zext_ln34 : 4
		add_ln34 : 6
		dct_coeff_table_0_addr : 5
		dct_coeff_table_0_load : 6
		dct_coeff_table_1_addr : 5
		dct_coeff_table_1_load : 6
		dct_coeff_table_2_addr : 5
		dct_coeff_table_2_load : 6
		dct_coeff_table_3_addr : 5
		dct_coeff_table_3_load : 6
		dct_coeff_table_4_addr : 5
		dct_coeff_table_4_load : 6
		dct_coeff_table_5_addr : 5
		dct_coeff_table_5_load : 6
		dct_coeff_table_6_addr : 5
		dct_coeff_table_6_load : 6
		dct_coeff_table_7_addr : 5
		dct_coeff_table_7_load : 6
		add_ln28 : 4
		store_ln28 : 3
		store_ln28 : 4
		store_ln28 : 5
	State 2
		sext_ln58_1 : 1
		sext_ln58_2 : 1
		sext_ln58_4 : 1
		sext_ln58_7 : 1
		sext_ln31 : 1
		mul_ln31_7 : 2
		sext_ln31_6 : 1
		mul_ln31_8 : 2
		sext_ln31_8 : 1
		mul_ln31_10 : 2
		sext_ln34 : 1
		mul_ln34 : 2
	State 3
		mul_ln31 : 1
		mul_ln31_9 : 1
		mul_ln31_11 : 1
		mul_ln31_12 : 1
	State 4
		add_ln34_13 : 1
	State 5
		add_ln34_9 : 1
		add_ln34_10 : 1
		add_ln34_12 : 1
		add_ln34_14 : 1
	State 6
		col_outbuf_addr : 1
		add_ln34_11 : 1
		add_ln34_15 : 1
		add_ln34_1 : 2
		trunc_ln34_1 : 3
		store_ln34 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln58_1_fu_345   |    0    |    0    |    14   |
|          |    add_ln58_fu_354    |    0    |    0    |    12   |
|          |    add_ln34_fu_568    |    0    |    0    |    13   |
|    add   |    add_ln28_fu_574    |    0    |    0    |    12   |
|          |   add_ln34_11_fu_655  |    0    |    0    |    29   |
|          |   add_ln34_15_fu_659  |    0    |    0    |    36   |
|          |   add_ln34_1_fu_663   |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln58_fu_370  |    0    |    0    |    4    |
|          |  select_ln58_1_fu_386 |    0    |    0    |    4    |
|          |  select_ln58_2_fu_406 |    0    |    0    |    6    |
|          | select_ln58_10_fu_419 |    0    |    0    |    6    |
|  select  | select_ln58_11_fu_438 |    0    |    0    |    6    |
|          | select_ln58_12_fu_457 |    0    |    0    |    6    |
|          | select_ln58_13_fu_476 |    0    |    0    |    6    |
|          | select_ln58_14_fu_495 |    0    |    0    |    6    |
|          | select_ln58_15_fu_514 |    0    |    0    |    6    |
|          | select_ln58_16_fu_533 |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln58_fu_339   |    0    |    0    |    10   |
|          |    icmp_ln28_fu_364   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_698      |    1    |    0    |    0    |
|          |       grp_fu_706      |    1    |    0    |    0    |
|  muladd  |       grp_fu_715      |    1    |    0    |    0    |
|          |       grp_fu_724      |    1    |    0    |    0    |
|          |       grp_fu_733      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_680      |    1    |    0    |    0    |
|    mul   |       grp_fu_686      |    1    |    0    |    0    |
|          |       grp_fu_692      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln32_fu_327   |    0    |    0    |    0    |
|   trunc  |   trunc_ln43_fu_360   |    0    |    0    |    0    |
|          |   trunc_ln34_fu_394   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   tmp_3_cast_fu_331   |    0    |    0    |    0    |
|bitconcatenate|   tmp_11_cast_fu_378  |    0    |    0    |    0    |
|          |      tmp_s_fu_398     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln58_fu_414   |    0    |    0    |    0    |
|          |    zext_ln32_fu_433   |    0    |    0    |    0    |
|          |   zext_ln32_1_fu_452  |    0    |    0    |    0    |
|          |   zext_ln32_2_fu_471  |    0    |    0    |    0    |
|          |   zext_ln32_3_fu_490  |    0    |    0    |    0    |
|   zext   |   zext_ln32_4_fu_509  |    0    |    0    |    0    |
|          |   zext_ln32_5_fu_528  |    0    |    0    |    0    |
|          |   zext_ln32_6_fu_547  |    0    |    0    |    0    |
|          |    k_1_cast_fu_552    |    0    |    0    |    0    |
|          |    zext_ln34_fu_564   |    0    |    0    |    0    |
|          |    zext_ln31_fu_639   |    0    |    0    |    0    |
|          |   zext_ln34_2_fu_651  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln58_fu_427    |    0    |    0    |    0    |
|          |    or_ln58_1_fu_446   |    0    |    0    |    0    |
|          |    or_ln58_2_fu_465   |    0    |    0    |    0    |
|    or    |    or_ln58_3_fu_484   |    0    |    0    |    0    |
|          |    or_ln58_4_fu_503   |    0    |    0    |    0    |
|          |    or_ln58_5_fu_522   |    0    |    0    |    0    |
|          |    or_ln58_6_fu_541   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln58_1_fu_595  |    0    |    0    |    0    |
|          |   sext_ln58_2_fu_599  |    0    |    0    |    0    |
|          |   sext_ln58_4_fu_603  |    0    |    0    |    0    |
|          |   sext_ln58_7_fu_607  |    0    |    0    |    0    |
|          |    sext_ln31_fu_611   |    0    |    0    |    0    |
|          |   sext_ln31_6_fu_615  |    0    |    0    |    0    |
|          |   sext_ln31_8_fu_619  |    0    |    0    |    0    |
|   sext   |    sext_ln34_fu_623   |    0    |    0    |    0    |
|          |    sext_ln58_fu_627   |    0    |    0    |    0    |
|          |   sext_ln58_3_fu_630  |    0    |    0    |    0    |
|          |   sext_ln58_5_fu_633  |    0    |    0    |    0    |
|          |   sext_ln58_6_fu_636  |    0    |    0    |    0    |
|          |   sext_ln31_7_fu_642  |    0    |    0    |    0    |
|          |   sext_ln31_9_fu_645  |    0    |    0    |    0    |
|          |  sext_ln31_10_fu_648  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|  trunc_ln34_1_fu_669  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    8    |    0    |   220   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln34_13_reg_987     |   29   |
|       add_ln34_reg_807       |    6   |
|   col_inbuf_addr_1_reg_772   |    6   |
|   col_inbuf_addr_2_reg_777   |    6   |
|   col_inbuf_addr_3_reg_782   |    6   |
|   col_inbuf_addr_4_reg_787   |    6   |
|   col_inbuf_addr_5_reg_792   |    6   |
|   col_inbuf_addr_6_reg_797   |    6   |
|   col_inbuf_addr_7_reg_802   |    6   |
|    col_inbuf_addr_reg_767    |    6   |
|   col_inbuf_load_3_reg_867   |   16   |
|   col_inbuf_load_5_reg_877   |   16   |
|   col_inbuf_load_6_reg_882   |   16   |
|    col_inbuf_load_reg_852    |   16   |
|dct_coeff_table_0_addr_reg_812|    3   |
|dct_coeff_table_0_load_reg_892|   14   |
|dct_coeff_table_1_addr_reg_817|    3   |
|dct_coeff_table_2_addr_reg_822|    3   |
|dct_coeff_table_3_addr_reg_827|    3   |
|dct_coeff_table_3_load_reg_907|   15   |
|dct_coeff_table_4_addr_reg_832|    3   |
|dct_coeff_table_5_addr_reg_837|    3   |
|dct_coeff_table_5_load_reg_917|   15   |
|dct_coeff_table_6_addr_reg_842|    3   |
|dct_coeff_table_6_load_reg_922|   15   |
|dct_coeff_table_7_addr_reg_847|    3   |
|           i_reg_749          |    4   |
|       icmp_ln58_reg_763      |    1   |
|   indvar_flatten29_reg_756   |    7   |
|           k_reg_742          |    4   |
|      mul_ln31_10_reg_982     |   29   |
|      mul_ln31_7_reg_972      |   29   |
|      mul_ln31_8_reg_977      |   29   |
|     sext_ln31_10_reg_967     |   29   |
|      sext_ln31_6_reg_902     |   29   |
|      sext_ln31_7_reg_957     |   29   |
|      sext_ln31_8_reg_912     |   29   |
|      sext_ln31_9_reg_962     |   29   |
|       sext_ln31_reg_897      |   29   |
|       sext_ln34_reg_927      |   29   |
|      sext_ln58_1_reg_857     |   29   |
|      sext_ln58_2_reg_862     |   29   |
|      sext_ln58_3_reg_937     |   29   |
|      sext_ln58_4_reg_872     |   29   |
|      sext_ln58_5_reg_942     |   29   |
|      sext_ln58_6_reg_947     |   29   |
|      sext_ln58_7_reg_887     |   29   |
|       sext_ln58_reg_932      |   29   |
|       zext_ln31_reg_952      |   29   |
+------------------------------+--------+
|             Total            |   797  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_99 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_99 |  p8  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_99 |  p10 |   2  |   0  |    0   ||    9    |
|  grp_access_fu_99 |  p13 |   2  |  16  |   32   ||    9    |
|  grp_access_fu_99 |  p16 |   2  |   6  |   12   ||    9    |
|  grp_access_fu_99 |  p18 |   2  |   0  |    0   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_235 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_287 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_680    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_680    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_686    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_686    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_692    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_692    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_698    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_698    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_706    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_706    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_715    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_715    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_724    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_724    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_733    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_733    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   706  ||  13.86  ||   308   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   220  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   308  |
|  Register |    -   |    -   |   797  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   13   |   797  |   528  |
+-----------+--------+--------+--------+--------+
