{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645222380058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645222380071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 14:12:59 2022 " "Processing started: Fri Feb 18 14:12:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645222380071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222380071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222380071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1645222380337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645222380337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sscpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sscpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SSCPU " "Found entity 1: SSCPU" {  } { { "SSCPU.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BrTaken brtaken controller.sv(8) " "Verilog HDL Declaration information at controller.sv(8): object \"BrTaken\" differs only in case from object \"brtaken\" in the same scope" {  } { { "controller.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/controller.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645222385786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385789 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux32_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux16_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385790 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux16_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux8_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385791 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux8_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux4_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385792 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux4_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385794 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux2_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1p.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1p " "Found entity 1: mux2_1p" {  } { { "mux2_1p.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux2_1p.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder32_5.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder32_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder32_5 " "Found entity 1: Decoder32_5" {  } { { "Decoder32_5.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/Decoder32_5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385796 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder32_5_testbench " "Found entity 2: Decoder32_5_testbench" {  } { { "Decoder32_5.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/Decoder32_5.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8_3.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder8_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder8_3 " "Found entity 1: Decoder8_3" {  } { { "Decoder8_3.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/Decoder8_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385798 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder8_3_testbench " "Found entity 2: Decoder8_3_testbench" {  } { { "Decoder8_3.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/Decoder8_3.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file oneregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneRegister " "Found entity 1: oneRegister" {  } { { "oneRegister.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/oneRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/instructmem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385801 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/instructmem.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385803 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32 " "Found entity 1: Adder32" {  } { { "Adder32.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/Adder32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_Adder " "Found entity 1: full_Adder" {  } { { "full_Adder.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/full_Adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtracter.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_subtracter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtracter " "Found entity 1: adder_subtracter" {  } { { "adder_subtracter.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/adder_subtracter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385806 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_subtracter_testbench " "Found entity 2: adder_subtracter_testbench" {  } { { "adder_subtracter.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/adder_subtracter.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a alu.sv(21) " "Verilog HDL Declaration information at alu.sv(21): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/alu.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645222385808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b alu.sv(21) " "Verilog HDL Declaration information at alu.sv(21): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/alu.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645222385808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ze12_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file ze12_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZE12_64 " "Found entity 1: ZE12_64" {  } { { "ZE12_64.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/ZE12_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file se9_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE9_64 " "Found entity 1: SE9_64" {  } { { "SE9_64.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SE9_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condCheck " "Found entity 1: condCheck" {  } { { "condCheck.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/condCheck.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifterp.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifterp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifterP " "Found entity 1: shifterP" {  } { { "shifterP.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/shifterP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_p.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_p " "Found entity 1: reg_p" {  } { { "reg_p.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/reg_p.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssapustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file ssapustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SSAPUstim " "Found entity 1: SSAPUstim" {  } { { "SSAPUstim.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSAPUstim.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file zero_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_test " "Found entity 1: zero_test" {  } { { "zero_test.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/zero_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1p.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1p " "Found entity 1: mux4_1p" {  } { { "mux4_1p.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux4_1p.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file forward_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Forward_ctrl " "Found entity 1: Forward_ctrl" {  } { { "Forward_ctrl.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/Forward_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645222385818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSCPU " "Elaborating entity \"SSCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645222385861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_p reg_p:PcReg " "Elaborating entity \"reg_p\" for hierarchy \"reg_p:PcReg\"" {  } { { "SSCPU.sv" "PcReg" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 reg_p:PcReg\|mux2_1:each1bRegister\[0\].mx " "Elaborating entity \"mux2_1\" for hierarchy \"reg_p:PcReg\|mux2_1:each1bRegister\[0\].mx\"" {  } { { "reg_p.sv" "each1bRegister\[0\].mx" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/reg_p.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF reg_p:PcReg\|D_FF:each1bRegister\[0\].regis " "Elaborating entity \"D_FF\" for hierarchy \"reg_p:PcReg\|D_FF:each1bRegister\[0\].regis\"" {  } { { "reg_p.sv" "each1bRegister\[0\].regis" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/reg_p.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:IM " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:IM\"" {  } { { "SSCPU.sv" "IM" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385910 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(29) " "Verilog HDL warning at instructmem.sv(29): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/instructmem.sv" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1645222385910 "|SSCPU|instructmem:IM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 255 instructmem.sv(47) " "Verilog HDL warning at instructmem.sv(47): number of words (7) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/instructmem.sv" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1645222385910 "|SSCPU|instructmem:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(48) " "Verilog HDL Display System Task info at instructmem.sv(48): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/instructmem.sv" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222385910 "|SSCPU|instructmem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instructmem.sv(43) " "Net \"mem.data_a\" at instructmem.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/instructmem.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1645222385910 "|SSCPU|instructmem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instructmem.sv(43) " "Net \"mem.waddr_a\" at instructmem.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/instructmem.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1645222385910 "|SSCPU|instructmem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instructmem.sv(43) " "Net \"mem.we_a\" at instructmem.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/instructmem.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1645222385910 "|SSCPU|instructmem:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 Adder32:p4 " "Elaborating entity \"Adder32\" for hierarchy \"Adder32:p4\"" {  } { { "SSCPU.sv" "p4" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_Adder Adder32:p4\|full_Adder:ADDER\[0\].position " "Elaborating entity \"full_Adder\" for hierarchy \"Adder32:p4\|full_Adder:ADDER\[0\].position\"" {  } { { "Adder32.sv" "ADDER\[0\].position" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/Adder32.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_p reg_p:IF_RF " "Elaborating entity \"reg_p\" for hierarchy \"reg_p:IF_RF\"" {  } { { "SSCPU.sv" "IF_RF" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9_64 SE9_64:se1 " "Elaborating entity \"SE9_64\" for hierarchy \"SE9_64:se1\"" {  } { { "SSCPU.sv" "se1" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9_64 SE9_64:se2 " "Elaborating entity \"SE9_64\" for hierarchy \"SE9_64:se2\"" {  } { { "SSCPU.sv" "se2" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1p mux2_1p:uncond " "Elaborating entity \"mux2_1p\" for hierarchy \"mux2_1p:uncond\"" {  } { { "SSCPU.sv" "uncond" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterP shifterP:s1 " "Elaborating entity \"shifterP\" for hierarchy \"shifterP:s1\"" {  } { { "SSCPU.sv" "s1" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctr " "Elaborating entity \"controller\" for hierarchy \"controller:ctr\"" {  } { { "SSCPU.sv" "ctr" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1p mux2_1p:BcondMux " "Elaborating entity \"mux2_1p\" for hierarchy \"mux2_1p:BcondMux\"" {  } { { "SSCPU.sv" "BcondMux" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condCheck condCheck:cCh " "Elaborating entity \"condCheck\" for hierarchy \"condCheck:cCh\"" {  } { { "SSCPU.sv" "cCh" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"regfile:RF\"" {  } { { "SSCPU.sv" "RF" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder32_5 regfile:RF\|Decoder32_5:deco " "Elaborating entity \"Decoder32_5\" for hierarchy \"regfile:RF\|Decoder32_5:deco\"" {  } { { "regfile.sv" "deco" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/regfile.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder8_3 regfile:RF\|Decoder32_5:deco\|Decoder8_3:de31_24 " "Elaborating entity \"Decoder8_3\" for hierarchy \"regfile:RF\|Decoder32_5:deco\|Decoder8_3:de31_24\"" {  } { { "Decoder32_5.sv" "de31_24" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/Decoder32_5.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneRegister regfile:RF\|oneRegister:each64bRegister\[0\].Reg64 " "Elaborating entity \"oneRegister\" for hierarchy \"regfile:RF\|oneRegister:each64bRegister\[0\].Reg64\"" {  } { { "regfile.sv" "each64bRegister\[0\].Reg64" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/regfile.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222385983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:RF\|mux32_1:MUX\[0\].mux1 " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:RF\|mux32_1:MUX\[0\].mux1\"" {  } { { "regfile.sv" "MUX\[0\].mux1" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/regfile.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222386576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 regfile:RF\|mux32_1:MUX\[0\].mux1\|mux16_1:mux1 " "Elaborating entity \"mux16_1\" for hierarchy \"regfile:RF\|mux32_1:MUX\[0\].mux1\|mux16_1:mux1\"" {  } { { "mux32_1.sv" "mux1" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux32_1.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222386577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 regfile:RF\|mux32_1:MUX\[0\].mux1\|mux16_1:mux1\|mux4_1:mux0 " "Elaborating entity \"mux4_1\" for hierarchy \"regfile:RF\|mux32_1:MUX\[0\].mux1\|mux16_1:mux1\|mux4_1:mux0\"" {  } { { "mux16_1.sv" "mux0" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/mux16_1.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222386578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_test zero_test:zt " "Elaborating entity \"zero_test\" for hierarchy \"zero_test:zt\"" {  } { { "SSCPU.sv" "zt" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9_64 SE9_64:se3 " "Elaborating entity \"SE9_64\" for hierarchy \"SE9_64:se3\"" {  } { { "SSCPU.sv" "se3" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZE12_64 ZE12_64:ze4 " "Elaborating entity \"ZE12_64\" for hierarchy \"ZE12_64:ze4\"" {  } { { "SSCPU.sv" "ze4" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_p reg_p:c_EX1 " "Elaborating entity \"reg_p\" for hierarchy \"reg_p:c_EX1\"" {  } { { "SSCPU.sv" "c_EX1" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_p reg_p:d_EX4 " "Elaborating entity \"reg_p\" for hierarchy \"reg_p:d_EX4\"" {  } { { "SSCPU.sv" "d_EX4" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_p reg_p:d_EX5 " "Elaborating entity \"reg_p\" for hierarchy \"reg_p:d_EX5\"" {  } { { "SSCPU.sv" "d_EX5" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:a " "Elaborating entity \"alu\" for hierarchy \"alu:a\"" {  } { { "SSCPU.sv" "a" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387639 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[7\] 0 alu.sv(26) " "Net \"in\[7\]\" at alu.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/alu.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1645222387641 "|SSCPU|alu:a"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[1\] 0 alu.sv(26) " "Net \"in\[1\]\" at alu.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/alu.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1645222387641 "|SSCPU|alu:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtracter alu:a\|adder_subtracter:cal " "Elaborating entity \"adder_subtracter\" for hierarchy \"alu:a\|adder_subtracter:cal\"" {  } { { "alu.sv" "cal" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/alu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 alu:a\|mux8_1:muxs\[0\].m " "Elaborating entity \"mux8_1\" for hierarchy \"alu:a\|mux8_1:muxs\[0\].m\"" {  } { { "alu.sv" "muxs\[0\].m" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/alu.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_p reg_p:flagReg " "Elaborating entity \"reg_p\" for hierarchy \"reg_p:flagReg\"" {  } { { "SSCPU.sv" "flagReg" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1p mux2_1p:flag " "Elaborating entity \"mux2_1p\" for hierarchy \"mux2_1p:flag\"" {  } { { "SSCPU.sv" "flag" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:mem " "Elaborating entity \"datamem\" for hierarchy \"datamem:mem\"" {  } { { "SSCPU.sv" "mem" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387801 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "datamem.sv(23) " "Verilog HDL warning at datamem.sv(23): ignoring unsupported system task" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/datamem.sv" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1645222387805 "|SSCPU|datamem:mem"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datamem.sv(43) " "Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/datamem.sv" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1645222387805 "|SSCPU|datamem:mem"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "71 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387814 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "64 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387814 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i datamem.sv(55) " "Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/datamem.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645222387837 "|SSCPU|datamem:mem"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "datamem.sv(55) " "SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic." {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/datamem.sv" 55 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1645222387837 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datamem:mem " "Can't elaborate user hierarchy \"datamem:mem\"" {  } { { "SSCPU.sv" "mem" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/SSCPU.sv" 165 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645222387840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab4_files/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222387887 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645222388560 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 18 14:13:08 2022 " "Processing ended: Fri Feb 18 14:13:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645222388560 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645222388560 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645222388560 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645222388560 ""}
