###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 22:37:32 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [55] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.375
= Slack Time                   -0.925
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.325 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.178 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.024 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.209 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.426 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.754 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.833 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.933 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.123 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.559 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.813 | 
     | axi_master/U3074                     | S v -> Y ^                     | MUX2X1  | 0.410 | 0.625 |   3.363 |    2.438 | 
     |                                      | \memif_pdfifo0.f0_wdata [55] ^ |         | 0.410 | 0.012 |   3.375 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [53] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.374
= Slack Time                   -0.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.324 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.177 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.023 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.210 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.427 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.754 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.834 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.934 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.124 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.559 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.814 | 
     | axi_master/U3070                     | S v -> Y v                     | MUX2X1  | 0.303 | 0.629 |   3.366 |    2.442 | 
     |                                      | \memif_pdfifo0.f0_wdata [53] v |         | 0.303 | 0.008 |   3.374 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [63] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.369
= Slack Time                   -0.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.319 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.173 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.019 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.214 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.432 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.759 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.838 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.938 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.128 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.564 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.818 | 
     | axi_master/U3090                     | S v -> Y ^                     | MUX2X1  | 0.411 | 0.618 |   3.355 |    2.436 | 
     |                                      | \memif_pdfifo0.f0_wdata [63] ^ |         | 0.411 | 0.014 |   3.369 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [59] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.367
= Slack Time                   -0.917
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.317 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.170 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.016 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.217 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.434 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.761 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.841 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.941 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.131 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.566 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.821 | 
     | axi_master/U3082                     | S v -> Y ^                     | MUX2X1  | 0.391 | 0.616 |   3.353 |    2.436 | 
     |                                      | \memif_pdfifo0.f0_wdata [59] ^ |         | 0.391 | 0.014 |   3.367 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [43] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.360
= Slack Time                   -0.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.310 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.163 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.010 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.223 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.441 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.768 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.847 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.947 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.138 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.573 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.827 | 
     | axi_master/U3050                     | S v -> Y v                     | MUX2X1  | 0.306 | 0.616 |   3.353 |    2.443 | 
     |                                      | \memif_pdfifo0.f0_wdata [43] v |         | 0.306 | 0.007 |   3.360 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [34] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.359
= Slack Time                   -0.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.309 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.162 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.008 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.225 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.442 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.769 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.849 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.949 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.139 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.574 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.829 | 
     | axi_master/U3032                     | S v -> Y v                     | MUX2X1  | 0.277 | 0.616 |   3.353 |    2.444 | 
     |                                      | \memif_pdfifo0.f0_wdata [34] v |         | 0.277 | 0.006 |   3.359 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [38] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.356
= Slack Time                   -0.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.306 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.160 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.006 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.227 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.445 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.772 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.851 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.951 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.141 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.577 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.831 | 
     | axi_master/U3040                     | S v -> Y v                     | MUX2X1  | 0.287 | 0.609 |   3.347 |    2.440 | 
     |                                      | \memif_pdfifo0.f0_wdata [38] v |         | 0.287 | 0.010 |   3.356 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [45] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.354
= Slack Time                   -0.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.304 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.157 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.004 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.229 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.447 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.774 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.853 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.953 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.144 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.579 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.833 | 
     | axi_master/U3054                     | S v -> Y v                     | MUX2X1  | 0.250 | 0.609 |   3.346 |    2.442 | 
     |                                      | \memif_pdfifo0.f0_wdata [45] v |         | 0.250 | 0.008 |   3.354 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [51] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.352
= Slack Time                   -0.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.302 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.156 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.002 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.231 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.449 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.776 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.855 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.955 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.145 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.581 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.835 | 
     | axi_master/U3066                     | S v -> Y v                     | MUX2X1  | 0.259 | 0.608 |   3.346 |    2.444 | 
     |                                      | \memif_pdfifo0.f0_wdata [51] v |         | 0.259 | 0.007 |   3.352 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [33] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.352
= Slack Time                   -0.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.302 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.155 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.002 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.231 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.449 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.776 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.855 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.955 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.145 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.581 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.835 | 
     | axi_master/U3030                     | S v -> Y v                     | MUX2X1  | 0.276 | 0.609 |   3.346 |    2.444 | 
     |                                      | \memif_pdfifo0.f0_wdata [33] v |         | 0.276 | 0.006 |   3.352 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [32] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.352
= Slack Time                   -0.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.302 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.155 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.001 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.232 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.449 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.777 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.856 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.956 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.146 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.582 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.836 | 
     | axi_master/U3028                     | S v -> Y v                     | MUX2X1  | 0.266 | 0.607 |   3.344 |    2.443 | 
     |                                      | \memif_pdfifo0.f0_wdata [32] v |         | 0.266 | 0.007 |   3.352 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [48] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.351
= Slack Time                   -0.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.301 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.154 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |   -0.000 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.233 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.450 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.778 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.857 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.957 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.147 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.582 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.837 | 
     | axi_master/U3060                     | S v -> Y v                     | MUX2X1  | 0.287 | 0.605 |   3.342 |    2.442 | 
     |                                      | \memif_pdfifo0.f0_wdata [48] v |         | 0.287 | 0.008 |   3.351 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [57] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.349
= Slack Time                   -0.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.299 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.152 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.002 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.235 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.452 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.780 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.859 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.959 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.149 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.585 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.839 | 
     | axi_master/U3078                     | S v -> Y v                     | MUX2X1  | 0.280 | 0.606 |   3.343 |    2.445 | 
     |                                      | \memif_pdfifo0.f0_wdata [57] v |         | 0.280 | 0.005 |   3.349 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [46] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.348
= Slack Time                   -0.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.298 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.152 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.002 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.235 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.453 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.780 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.859 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.959 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.149 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.585 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.839 | 
     | axi_master/U3056                     | S v -> Y v                     | MUX2X1  | 0.287 | 0.604 |   3.341 |    2.443 | 
     |                                      | \memif_pdfifo0.f0_wdata [46] v |         | 0.287 | 0.007 |   3.348 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [39] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.348
= Slack Time                   -0.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.298 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.151 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.002 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.235 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.453 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.780 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.859 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.959 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.149 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.585 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.839 | 
     | axi_master/U3042                     | S v -> Y v                     | MUX2X1  | 0.277 | 0.603 |   3.340 |    2.442 | 
     |                                      | \memif_pdfifo0.f0_wdata [39] v |         | 0.277 | 0.008 |   3.348 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [49] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.343
= Slack Time                   -0.893
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.293 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.146 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.008 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.241 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.458 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.786 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.865 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.965 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.155 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.591 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.845 | 
     | axi_master/U3062                     | S v -> Y v                     | MUX2X1  | 0.247 | 0.599 |   3.336 |    2.444 | 
     |                                      | \memif_pdfifo0.f0_wdata [49] v |         | 0.247 | 0.007 |   3.343 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [41] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.342
= Slack Time                   -0.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.292 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.145 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.008 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.241 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.459 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.786 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.865 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.965 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.156 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.591 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.845 | 
     | axi_master/U3046                     | S v -> Y v                     | MUX2X1  | 0.272 | 0.599 |   3.337 |    2.445 | 
     |                                      | \memif_pdfifo0.f0_wdata [41] v |         | 0.272 | 0.005 |   3.342 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [40] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.341
= Slack Time                   -0.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.291 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.144 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.009 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.242 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.460 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.787 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.866 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.966 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.157 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.592 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.846 | 
     | axi_master/U3044                     | S v -> Y v                     | MUX2X1  | 0.278 | 0.599 |   3.336 |    2.445 | 
     |                                      | \memif_pdfifo0.f0_wdata [40] v |         | 0.278 | 0.005 |   3.341 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [61] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.341
= Slack Time                   -0.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.291 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.144 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.010 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.243 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.460 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.787 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.867 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.967 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.157 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.592 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.852 | 
     | axi_master/U3086                     | S v -> Y ^                     | MUX2X1  | 0.441 | 0.583 |   3.325 |    2.434 | 
     |                                      | \memif_pdfifo0.f0_wdata [61] ^ |         | 0.441 | 0.016 |   3.341 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [47] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.339
= Slack Time                   -0.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.289 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.142 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.012 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.245 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.462 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.789 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.869 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.969 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.159 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.594 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.849 | 
     | axi_master/U3058                     | S v -> Y v                     | MUX2X1  | 0.250 | 0.597 |   3.334 |    2.445 | 
     |                                      | \memif_pdfifo0.f0_wdata [47] v |         | 0.250 | 0.005 |   3.339 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [37] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.336
= Slack Time                   -0.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.286 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.139 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.014 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.247 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.465 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.792 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.871 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.971 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.161 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.597 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.856 | 
     | axi_master/U3038                     | S v -> Y ^                     | MUX2X1  | 0.430 | 0.577 |   3.319 |    2.433 | 
     |                                      | \memif_pdfifo0.f0_wdata [37] ^ |         | 0.430 | 0.017 |   3.336 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [50] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.317
= Slack Time                   -0.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.267 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.120 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.034 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.267 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.484 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.812 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.891 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.991 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.181 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.617 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.876 | 
     | axi_master/U3064                     | S v -> Y ^                     | MUX2X1  | 0.418 | 0.563 |   3.305 |    2.439 | 
     |                                      | \memif_pdfifo0.f0_wdata [50] ^ |         | 0.418 | 0.011 |   3.317 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.312
= Slack Time                   -0.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.262 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.115 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.039 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.272 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.489 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.817 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.896 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    0.996 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.186 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.621 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.881 | 
     | axi_master/U3088                     | S v -> Y ^                     | MUX2X1  | 0.415 | 0.555 |   3.297 |    2.435 | 
     |                                      | \memif_pdfifo0.f0_wdata [62] ^ |         | 0.415 | 0.015 |   3.312 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [44] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.307
= Slack Time                   -0.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.257 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.110 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.043 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.276 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.494 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.821 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.900 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.000 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.190 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.626 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.885 | 
     | axi_master/U3052                     | S v -> Y ^                     | MUX2X1  | 0.391 | 0.553 |   3.295 |    2.438 | 
     |                                      | \memif_pdfifo0.f0_wdata [44] ^ |         | 0.391 | 0.012 |   3.307 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [56] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.298
= Slack Time                   -0.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.248 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.101 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.053 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.286 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.503 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.830 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.910 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.010 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.200 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.635 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.895 | 
     | axi_master/U3076                     | S v -> Y ^                     | MUX2X1  | 0.372 | 0.546 |   3.288 |    2.440 | 
     |                                      | \memif_pdfifo0.f0_wdata [56] ^ |         | 0.372 | 0.010 |   3.298 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [60] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.288
= Slack Time                   -0.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.238 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.092 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.062 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.295 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.513 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.840 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.919 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.019 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.209 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.645 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.904 | 
     | axi_master/U3084                     | S v -> Y ^                     | MUX2X1  | 0.377 | 0.537 |   3.279 |    2.441 | 
     |                                      | \memif_pdfifo0.f0_wdata [60] ^ |         | 0.377 | 0.009 |   3.288 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [35] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.287
= Slack Time                   -0.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.237 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.090 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.064 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.297 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.514 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.841 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.921 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.021 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.211 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.646 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.906 | 
     | axi_master/U3034                     | S v -> Y ^                     | MUX2X1  | 0.369 | 0.536 |   3.278 |    2.441 | 
     |                                      | \memif_pdfifo0.f0_wdata [35] ^ |         | 0.369 | 0.009 |   3.287 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [52] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.286
= Slack Time                   -0.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.235 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.089 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.065 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.298 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.516 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.843 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.922 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.022 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.212 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.648 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.907 | 
     | axi_master/U3068                     | S v -> Y ^                     | MUX2X1  | 0.375 | 0.535 |   3.277 |    2.442 | 
     |                                      | \memif_pdfifo0.f0_wdata [52] ^ |         | 0.375 | 0.008 |   3.286 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [36] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.274
= Slack Time                   -0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.224 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.078 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.076 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.309 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.527 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.854 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.933 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.033 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.223 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.659 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.918 | 
     | axi_master/U3036                     | S v -> Y ^                     | MUX2X1  | 0.355 | 0.524 |   3.267 |    2.442 | 
     |                                      | \memif_pdfifo0.f0_wdata [36] ^ |         | 0.355 | 0.008 |   3.274 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [58] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.273
= Slack Time                   -0.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.223 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.076 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.078 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.311 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.528 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.856 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.935 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.035 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.225 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.661 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.920 | 
     | axi_master/U3080                     | S v -> Y ^                     | MUX2X1  | 0.344 | 0.522 |   3.264 |    2.442 | 
     |                                      | \memif_pdfifo0.f0_wdata [58] ^ |         | 0.344 | 0.008 |   3.273 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [42] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.251
= Slack Time                   -0.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.201 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.054 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.100 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.333 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.550 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.878 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.957 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.057 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.247 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.683 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.937 | 
     | axi_master/U3048                     | S v -> Y v                     | MUX2X1  | 0.226 | 0.510 |   3.247 |    2.446 | 
     |                                      | \memif_pdfifo0.f0_wdata [42] v |         | 0.226 | 0.004 |   3.251 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [17] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.231
= Slack Time                   -0.781
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.181 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.034 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.120 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.353 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.570 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.898 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.977 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.077 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.267 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.703 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.957 | 
     | axi_master/U2998                     | S v -> Y v                     | MUX2X1  | 0.267 | 0.486 |   3.223 |    2.443 | 
     |                                      | \memif_pdfifo0.f0_wdata [17] v |         | 0.267 | 0.007 |   3.231 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [27] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.229
= Slack Time                   -0.779
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.179 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.032 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.122 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.355 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.572 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.900 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.979 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.079 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.269 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.704 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.959 | 
     | axi_master/U3018                     | S v -> Y v                     | MUX2X1  | 0.263 | 0.487 |   3.224 |    2.445 | 
     |                                      | \memif_pdfifo0.f0_wdata [27] v |         | 0.263 | 0.005 |   3.229 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [54] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.222
= Slack Time                   -0.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.172 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.025 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.129 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.362 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.579 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.906 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.986 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.086 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.276 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.711 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.970 | 
     | axi_master/U3072                     | S v -> Y ^                     | MUX2X1  | 0.318 | 0.474 |   3.217 |    2.444 | 
     |                                      | \memif_pdfifo0.f0_wdata [54] ^ |         | 0.318 | 0.006 |   3.222 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [18] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.215
= Slack Time                   -0.765
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.165 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.018 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.135 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.368 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.586 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.913 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    0.992 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.092 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.283 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.718 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.972 | 
     | axi_master/U3000                     | S v -> Y v                     | MUX2X1  | 0.250 | 0.472 |   3.210 |    2.444 | 
     |                                      | \memif_pdfifo0.f0_wdata [18] v |         | 0.250 | 0.006 |   3.215 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.201
= Slack Time                   -0.751
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.151 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.004 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.150 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.383 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.600 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.927 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.007 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.107 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.297 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.732 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    1.992 | 
     | axi_master/U2990                     | S v -> Y ^                     | MUX2X1  | 0.351 | 0.453 |   3.195 |    2.444 | 
     |                                      | \memif_pdfifo0.f0_wdata [13] ^ |         | 0.351 | 0.006 |   3.201 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [25] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.197
= Slack Time                   -0.747
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.147 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |   -0.000 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.153 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.386 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.604 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.931 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.010 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.110 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.301 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.736 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    1.990 | 
     | axi_master/U3014                     | S v -> Y v                     | MUX2X1  | 0.248 | 0.455 |   3.192 |    2.445 | 
     |                                      | \memif_pdfifo0.f0_wdata [25] v |         | 0.248 | 0.005 |   3.197 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.192
= Slack Time                   -0.742
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.142 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.005 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.158 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.391 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.609 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.936 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.015 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.115 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.305 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.741 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    2.000 | 
     | axi_master/U2988                     | S v -> Y ^                     | MUX2X1  | 0.316 | 0.445 |   3.187 |    2.445 | 
     |                                      | \memif_pdfifo0.f0_wdata [12] ^ |         | 0.316 | 0.005 |   3.192 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [30] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.161
= Slack Time                   -0.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.111 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.035 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.189 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.422 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.640 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.967 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.046 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.146 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.336 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.772 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    2.026 | 
     | axi_master/U3024                     | S v -> Y v                     | MUX2X1  | 0.244 | 0.419 |   3.157 |    2.445 | 
     |                                      | \memif_pdfifo0.f0_wdata [30] v |         | 0.244 | 0.005 |   3.161 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [14] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.144
= Slack Time                   -0.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.094 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.053 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.206 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.439 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.657 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.984 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.063 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.163 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.354 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.789 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    2.043 | 
     | axi_master/U2992                     | S v -> Y v                     | MUX2X1  | 0.240 | 0.403 |   3.141 |    2.447 | 
     |                                      | \memif_pdfifo0.f0_wdata [14] v |         | 0.240 | 0.003 |   3.144 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [29] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.143
= Slack Time                   -0.693
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.093 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.053 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.207 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.440 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.658 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.985 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.064 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.164 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.354 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.790 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    2.049 | 
     | axi_master/U3022                     | S v -> Y v                     | MUX2X1  | 0.255 | 0.399 |   3.141 |    2.448 | 
     |                                      | \memif_pdfifo0.f0_wdata [29] v |         | 0.255 | 0.002 |   3.143 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [24] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.136
= Slack Time                   -0.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.086 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.061 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.215 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.447 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.665 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.992 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.071 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.171 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.362 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.797 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    2.056 | 
     | axi_master/U3012                     | S v -> Y v                     | MUX2X1  | 0.259 | 0.389 |   3.132 |    2.446 | 
     |                                      | \memif_pdfifo0.f0_wdata [24] v |         | 0.259 | 0.004 |   3.136 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [26] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.135
= Slack Time                   -0.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.085 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.062 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.215 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.448 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.666 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.993 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.072 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.172 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.363 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.798 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    2.057 | 
     | axi_master/U3016                     | S v -> Y v                     | MUX2X1  | 0.228 | 0.389 |   3.131 |    2.446 | 
     |                                      | \memif_pdfifo0.f0_wdata [26] v |         | 0.228 | 0.004 |   3.135 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [20] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.133
= Slack Time                   -0.683
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.083 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.064 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.218 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.451 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.668 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.995 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.075 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.175 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.365 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.800 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    2.055 | 
     | axi_master/U3004                     | S v -> Y v                     | MUX2X1  | 0.221 | 0.392 |   3.129 |    2.447 | 
     |                                      | \memif_pdfifo0.f0_wdata [20] v |         | 0.221 | 0.003 |   3.133 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [28] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.130
= Slack Time                   -0.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.080 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.066 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.220 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.453 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.671 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    0.998 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.077 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.177 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.367 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.803 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    2.062 | 
     | axi_master/U3020                     | S v -> Y v                     | MUX2X1  | 0.255 | 0.382 |   3.125 |    2.444 | 
     |                                      | \memif_pdfifo0.f0_wdata [28] v |         | 0.255 | 0.006 |   3.130 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [22] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.125
= Slack Time                   -0.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.075 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.072 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.226 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.459 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.676 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    1.003 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.083 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.183 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.373 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.808 | 
     | axi_master/U976                      | A ^ -> Y v                     | INVX8   | 0.359 | 0.254 |   2.738 |    2.063 | 
     | axi_master/U3008                     | S v -> Y v                     | MUX2X1  | 0.232 | 0.385 |   3.122 |    2.448 | 
     |                                      | \memif_pdfifo0.f0_wdata [22] v |         | 0.232 | 0.002 |   3.125 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [23] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.114
= Slack Time                   -0.664
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.064 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.082 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.236 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.469 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.687 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    1.014 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.093 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.193 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.383 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.819 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    2.078 | 
     | axi_master/U3010                     | S v -> Y v                     | MUX2X1  | 0.219 | 0.368 |   3.111 |    2.446 | 
     |                                      | \memif_pdfifo0.f0_wdata [23] v |         | 0.219 | 0.004 |   3.114 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [16] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.107
= Slack Time                   -0.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.057 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.090 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.244 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.476 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.694 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    1.021 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.100 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.200 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.391 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.826 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    2.085 | 
     | axi_master/U2996                     | S v -> Y v                     | MUX2X1  | 0.222 | 0.361 |   3.104 |    2.447 | 
     |                                      | \memif_pdfifo0.f0_wdata [16] v |         | 0.222 | 0.003 |   3.107 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [11] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.106
= Slack Time                   -0.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.056 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.091 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.245 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.477 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.695 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    1.022 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.101 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.201 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.392 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.827 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    2.086 | 
     | axi_master/U2986                     | S v -> Y v                     | MUX2X1  | 0.243 | 0.360 |   3.103 |    2.447 | 
     |                                      | \memif_pdfifo0.f0_wdata [11] v |         | 0.243 | 0.003 |   3.106 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [19] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.103
= Slack Time                   -0.653
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.000 |       |   0.600 |   -0.053 | 
     | axi_master/FE_PHC2172_m_r_dch_RID_3_ | A ^ -> Y ^                     | BUFX2   | 0.123 | 0.147 |   0.747 |    0.093 | 
     | axi_master/U420                      | B ^ -> Y v                     | NOR2X1  | 0.144 | 0.154 |   0.901 |    0.247 | 
     | axi_master/FE_PHC2176_n18            | A v -> Y v                     | CLKBUF2 | 0.034 | 0.233 |   1.134 |    0.480 | 
     | axi_master/U419                      | B v -> Y ^                     | NAND2X1 | 0.293 | 0.217 |   1.351 |    0.698 | 
     | axi_master/FE_PHC2178_n331           | A ^ -> Y ^                     | CLKBUF3 | 0.077 | 0.327 |   1.678 |    1.025 | 
     | axi_master/U418                      | A ^ -> Y v                     | NOR2X1  | 0.061 | 0.079 |   1.758 |    1.104 | 
     | axi_master/U498                      | A v -> Y v                     | AND2X2  | 0.041 | 0.100 |   1.858 |    1.204 | 
     | axi_master/FE_PSC100_n1685           | A v -> Y v                     | BUFX4   | 0.166 | 0.190 |   2.048 |    1.394 | 
     | axi_master/U975                      | A v -> Y ^                     | INVX1   | 0.513 | 0.435 |   2.483 |    1.830 | 
     | axi_master/U564                      | A ^ -> Y v                     | INVX8   | 0.353 | 0.259 |   2.743 |    2.089 | 
     | axi_master/U3002                     | S v -> Y v                     | MUX2X1  | 0.240 | 0.358 |   3.101 |    2.447 | 
     |                                      | \memif_pdfifo0.f0_wdata [19] v |         | 0.240 | 0.003 |   3.103 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------+ 

