Source Block: hdl/library/axi_dmac/dest_axi_mm.v@99:109@HdlIdDef
parameter C_DMA_LENGTH_WIDTH = 24;

wire [C_ID_WIDTH-1:0] data_id;
wire [C_ID_WIDTH-1:0] address_id;

reg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

Diff Content:
- 104 reg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;
+ 104 reg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/dest_axi_mm.v@103:113

reg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

wire address_enabled;
wire data_enabled;
assign sync_id_ret = sync_id;

Clone Blocks 2:
hdl/library/axi_dmac/src_axi_mm.v@93:103
wire [C_ID_WIDTH-1:0] data_id;
wire [C_ID_WIDTH-1:0] address_id;

wire address_enabled;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

assign sync_id_ret = sync_id;

Clone Blocks 3:
hdl/library/axi_dmac/src_axi_mm.v@94:104
wire [C_ID_WIDTH-1:0] address_id;

wire address_enabled;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

assign sync_id_ret = sync_id;
assign response_id = data_id;

Clone Blocks 4:
hdl/library/axi_dmac/dest_axi_mm.v@102:112
wire [C_ID_WIDTH-1:0] address_id;

reg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

wire address_enabled;
wire data_enabled;

Clone Blocks 5:
hdl/library/axi_dmac/dest_axi_mm.v@101:111
wire [C_ID_WIDTH-1:0] data_id;
wire [C_ID_WIDTH-1:0] address_id;

reg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

wire address_enabled;

Clone Blocks 6:
hdl/library/axi_dmac/src_axi_mm.v@91:101
parameter C_DMA_LENGTH_WIDTH = 24;

wire [C_ID_WIDTH-1:0] data_id;
wire [C_ID_WIDTH-1:0] address_id;

wire address_enabled;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

Clone Blocks 7:
hdl/library/axi_dmac/dest_axi_mm.v@104:114
reg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

wire address_enabled;
wire data_enabled;
assign sync_id_ret = sync_id;


