0.6
2017.1
Apr 14 2017
19:10:27
C:/College/Thesis/AES_2018/aes_enc_only/aes_enc_only.sim/sim_1/synth/timing/enc_testbench_time_synth.v,1526260222,verilog,,,,glbl;top;uart_tx,,,,,,,,
C:/College/Thesis/AES_2018/aes_enc_only/aes_enc_only.srcs/sim_1/new/enc_testbench.v,1525407418,verilog,,,,enc_testbench,,,,,,,,
C:/College/Thesis/AES_2018/aes_enc_only/aes_enc_only.srcs/sources_1/new/aes_enc_core.v,1526257603,verilog,,,,aes_enc_core,,,,,,,,
