{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525818266583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525818266597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 01:24:26 2018 " "Processing started: Wed May 09 01:24:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525818266597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525818266597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COS_CW -c COS_CW " "Command: quartus_map --read_settings_files=on --write_settings_files=off COS_CW -c COS_CW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525818266597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525818267993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525818267998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_cw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cos_cw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COS_CW-synt " "Found design unit 1: COS_CW-synt" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525818298425 ""} { "Info" "ISGN_ENTITY_NAME" "1 COS_CW " "Found entity 1: COS_CW" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525818298425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525818298425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "COS_CW " "Elaborating entity \"COS_CW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525818298775 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lni COS_CW.vhd(23) " "VHDL Signal Declaration warning at COS_CW.vhd(23): used explicit default value for signal \"lni\" because signal was never assigned a value" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525818299202 "|COS_CW"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525818313106 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "90 " "90 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525818319019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525818321832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525818321832 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI\[8\] " "No output dependent on input pin \"DI\[8\]\"" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525818326307 "|COS_CW|DI[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI\[7\] " "No output dependent on input pin \"DI\[7\]\"" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525818326307 "|COS_CW|DI[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI\[6\] " "No output dependent on input pin \"DI\[6\]\"" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525818326307 "|COS_CW|DI[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI\[5\] " "No output dependent on input pin \"DI\[5\]\"" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525818326307 "|COS_CW|DI[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI\[4\] " "No output dependent on input pin \"DI\[4\]\"" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525818326307 "|COS_CW|DI[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI\[3\] " "No output dependent on input pin \"DI\[3\]\"" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525818326307 "|COS_CW|DI[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI\[2\] " "No output dependent on input pin \"DI\[2\]\"" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525818326307 "|COS_CW|DI[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI\[1\] " "No output dependent on input pin \"DI\[1\]\"" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525818326307 "|COS_CW|DI[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI\[0\] " "No output dependent on input pin \"DI\[0\]\"" {  } { { "COS_CW.vhd" "" { Text "D:/projects/hard/vhdl/TDCS_CW/CYCLONE10/COS_CW.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525818326307 "|COS_CW|DI[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525818326307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525818326506 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525818326506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525818326506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525818326506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525818326960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 01:25:26 2018 " "Processing ended: Wed May 09 01:25:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525818326960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525818326960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525818326960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525818326960 ""}
