Generating HDL for page 17.13.04.1 EDIT CONTROLS at 10/8/2020 4:54:02 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_17_13_04_1_EDIT_CONTROLS_tb.vhdl, generating default test bench code.
Note: DOT Function at 1E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 3B with output pin(s) of OUT_3B_D
	and inputs of PS_NOT_0_SUPPRESS,PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,PS_NOT_BLANK
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_R
	and inputs of MS_NOT_0_SUPPRESS,MS_DECIMAL_CONTROL
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_E
	and inputs of OUT_5C_R,PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_C
	and inputs of OUT_3B_D,OUT_3C_E,MS_EDIT_SKID_CYCLE
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_E
	and inputs of PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION,PS_0_SUPPRESS,PS_NOT_DECIMAL_CONTROL
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_K
	and inputs of PS_BLANK_0_OR_COMMA,OUT_4G_R
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_R, OUT_4G_R
	and inputs of MS_FLOAT_DOLLAR_SIGN,MS_NOT_ASTERISK_FILL_OR_FL_DOL
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_3E_E,OUT_3F_K
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_2ND_SCAN_SIG_CHAR
	from gate output OUT_1C_C
Generating output sheet edge signal assignment to 
	signal PS_NOT_ASTERISK_FILL
	from gate output OUT_4G_R
Generating output sheet edge signal assignment to 
	signal MS_BLANKED_0_OR_COMMA
	from gate output OUT_DOT_1E
