
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gettext_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b0 <.init>:
  4012b0:	stp	x29, x30, [sp, #-16]!
  4012b4:	mov	x29, sp
  4012b8:	bl	401690 <ferror@plt+0x60>
  4012bc:	ldp	x29, x30, [sp], #16
  4012c0:	ret

Disassembly of section .plt:

00000000004012d0 <mbrtowc@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <mbrtowc@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <memcpy@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <memmove@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <error@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <strnlen@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <iconv_close@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <sprintf@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <__cxa_atexit@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <iswcntrl@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <fclose@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <iswspace@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <nl_langinfo@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <malloc@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <wcwidth@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <strncmp@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <bindtextdomain@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <__libc_start_main@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <memset@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <calloc@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <bcmp@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <realloc@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <strdup@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <strrchr@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <__gmon_start__@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <abort@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <mbsinit@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <basename@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <iconv@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <__ctype_b_loc@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <free@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <__ctype_get_mb_cur_max@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <fwrite@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <iconv_open@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <memchr@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <iswalnum@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <dcgettext@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <printf@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <__assert_fail@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <getenv@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <putchar@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <fprintf@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <setlocale@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <.text>:
  401640:	mov	x29, #0x0                   	// #0
  401644:	mov	x30, #0x0                   	// #0
  401648:	mov	x5, x0
  40164c:	ldr	x1, [sp]
  401650:	add	x2, sp, #0x8
  401654:	mov	x6, sp
  401658:	movz	x0, #0x0, lsl #48
  40165c:	movk	x0, #0x0, lsl #32
  401660:	movk	x0, #0x40, lsl #16
  401664:	movk	x0, #0x174c
  401668:	movz	x3, #0x0, lsl #48
  40166c:	movk	x3, #0x0, lsl #32
  401670:	movk	x3, #0x40, lsl #16
  401674:	movk	x3, #0x4370
  401678:	movz	x4, #0x0, lsl #48
  40167c:	movk	x4, #0x0, lsl #32
  401680:	movk	x4, #0x40, lsl #16
  401684:	movk	x4, #0x43f0
  401688:	bl	401430 <__libc_start_main@plt>
  40168c:	bl	4014b0 <abort@plt>
  401690:	adrp	x0, 415000 <ferror@plt+0x139d0>
  401694:	ldr	x0, [x0, #4064]
  401698:	cbz	x0, 4016a0 <ferror@plt+0x70>
  40169c:	b	4014a0 <__gmon_start__@plt>
  4016a0:	ret
  4016a4:	nop
  4016a8:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4016ac:	add	x0, x0, #0x1c0
  4016b0:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4016b4:	add	x1, x1, #0x1c0
  4016b8:	cmp	x1, x0
  4016bc:	b.eq	4016d4 <ferror@plt+0xa4>  // b.none
  4016c0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4016c4:	ldr	x1, [x1, #1056]
  4016c8:	cbz	x1, 4016d4 <ferror@plt+0xa4>
  4016cc:	mov	x16, x1
  4016d0:	br	x16
  4016d4:	ret
  4016d8:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4016dc:	add	x0, x0, #0x1c0
  4016e0:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4016e4:	add	x1, x1, #0x1c0
  4016e8:	sub	x1, x1, x0
  4016ec:	lsr	x2, x1, #63
  4016f0:	add	x1, x2, x1, asr #3
  4016f4:	cmp	xzr, x1, asr #1
  4016f8:	asr	x1, x1, #1
  4016fc:	b.eq	401714 <ferror@plt+0xe4>  // b.none
  401700:	adrp	x2, 404000 <ferror@plt+0x29d0>
  401704:	ldr	x2, [x2, #1064]
  401708:	cbz	x2, 401714 <ferror@plt+0xe4>
  40170c:	mov	x16, x2
  401710:	br	x16
  401714:	ret
  401718:	stp	x29, x30, [sp, #-32]!
  40171c:	mov	x29, sp
  401720:	str	x19, [sp, #16]
  401724:	adrp	x19, 416000 <ferror@plt+0x149d0>
  401728:	ldrb	w0, [x19, #496]
  40172c:	cbnz	w0, 40173c <ferror@plt+0x10c>
  401730:	bl	4016a8 <ferror@plt+0x78>
  401734:	mov	w0, #0x1                   	// #1
  401738:	strb	w0, [x19, #496]
  40173c:	ldr	x19, [sp, #16]
  401740:	ldp	x29, x30, [sp], #32
  401744:	ret
  401748:	b	4016d8 <ferror@plt+0xa8>
  40174c:	sub	sp, sp, #0x70
  401750:	stp	x22, x21, [sp, #80]
  401754:	mov	w22, w0
  401758:	adrp	x0, 404000 <ferror@plt+0x29d0>
  40175c:	add	x0, x0, #0x568
  401760:	stp	x29, x30, [sp, #16]
  401764:	stp	x28, x27, [sp, #32]
  401768:	stp	x26, x25, [sp, #48]
  40176c:	stp	x24, x23, [sp, #64]
  401770:	stp	x20, x19, [sp, #96]
  401774:	add	x29, sp, #0x10
  401778:	mov	x20, x1
  40177c:	bl	4015f0 <getenv@plt>
  401780:	mov	x28, x0
  401784:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401788:	add	x0, x0, #0x573
  40178c:	bl	4015f0 <getenv@plt>
  401790:	adrp	x9, 416000 <ferror@plt+0x149d0>
  401794:	mov	w10, #0x1                   	// #1
  401798:	adrp	x8, 416000 <ferror@plt+0x149d0>
  40179c:	strb	w10, [x9, #497]
  4017a0:	strb	wzr, [x8, #498]
  4017a4:	ldr	x8, [x20]
  4017a8:	str	x0, [sp]
  4017ac:	mov	x0, x8
  4017b0:	bl	4021b8 <ferror@plt+0xb88>
  4017b4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4017b8:	add	x1, x1, #0x91c
  4017bc:	mov	w0, #0x6                   	// #6
  4017c0:	bl	401620 <setlocale@plt>
  4017c4:	adrp	x21, 404000 <ferror@plt+0x29d0>
  4017c8:	add	x21, x21, #0x581
  4017cc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4017d0:	add	x1, x1, #0x591
  4017d4:	mov	x0, x21
  4017d8:	bl	401420 <bindtextdomain@plt>
  4017dc:	mov	x0, x21
  4017e0:	bl	4014d0 <textdomain@plt>
  4017e4:	adrp	x0, 401000 <mbrtowc@plt-0x2f0>
  4017e8:	add	x0, x0, #0xfdc
  4017ec:	bl	4043f8 <ferror@plt+0x2dc8>
  4017f0:	adrp	x24, 404000 <ferror@plt+0x29d0>
  4017f4:	adrp	x25, 404000 <ferror@plt+0x29d0>
  4017f8:	adrp	x19, 404000 <ferror@plt+0x29d0>
  4017fc:	mov	w26, wzr
  401800:	mov	w23, wzr
  401804:	mov	w27, wzr
  401808:	add	x24, x24, #0x5a3
  40180c:	add	x25, x25, #0x4a8
  401810:	add	x19, x19, #0x430
  401814:	adrp	x21, 416000 <ferror@plt+0x149d0>
  401818:	str	xzr, [sp, #8]
  40181c:	b	40182c <ferror@plt+0x1fc>
  401820:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401824:	mov	w9, #0x1                   	// #1
  401828:	strb	w9, [x8, #498]
  40182c:	mov	w0, w22
  401830:	mov	x1, x20
  401834:	mov	x2, x24
  401838:	mov	x3, x25
  40183c:	mov	x4, xzr
  401840:	bl	4014e0 <getopt_long@plt>
  401844:	sub	w8, w0, #0x45
  401848:	cmp	w8, #0x2e
  40184c:	b.hi	401868 <ferror@plt+0x238>  // b.pmore
  401850:	adr	x9, 401820 <ferror@plt+0x1f0>
  401854:	ldrb	w10, [x19, x8]
  401858:	add	x9, x9, x10, lsl #2
  40185c:	br	x9
  401860:	mov	w27, #0x1                   	// #1
  401864:	b	40182c <ferror@plt+0x1fc>
  401868:	cbz	w0, 40182c <ferror@plt+0x1fc>
  40186c:	b	4018a0 <ferror@plt+0x270>
  401870:	ldr	x28, [x21, #464]
  401874:	b	40182c <ferror@plt+0x1fc>
  401878:	ldr	x8, [x21, #464]
  40187c:	str	x8, [sp, #8]
  401880:	b	40182c <ferror@plt+0x1fc>
  401884:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401888:	strb	wzr, [x8, #497]
  40188c:	b	40182c <ferror@plt+0x1fc>
  401890:	mov	w23, #0x1                   	// #1
  401894:	b	40182c <ferror@plt+0x1fc>
  401898:	mov	w26, #0x1                   	// #1
  40189c:	b	40182c <ferror@plt+0x1fc>
  4018a0:	cmn	w0, #0x1
  4018a4:	b.ne	401938 <ferror@plt+0x308>  // b.any
  4018a8:	tbz	w27, #0, 401940 <ferror@plt+0x310>
  4018ac:	adrp	x8, 416000 <ferror@plt+0x149d0>
  4018b0:	ldr	x0, [x8, #504]
  4018b4:	bl	401500 <basename@plt>
  4018b8:	mov	x1, x0
  4018bc:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4018c0:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4018c4:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4018c8:	add	x0, x0, #0x5af
  4018cc:	add	x2, x2, #0x581
  4018d0:	add	x3, x3, #0x5bf
  4018d4:	bl	4015c0 <printf@plt>
  4018d8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4018dc:	add	x1, x1, #0x5c6
  4018e0:	mov	w2, #0x5                   	// #5
  4018e4:	mov	x0, xzr
  4018e8:	bl	4015b0 <dcgettext@plt>
  4018ec:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4018f0:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4018f4:	add	x1, x1, #0x6a0
  4018f8:	add	x2, x2, #0x6aa
  4018fc:	bl	4015c0 <printf@plt>
  401900:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401904:	add	x1, x1, #0x6cc
  401908:	mov	w2, #0x5                   	// #5
  40190c:	mov	x0, xzr
  401910:	bl	4015b0 <dcgettext@plt>
  401914:	mov	x19, x0
  401918:	adrp	x0, 404000 <ferror@plt+0x29d0>
  40191c:	add	x0, x0, #0x6dc
  401920:	bl	402264 <ferror@plt+0xc34>
  401924:	mov	x1, x0
  401928:	mov	x0, x19
  40192c:	bl	4015c0 <printf@plt>
  401930:	mov	w0, wzr
  401934:	bl	401340 <exit@plt>
  401938:	mov	w0, #0x1                   	// #1
  40193c:	bl	401b54 <ferror@plt+0x524>
  401940:	tbz	w26, #0, 40194c <ferror@plt+0x31c>
  401944:	mov	w0, wzr
  401948:	bl	401b54 <ferror@plt+0x524>
  40194c:	adrp	x24, 416000 <ferror@plt+0x149d0>
  401950:	ldr	w8, [x24, #472]
  401954:	tbz	w23, #0, 401974 <ferror@plt+0x344>
  401958:	cmp	w8, w22
  40195c:	b.ge	401b0c <ferror@plt+0x4dc>  // b.tcont
  401960:	cbz	x28, 401a7c <ferror@plt+0x44c>
  401964:	ldrb	w8, [x28]
  401968:	cbnz	w8, 401a64 <ferror@plt+0x434>
  40196c:	mov	x28, xzr
  401970:	b	401a7c <ferror@plt+0x44c>
  401974:	subs	w8, w22, w8
  401978:	b.eq	4019c4 <ferror@plt+0x394>  // b.none
  40197c:	cmp	w8, #0x1
  401980:	b.eq	4019e8 <ferror@plt+0x3b8>  // b.none
  401984:	cmp	w8, #0x2
  401988:	b.eq	4019b0 <ferror@plt+0x380>  // b.none
  40198c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401990:	add	x1, x1, #0x6eb
  401994:	mov	w2, #0x5                   	// #5
  401998:	mov	x0, xzr
  40199c:	bl	4015b0 <dcgettext@plt>
  4019a0:	mov	x2, x0
  4019a4:	mov	w0, #0x1                   	// #1
  4019a8:	mov	w1, wzr
  4019ac:	bl	401350 <error@plt>
  4019b0:	ldrsw	x8, [x24, #472]
  4019b4:	add	w9, w8, #0x1
  4019b8:	str	w9, [x24, #472]
  4019bc:	ldr	x28, [x20, x8, lsl #3]
  4019c0:	b	4019e8 <ferror@plt+0x3b8>
  4019c4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4019c8:	add	x1, x1, #0x6fe
  4019cc:	mov	w2, #0x5                   	// #5
  4019d0:	mov	x0, xzr
  4019d4:	bl	4015b0 <dcgettext@plt>
  4019d8:	mov	x2, x0
  4019dc:	mov	w0, #0x1                   	// #1
  4019e0:	mov	w1, wzr
  4019e4:	bl	401350 <error@plt>
  4019e8:	ldrsw	x8, [x24, #472]
  4019ec:	adrp	x10, 416000 <ferror@plt+0x149d0>
  4019f0:	ldrb	w10, [x10, #498]
  4019f4:	add	w9, w8, #0x1
  4019f8:	str	w9, [x24, #472]
  4019fc:	ldr	x20, [x20, x8, lsl #3]
  401a00:	cmp	w10, #0x1
  401a04:	b.ne	401a14 <ferror@plt+0x3e4>  // b.any
  401a08:	mov	x0, x20
  401a0c:	bl	401d50 <ferror@plt+0x720>
  401a10:	mov	x20, x0
  401a14:	cbz	x28, 401a20 <ferror@plt+0x3f0>
  401a18:	ldrb	w8, [x28]
  401a1c:	cbnz	w8, 401a30 <ferror@plt+0x400>
  401a20:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401a24:	ldr	x1, [x8, #480]
  401a28:	mov	x0, x20
  401a2c:	b	401b48 <ferror@plt+0x518>
  401a30:	ldr	x1, [sp]
  401a34:	cbz	x1, 401a48 <ferror@plt+0x418>
  401a38:	ldrb	w8, [x1]
  401a3c:	cbz	w8, 401a48 <ferror@plt+0x418>
  401a40:	mov	x0, x28
  401a44:	bl	401420 <bindtextdomain@plt>
  401a48:	ldr	x1, [sp, #8]
  401a4c:	cbnz	x1, 401b34 <ferror@plt+0x504>
  401a50:	mov	w2, #0x5                   	// #5
  401a54:	mov	x0, x28
  401a58:	mov	x1, x20
  401a5c:	bl	4015b0 <dcgettext@plt>
  401a60:	b	401b40 <ferror@plt+0x510>
  401a64:	ldr	x1, [sp]
  401a68:	cbz	x1, 401a7c <ferror@plt+0x44c>
  401a6c:	ldrb	w8, [x1]
  401a70:	cbz	w8, 401a7c <ferror@plt+0x44c>
  401a74:	mov	x0, x28
  401a78:	bl	401420 <bindtextdomain@plt>
  401a7c:	adrp	x19, 416000 <ferror@plt+0x149d0>
  401a80:	ldrsw	x8, [x24, #472]
  401a84:	adrp	x10, 416000 <ferror@plt+0x149d0>
  401a88:	ldrb	w10, [x10, #498]
  401a8c:	add	w9, w8, #0x1
  401a90:	str	w9, [x24, #472]
  401a94:	ldr	x8, [x20, x8, lsl #3]
  401a98:	cmp	w10, #0x1
  401a9c:	b.ne	401aac <ferror@plt+0x47c>  // b.any
  401aa0:	mov	x0, x8
  401aa4:	bl	401d50 <ferror@plt+0x720>
  401aa8:	mov	x8, x0
  401aac:	cbz	x28, 401adc <ferror@plt+0x4ac>
  401ab0:	ldr	x1, [sp, #8]
  401ab4:	cbnz	x1, 401acc <ferror@plt+0x49c>
  401ab8:	mov	w2, #0x5                   	// #5
  401abc:	mov	x0, x28
  401ac0:	mov	x1, x8
  401ac4:	bl	4015b0 <dcgettext@plt>
  401ac8:	b	401ad8 <ferror@plt+0x4a8>
  401acc:	mov	x0, x28
  401ad0:	mov	x2, x8
  401ad4:	bl	401f28 <ferror@plt+0x8f8>
  401ad8:	mov	x8, x0
  401adc:	ldr	x1, [x19, #480]
  401ae0:	mov	x0, x8
  401ae4:	bl	401330 <fputs@plt>
  401ae8:	ldr	w8, [x24, #472]
  401aec:	cmp	w8, w22
  401af0:	b.ge	401b00 <ferror@plt+0x4d0>  // b.tcont
  401af4:	ldr	x1, [x19, #480]
  401af8:	mov	w0, #0x20                  	// #32
  401afc:	bl	4013a0 <fputc@plt>
  401b00:	ldr	w8, [x24, #472]
  401b04:	cmp	w8, w22
  401b08:	b.lt	401a80 <ferror@plt+0x450>  // b.tstop
  401b0c:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401b10:	ldrb	w8, [x8, #497]
  401b14:	cmp	w8, #0x1
  401b18:	b.ne	401b2c <ferror@plt+0x4fc>  // b.any
  401b1c:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401b20:	ldr	x1, [x8, #480]
  401b24:	mov	w0, #0xa                   	// #10
  401b28:	bl	4013a0 <fputc@plt>
  401b2c:	mov	w0, wzr
  401b30:	bl	401340 <exit@plt>
  401b34:	mov	x0, x28
  401b38:	mov	x2, x20
  401b3c:	bl	401f28 <ferror@plt+0x8f8>
  401b40:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401b44:	ldr	x1, [x8, #480]
  401b48:	bl	401330 <fputs@plt>
  401b4c:	mov	w0, wzr
  401b50:	bl	401340 <exit@plt>
  401b54:	stp	x29, x30, [sp, #-32]!
  401b58:	stp	x20, x19, [sp, #16]
  401b5c:	mov	w19, w0
  401b60:	mov	x29, sp
  401b64:	cbnz	w0, 401d18 <ferror@plt+0x6e8>
  401b68:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b6c:	add	x1, x1, #0x760
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	mov	x0, xzr
  401b78:	bl	4015b0 <dcgettext@plt>
  401b7c:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401b80:	ldr	x1, [x8, #504]
  401b84:	mov	x2, x1
  401b88:	bl	4015c0 <printf@plt>
  401b8c:	mov	w0, #0xa                   	// #10
  401b90:	bl	401600 <putchar@plt>
  401b94:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b98:	add	x1, x1, #0x7aa
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	mov	x0, xzr
  401ba4:	bl	4015b0 <dcgettext@plt>
  401ba8:	bl	4015c0 <printf@plt>
  401bac:	mov	w0, #0xa                   	// #10
  401bb0:	bl	401600 <putchar@plt>
  401bb4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bb8:	add	x1, x1, #0x7e5
  401bbc:	mov	w2, #0x5                   	// #5
  401bc0:	mov	x0, xzr
  401bc4:	bl	4015b0 <dcgettext@plt>
  401bc8:	bl	4015c0 <printf@plt>
  401bcc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bd0:	add	x1, x1, #0x82f
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	bl	4015b0 <dcgettext@plt>
  401be0:	bl	4015c0 <printf@plt>
  401be4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401be8:	add	x1, x1, #0x866
  401bec:	mov	w2, #0x5                   	// #5
  401bf0:	mov	x0, xzr
  401bf4:	bl	4015b0 <dcgettext@plt>
  401bf8:	bl	4015c0 <printf@plt>
  401bfc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c00:	add	x1, x1, #0x8ad
  401c04:	mov	w2, #0x5                   	// #5
  401c08:	mov	x0, xzr
  401c0c:	bl	4015b0 <dcgettext@plt>
  401c10:	bl	4015c0 <printf@plt>
  401c14:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c18:	add	x1, x1, #0x8e4
  401c1c:	mov	w2, #0x5                   	// #5
  401c20:	mov	x0, xzr
  401c24:	bl	4015b0 <dcgettext@plt>
  401c28:	bl	4015c0 <printf@plt>
  401c2c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c30:	add	x1, x1, #0x91d
  401c34:	mov	w2, #0x5                   	// #5
  401c38:	mov	x0, xzr
  401c3c:	bl	4015b0 <dcgettext@plt>
  401c40:	bl	4015c0 <printf@plt>
  401c44:	mov	w0, #0xa                   	// #10
  401c48:	bl	401600 <putchar@plt>
  401c4c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c50:	add	x1, x1, #0x999
  401c54:	mov	w2, #0x5                   	// #5
  401c58:	mov	x0, xzr
  401c5c:	bl	4015b0 <dcgettext@plt>
  401c60:	bl	4015c0 <printf@plt>
  401c64:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c68:	add	x1, x1, #0x9ae
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	4015b0 <dcgettext@plt>
  401c78:	bl	4015c0 <printf@plt>
  401c7c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c80:	add	x1, x1, #0x9e6
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	mov	x0, xzr
  401c8c:	bl	4015b0 <dcgettext@plt>
  401c90:	bl	4015c0 <printf@plt>
  401c94:	mov	w0, #0xa                   	// #10
  401c98:	bl	401600 <putchar@plt>
  401c9c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ca0:	add	x1, x1, #0xa28
  401ca4:	mov	w2, #0x5                   	// #5
  401ca8:	mov	x0, xzr
  401cac:	bl	4015b0 <dcgettext@plt>
  401cb0:	mov	x20, x0
  401cb4:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401cb8:	add	x0, x0, #0xc07
  401cbc:	bl	4015f0 <getenv@plt>
  401cc0:	adrp	x8, 404000 <ferror@plt+0x29d0>
  401cc4:	adrp	x9, 404000 <ferror@plt+0x29d0>
  401cc8:	add	x8, x8, #0xc13
  401ccc:	add	x9, x9, #0x591
  401cd0:	cmp	x0, #0x0
  401cd4:	csel	x1, x9, x8, eq  // eq = none
  401cd8:	mov	x0, x20
  401cdc:	bl	4015c0 <printf@plt>
  401ce0:	mov	w0, #0xa                   	// #10
  401ce4:	bl	401600 <putchar@plt>
  401ce8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401cec:	add	x1, x1, #0xc1f
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	mov	x0, xzr
  401cf8:	bl	4015b0 <dcgettext@plt>
  401cfc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d00:	adrp	x2, 404000 <ferror@plt+0x29d0>
  401d04:	add	x1, x1, #0xc5c
  401d08:	add	x2, x2, #0xc86
  401d0c:	bl	4015c0 <printf@plt>
  401d10:	mov	w0, w19
  401d14:	bl	401340 <exit@plt>
  401d18:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401d1c:	ldr	x20, [x8, #456]
  401d20:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d24:	add	x1, x1, #0x739
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	mov	x0, xzr
  401d30:	bl	4015b0 <dcgettext@plt>
  401d34:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401d38:	ldr	x2, [x8, #504]
  401d3c:	mov	x1, x0
  401d40:	mov	x0, x20
  401d44:	bl	401610 <fprintf@plt>
  401d48:	mov	w0, w19
  401d4c:	bl	401340 <exit@plt>
  401d50:	stp	x29, x30, [sp, #-48]!
  401d54:	stp	x20, x19, [sp, #32]
  401d58:	adrp	x19, 404000 <ferror@plt+0x29d0>
  401d5c:	stp	x22, x21, [sp, #16]
  401d60:	mov	x20, x0
  401d64:	add	x19, x19, #0xc9a
  401d68:	mov	x22, x0
  401d6c:	mov	x29, sp
  401d70:	ldrb	w8, [x22]
  401d74:	mov	x21, x22
  401d78:	cmp	w8, #0x5c
  401d7c:	b.eq	401d8c <ferror@plt+0x75c>  // b.none
  401d80:	cbz	w8, 401f08 <ferror@plt+0x8d8>
  401d84:	add	x22, x21, #0x1
  401d88:	b	401d70 <ferror@plt+0x740>
  401d8c:	mov	x22, x21
  401d90:	ldrb	w1, [x22, #1]!
  401d94:	cbz	w1, 401f08 <ferror@plt+0x8d8>
  401d98:	mov	w2, #0x12                  	// #18
  401d9c:	mov	x0, x19
  401da0:	bl	401590 <memchr@plt>
  401da4:	cbz	x0, 401d70 <ferror@plt+0x740>
  401da8:	mov	x0, x20
  401dac:	bl	401320 <strlen@plt>
  401db0:	bl	402a40 <ferror@plt+0x1410>
  401db4:	sub	x2, x21, x20
  401db8:	mov	x1, x20
  401dbc:	mov	x19, x0
  401dc0:	add	x22, x0, x2
  401dc4:	bl	401300 <memcpy@plt>
  401dc8:	adrp	x9, 404000 <ferror@plt+0x29d0>
  401dcc:	mov	w8, #0x5c                  	// #92
  401dd0:	add	x9, x9, #0x45f
  401dd4:	mov	w10, #0x7                   	// #7
  401dd8:	mov	w11, #0x8                   	// #8
  401ddc:	adrp	x12, 416000 <ferror@plt+0x149d0>
  401de0:	mov	w13, #0xc                   	// #12
  401de4:	mov	w14, #0xa                   	// #10
  401de8:	mov	w15, #0xd                   	// #13
  401dec:	mov	w16, #0x9                   	// #9
  401df0:	mov	w17, #0xb                   	// #11
  401df4:	mov	x0, x21
  401df8:	ldrb	w18, [x0, #1]!
  401dfc:	sub	w18, w18, #0x30
  401e00:	cmp	w18, #0x46
  401e04:	b.hi	401e74 <ferror@plt+0x844>  // b.pmore
  401e08:	adr	x1, 401e18 <ferror@plt+0x7e8>
  401e0c:	ldrb	w2, [x9, x18]
  401e10:	add	x1, x1, x2, lsl #2
  401e14:	br	x1
  401e18:	mov	x0, x21
  401e1c:	ldrb	w2, [x0, #2]!
  401e20:	and	w1, w2, #0xf8
  401e24:	cmp	w1, #0x30
  401e28:	b.ne	401e5c <ferror@plt+0x82c>  // b.any
  401e2c:	mov	x0, x21
  401e30:	ldrb	w1, [x0, #3]!
  401e34:	add	w18, w2, w18, lsl #3
  401e38:	sub	w18, w18, #0x30
  401e3c:	and	w2, w1, #0xf8
  401e40:	cmp	w2, #0x30
  401e44:	b.ne	401e68 <ferror@plt+0x838>  // b.any
  401e48:	add	w18, w1, w18, lsl #3
  401e4c:	sub	w18, w18, #0x30
  401e50:	add	x21, x21, #0x4
  401e54:	strb	w18, [x22]
  401e58:	b	401ef4 <ferror@plt+0x8c4>
  401e5c:	mov	x21, x0
  401e60:	strb	w18, [x22]
  401e64:	b	401ef4 <ferror@plt+0x8c4>
  401e68:	mov	x21, x0
  401e6c:	strb	w18, [x22]
  401e70:	b	401ef4 <ferror@plt+0x8c4>
  401e74:	mov	x21, x0
  401e78:	strb	w8, [x22]
  401e7c:	b	401ef4 <ferror@plt+0x8c4>
  401e80:	strb	w8, [x22]
  401e84:	add	x21, x21, #0x2
  401e88:	b	401ef4 <ferror@plt+0x8c4>
  401e8c:	strb	w10, [x22], #1
  401e90:	add	x21, x21, #0x2
  401e94:	b	401ef4 <ferror@plt+0x8c4>
  401e98:	strb	w11, [x22], #1
  401e9c:	add	x21, x21, #0x2
  401ea0:	b	401ef4 <ferror@plt+0x8c4>
  401ea4:	strb	wzr, [x12, #497]
  401ea8:	add	x21, x21, #0x2
  401eac:	b	401ef4 <ferror@plt+0x8c4>
  401eb0:	strb	w13, [x22], #1
  401eb4:	add	x21, x21, #0x2
  401eb8:	b	401ef4 <ferror@plt+0x8c4>
  401ebc:	strb	w14, [x22], #1
  401ec0:	add	x21, x21, #0x2
  401ec4:	b	401ef4 <ferror@plt+0x8c4>
  401ec8:	strb	w15, [x22], #1
  401ecc:	add	x21, x21, #0x2
  401ed0:	b	401ef4 <ferror@plt+0x8c4>
  401ed4:	strb	w16, [x22], #1
  401ed8:	add	x21, x21, #0x2
  401edc:	b	401ef4 <ferror@plt+0x8c4>
  401ee0:	strb	w17, [x22], #1
  401ee4:	add	x21, x21, #0x2
  401ee8:	b	401ef4 <ferror@plt+0x8c4>
  401eec:	add	x21, x21, #0x1
  401ef0:	strb	w18, [x22], #1
  401ef4:	ldrb	w18, [x21]
  401ef8:	cbz	w18, 401f10 <ferror@plt+0x8e0>
  401efc:	cmp	w18, #0x5c
  401f00:	b.ne	401eec <ferror@plt+0x8bc>  // b.any
  401f04:	b	401df4 <ferror@plt+0x7c4>
  401f08:	mov	x19, x20
  401f0c:	b	401f14 <ferror@plt+0x8e4>
  401f10:	strb	wzr, [x22]
  401f14:	mov	x0, x19
  401f18:	ldp	x20, x19, [sp, #32]
  401f1c:	ldp	x22, x21, [sp, #16]
  401f20:	ldp	x29, x30, [sp], #48
  401f24:	ret
  401f28:	stp	x29, x30, [sp, #-80]!
  401f2c:	stp	x22, x21, [sp, #48]
  401f30:	mov	x21, x0
  401f34:	mov	x0, x1
  401f38:	str	x25, [sp, #16]
  401f3c:	stp	x24, x23, [sp, #32]
  401f40:	stp	x20, x19, [sp, #64]
  401f44:	mov	x29, sp
  401f48:	mov	x19, x2
  401f4c:	mov	x20, x1
  401f50:	bl	401320 <strlen@plt>
  401f54:	mov	x22, x0
  401f58:	add	x25, x0, #0x1
  401f5c:	mov	x0, x19
  401f60:	bl	401320 <strlen@plt>
  401f64:	add	x23, x0, #0x1
  401f68:	add	x8, x23, x25
  401f6c:	add	x8, x8, #0xf
  401f70:	and	x8, x8, #0xfffffffffffffff0
  401f74:	mov	x9, sp
  401f78:	sub	x24, x9, x8
  401f7c:	mov	sp, x24
  401f80:	mov	x0, x24
  401f84:	mov	x1, x20
  401f88:	mov	x2, x22
  401f8c:	bl	401300 <memcpy@plt>
  401f90:	mov	w8, #0x4                   	// #4
  401f94:	add	x0, x24, x25
  401f98:	mov	x1, x19
  401f9c:	mov	x2, x23
  401fa0:	strb	w8, [x24, x22]
  401fa4:	bl	401300 <memcpy@plt>
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	mov	x0, x21
  401fb0:	mov	x1, x24
  401fb4:	bl	4015b0 <dcgettext@plt>
  401fb8:	cmp	x0, x24
  401fbc:	csel	x0, x19, x0, eq  // eq = none
  401fc0:	mov	sp, x29
  401fc4:	ldp	x20, x19, [sp, #64]
  401fc8:	ldp	x22, x21, [sp, #48]
  401fcc:	ldp	x24, x23, [sp, #32]
  401fd0:	ldr	x25, [sp, #16]
  401fd4:	ldp	x29, x30, [sp], #80
  401fd8:	ret
  401fdc:	stp	x29, x30, [sp, #-48]!
  401fe0:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401fe4:	ldr	x0, [x8, #480]
  401fe8:	str	x21, [sp, #16]
  401fec:	stp	x20, x19, [sp, #32]
  401ff0:	mov	x29, sp
  401ff4:	bl	4021a0 <ferror@plt+0xb70>
  401ff8:	cbz	w0, 402030 <ferror@plt+0xa00>
  401ffc:	bl	4015e0 <__errno_location@plt>
  402000:	ldr	w19, [x0]
  402004:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402008:	add	x1, x1, #0xcaf
  40200c:	mov	w2, #0x5                   	// #5
  402010:	mov	x0, xzr
  402014:	bl	4015b0 <dcgettext@plt>
  402018:	adrp	x2, 404000 <ferror@plt+0x29d0>
  40201c:	mov	x3, x0
  402020:	add	x2, x2, #0xcac
  402024:	mov	w0, #0x1                   	// #1
  402028:	mov	w1, w19
  40202c:	bl	401350 <error@plt>
  402030:	bl	4015e0 <__errno_location@plt>
  402034:	str	wzr, [x0]
  402038:	adrp	x21, 416000 <ferror@plt+0x149d0>
  40203c:	ldr	x20, [x21, #456]
  402040:	mov	x19, x0
  402044:	mov	x0, x20
  402048:	bl	401630 <ferror@plt>
  40204c:	cbnz	w0, 402084 <ferror@plt+0xa54>
  402050:	mov	x0, x20
  402054:	bl	401570 <fflush@plt>
  402058:	cbnz	w0, 402084 <ferror@plt+0xa54>
  40205c:	ldr	x0, [x21, #456]
  402060:	bl	4013c0 <fclose@plt>
  402064:	cbz	w0, 402074 <ferror@plt+0xa44>
  402068:	ldr	w8, [x19]
  40206c:	cmp	w8, #0x9
  402070:	b.ne	40208c <ferror@plt+0xa5c>  // b.any
  402074:	ldp	x20, x19, [sp, #32]
  402078:	ldr	x21, [sp, #16]
  40207c:	ldp	x29, x30, [sp], #48
  402080:	ret
  402084:	ldr	x0, [x21, #456]
  402088:	bl	4013c0 <fclose@plt>
  40208c:	mov	w0, #0x1                   	// #1
  402090:	bl	401340 <exit@plt>
  402094:	stp	x29, x30, [sp, #-16]!
  402098:	mov	w1, wzr
  40209c:	mov	x29, sp
  4020a0:	bl	4020ac <ferror@plt+0xa7c>
  4020a4:	ldp	x29, x30, [sp], #16
  4020a8:	ret
  4020ac:	stp	x29, x30, [sp, #-48]!
  4020b0:	adrp	x8, 416000 <ferror@plt+0x149d0>
  4020b4:	ldr	x8, [x8, #480]
  4020b8:	str	x21, [sp, #16]
  4020bc:	stp	x20, x19, [sp, #32]
  4020c0:	mov	x20, x0
  4020c4:	cmp	x8, x0
  4020c8:	mov	w21, w1
  4020cc:	mov	x29, sp
  4020d0:	b.ne	4020f0 <ferror@plt+0xac0>  // b.any
  4020d4:	adrp	x8, 416000 <ferror@plt+0x149d0>
  4020d8:	ldrb	w9, [x8, #499]
  4020dc:	tbz	w9, #0, 4020e8 <ferror@plt+0xab8>
  4020e0:	mov	w0, wzr
  4020e4:	b	402164 <ferror@plt+0xb34>
  4020e8:	mov	w9, #0x1                   	// #1
  4020ec:	strb	w9, [x8, #499]
  4020f0:	bl	4015e0 <__errno_location@plt>
  4020f4:	mov	x19, x0
  4020f8:	str	wzr, [x0]
  4020fc:	mov	x0, x20
  402100:	bl	401630 <ferror@plt>
  402104:	cbz	w0, 402138 <ferror@plt+0xb08>
  402108:	mov	x0, x20
  40210c:	bl	401570 <fflush@plt>
  402110:	cbnz	w0, 402148 <ferror@plt+0xb18>
  402114:	mov	x1, x20
  402118:	bl	4013a0 <fputc@plt>
  40211c:	cmn	w0, #0x1
  402120:	b.eq	402148 <ferror@plt+0xb18>  // b.none
  402124:	mov	x0, x20
  402128:	bl	401570 <fflush@plt>
  40212c:	cbnz	w0, 402148 <ferror@plt+0xb18>
  402130:	str	wzr, [x19]
  402134:	b	402148 <ferror@plt+0xb18>
  402138:	tbz	w21, #0, 402174 <ferror@plt+0xb44>
  40213c:	mov	x0, x20
  402140:	bl	401570 <fflush@plt>
  402144:	cbz	w0, 402184 <ferror@plt+0xb54>
  402148:	ldr	w21, [x19]
  40214c:	mov	x0, x20
  402150:	bl	4013c0 <fclose@plt>
  402154:	str	w21, [x19]
  402158:	ldr	w8, [x19]
  40215c:	cmp	w8, #0x20
  402160:	csetm	w0, ne  // ne = any
  402164:	ldp	x20, x19, [sp, #32]
  402168:	ldr	x21, [sp, #16]
  40216c:	ldp	x29, x30, [sp], #48
  402170:	ret
  402174:	mov	x0, x20
  402178:	bl	4013c0 <fclose@plt>
  40217c:	cbnz	w0, 402158 <ferror@plt+0xb28>
  402180:	b	402164 <ferror@plt+0xb34>
  402184:	mov	x0, x20
  402188:	bl	4013c0 <fclose@plt>
  40218c:	cbz	w0, 402164 <ferror@plt+0xb34>
  402190:	ldr	w8, [x19]
  402194:	cmp	w8, #0x9
  402198:	b.eq	4020e0 <ferror@plt+0xab0>  // b.none
  40219c:	b	402158 <ferror@plt+0xb28>
  4021a0:	stp	x29, x30, [sp, #-16]!
  4021a4:	mov	w1, #0x1                   	// #1
  4021a8:	mov	x29, sp
  4021ac:	bl	4020ac <ferror@plt+0xa7c>
  4021b0:	ldp	x29, x30, [sp], #16
  4021b4:	ret
  4021b8:	stp	x29, x30, [sp, #-32]!
  4021bc:	stp	x20, x19, [sp, #16]
  4021c0:	mov	x29, sp
  4021c4:	cbz	x0, 402244 <ferror@plt+0xc14>
  4021c8:	mov	w1, #0x2f                  	// #47
  4021cc:	mov	x19, x0
  4021d0:	bl	401490 <strrchr@plt>
  4021d4:	cmp	x0, #0x0
  4021d8:	csinc	x20, x19, x0, eq  // eq = none
  4021dc:	sub	x8, x20, x19
  4021e0:	cmp	x8, #0x7
  4021e4:	b.lt	402228 <ferror@plt+0xbf8>  // b.tstop
  4021e8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4021ec:	sub	x0, x20, #0x7
  4021f0:	add	x1, x1, #0xcf3
  4021f4:	mov	w2, #0x7                   	// #7
  4021f8:	bl	401410 <strncmp@plt>
  4021fc:	cbnz	w0, 402228 <ferror@plt+0xbf8>
  402200:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402204:	add	x1, x1, #0xcfb
  402208:	mov	w2, #0x3                   	// #3
  40220c:	mov	x0, x20
  402210:	bl	401410 <strncmp@plt>
  402214:	mov	x19, x20
  402218:	cbnz	w0, 402228 <ferror@plt+0xbf8>
  40221c:	add	x19, x20, #0x3
  402220:	adrp	x8, 416000 <ferror@plt+0x149d0>
  402224:	str	x19, [x8, #488]
  402228:	adrp	x8, 416000 <ferror@plt+0x149d0>
  40222c:	adrp	x9, 416000 <ferror@plt+0x149d0>
  402230:	str	x19, [x8, #504]
  402234:	str	x19, [x9, #448]
  402238:	ldp	x20, x19, [sp, #16]
  40223c:	ldp	x29, x30, [sp], #32
  402240:	ret
  402244:	adrp	x8, 416000 <ferror@plt+0x149d0>
  402248:	ldr	x3, [x8, #456]
  40224c:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402250:	add	x0, x0, #0xcbb
  402254:	mov	w1, #0x37                  	// #55
  402258:	mov	w2, #0x1                   	// #1
  40225c:	bl	401560 <fwrite@plt>
  402260:	bl	4014b0 <abort@plt>
  402264:	stp	x29, x30, [sp, #-48]!
  402268:	stp	x20, x19, [sp, #32]
  40226c:	mov	x19, x0
  402270:	mov	w2, #0x5                   	// #5
  402274:	mov	x0, xzr
  402278:	mov	x1, x19
  40227c:	str	x21, [sp, #16]
  402280:	mov	x29, sp
  402284:	bl	4015b0 <dcgettext@plt>
  402288:	cmp	x0, x19
  40228c:	b.eq	4022e4 <ferror@plt+0xcb4>  // b.none
  402290:	mov	x1, x19
  402294:	mov	x20, x0
  402298:	bl	4022f8 <ferror@plt+0xcc8>
  40229c:	tbz	w0, #0, 4022a8 <ferror@plt+0xc78>
  4022a0:	mov	x19, x20
  4022a4:	b	4022e4 <ferror@plt+0xcb4>
  4022a8:	mov	x0, x20
  4022ac:	bl	401320 <strlen@plt>
  4022b0:	mov	x21, x0
  4022b4:	mov	x0, x19
  4022b8:	bl	401320 <strlen@plt>
  4022bc:	add	x8, x21, x0
  4022c0:	add	x0, x8, #0x4
  4022c4:	bl	402a40 <ferror@plt+0x1410>
  4022c8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4022cc:	add	x1, x1, #0xcff
  4022d0:	mov	x2, x20
  4022d4:	mov	x3, x19
  4022d8:	mov	x21, x0
  4022dc:	bl	401380 <sprintf@plt>
  4022e0:	mov	x19, x21
  4022e4:	mov	x0, x19
  4022e8:	ldp	x20, x19, [sp, #32]
  4022ec:	ldr	x21, [sp, #16]
  4022f0:	ldp	x29, x30, [sp], #48
  4022f4:	ret
  4022f8:	sub	sp, sp, #0xc0
  4022fc:	mov	x8, x1
  402300:	stp	x20, x19, [sp, #176]
  402304:	mov	x20, x0
  402308:	mov	w1, #0x2                   	// #2
  40230c:	mov	x0, x8
  402310:	stp	x29, x30, [sp, #128]
  402314:	stp	x24, x23, [sp, #144]
  402318:	stp	x22, x21, [sp, #160]
  40231c:	add	x29, sp, #0x80
  402320:	bl	40278c <ferror@plt+0x115c>
  402324:	mov	x19, x0
  402328:	mov	w22, wzr
  40232c:	b	402338 <ferror@plt+0xd08>
  402330:	mov	w8, #0x2                   	// #2
  402334:	cbnz	w8, 402548 <ferror@plt+0xf18>
  402338:	ldrb	w8, [x20]
  40233c:	cbz	w8, 402548 <ferror@plt+0xf18>
  402340:	mov	x0, x20
  402344:	mov	x1, x19
  402348:	bl	402ea0 <ferror@plt+0x1870>
  40234c:	cbz	x0, 402330 <ferror@plt+0xd00>
  402350:	mov	x21, x0
  402354:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402358:	cmp	x0, #0x2
  40235c:	b.cc	4023b0 <ferror@plt+0xd80>  // b.lo, b.ul, b.last
  402360:	cmp	x20, x21
  402364:	str	x20, [sp, #80]
  402368:	strb	wzr, [sp, #64]
  40236c:	stur	xzr, [sp, #68]
  402370:	strb	wzr, [sp, #76]
  402374:	b.cc	402394 <ferror@plt+0xd64>  // b.lo, b.ul, b.last
  402378:	b	40241c <ferror@plt+0xdec>
  40237c:	ldp	x10, x9, [sp, #80]
  402380:	strb	wzr, [sp, #76]
  402384:	add	x9, x10, x9
  402388:	cmp	x9, x21
  40238c:	str	x9, [sp, #80]
  402390:	b.cs	402408 <ferror@plt+0xdd8>  // b.hs, b.nlast
  402394:	add	x0, sp, #0x40
  402398:	bl	40377c <ferror@plt+0x214c>
  40239c:	ldrb	w8, [sp, #96]
  4023a0:	ldr	w0, [sp, #100]
  4023a4:	cbz	w8, 40237c <ferror@plt+0xd4c>
  4023a8:	cbnz	w0, 40237c <ferror@plt+0xd4c>
  4023ac:	b	40256c <ferror@plt+0xf3c>
  4023b0:	cmp	x20, x21
  4023b4:	b.cs	4023d4 <ferror@plt+0xda4>  // b.hs, b.nlast
  4023b8:	bl	401520 <__ctype_b_loc@plt>
  4023bc:	ldr	x8, [x0]
  4023c0:	ldurb	w9, [x21, #-1]
  4023c4:	ldrh	w8, [x8, x9, lsl #1]
  4023c8:	tst	w8, #0x8
  4023cc:	cset	w23, eq  // eq = none
  4023d0:	b	4023d8 <ferror@plt+0xda8>
  4023d4:	mov	w23, #0x1                   	// #1
  4023d8:	mov	x0, x19
  4023dc:	bl	401320 <strlen@plt>
  4023e0:	ldrb	w24, [x21, x0]
  4023e4:	cbz	x24, 4024f8 <ferror@plt+0xec8>
  4023e8:	bl	401520 <__ctype_b_loc@plt>
  4023ec:	ldr	x8, [x0]
  4023f0:	ldrh	w8, [x8, x24, lsl #1]
  4023f4:	tst	w8, #0x8
  4023f8:	cset	w8, eq  // eq = none
  4023fc:	and	w8, w23, w8
  402400:	tbz	w8, #0, 402514 <ferror@plt+0xee4>
  402404:	b	402504 <ferror@plt+0xed4>
  402408:	cbz	w8, 40241c <ferror@plt+0xdec>
  40240c:	bl	4015a0 <iswalnum@plt>
  402410:	cmp	w0, #0x0
  402414:	cset	w23, eq  // eq = none
  402418:	b	402420 <ferror@plt+0xdf0>
  40241c:	mov	w23, #0x1                   	// #1
  402420:	str	x21, [sp, #80]
  402424:	strb	wzr, [sp, #64]
  402428:	stur	xzr, [sp, #68]
  40242c:	strb	wzr, [sp, #76]
  402430:	str	x19, [sp, #16]
  402434:	strb	wzr, [sp]
  402438:	stur	xzr, [sp, #4]
  40243c:	b	40245c <ferror@plt+0xe2c>
  402440:	ldp	x9, x8, [sp, #80]
  402444:	ldp	x11, x10, [sp, #16]
  402448:	strb	wzr, [sp, #76]
  40244c:	add	x8, x9, x8
  402450:	add	x9, x11, x10
  402454:	str	x8, [sp, #80]
  402458:	str	x9, [sp, #16]
  40245c:	mov	x0, sp
  402460:	strb	wzr, [sp, #12]
  402464:	bl	40377c <ferror@plt+0x214c>
  402468:	ldrb	w8, [sp, #32]
  40246c:	cbz	w8, 402478 <ferror@plt+0xe48>
  402470:	ldr	w8, [sp, #36]
  402474:	cbz	w8, 402494 <ferror@plt+0xe64>
  402478:	add	x0, sp, #0x40
  40247c:	bl	40377c <ferror@plt+0x214c>
  402480:	ldrb	w8, [sp, #96]
  402484:	cbz	w8, 402440 <ferror@plt+0xe10>
  402488:	ldr	w8, [sp, #100]
  40248c:	cbnz	w8, 402440 <ferror@plt+0xe10>
  402490:	b	40256c <ferror@plt+0xf3c>
  402494:	add	x0, sp, #0x40
  402498:	bl	40377c <ferror@plt+0x214c>
  40249c:	ldrb	w9, [sp, #96]
  4024a0:	mov	w8, #0x1                   	// #1
  4024a4:	cbz	w9, 4024bc <ferror@plt+0xe8c>
  4024a8:	ldr	w0, [sp, #100]
  4024ac:	cbz	w0, 4024bc <ferror@plt+0xe8c>
  4024b0:	bl	4015a0 <iswalnum@plt>
  4024b4:	cmp	w0, #0x0
  4024b8:	cset	w8, eq  // eq = none
  4024bc:	and	w8, w23, w8
  4024c0:	tbnz	w8, #0, 402504 <ferror@plt+0xed4>
  4024c4:	add	x0, sp, #0x40
  4024c8:	str	x21, [sp, #80]
  4024cc:	strb	wzr, [sp, #64]
  4024d0:	stur	xzr, [sp, #68]
  4024d4:	strb	wzr, [sp, #76]
  4024d8:	bl	40377c <ferror@plt+0x214c>
  4024dc:	ldrb	w8, [sp, #96]
  4024e0:	cbz	w8, 402530 <ferror@plt+0xf00>
  4024e4:	ldr	w8, [sp, #100]
  4024e8:	cbnz	w8, 402530 <ferror@plt+0xf00>
  4024ec:	mov	w8, #0x2                   	// #2
  4024f0:	cbnz	w8, 402334 <ferror@plt+0xd04>
  4024f4:	b	402540 <ferror@plt+0xf10>
  4024f8:	mov	w8, #0x1                   	// #1
  4024fc:	and	w8, w23, w8
  402500:	tbz	w8, #0, 402514 <ferror@plt+0xee4>
  402504:	mov	w22, #0x1                   	// #1
  402508:	mov	w8, #0x2                   	// #2
  40250c:	cbnz	w8, 402334 <ferror@plt+0xd04>
  402510:	b	402540 <ferror@plt+0xf10>
  402514:	ldrb	w8, [x21], #1
  402518:	cmp	w8, #0x0
  40251c:	cset	w8, eq  // eq = none
  402520:	lsl	w8, w8, #1
  402524:	csel	x20, x20, x21, eq  // eq = none
  402528:	cbnz	w8, 402334 <ferror@plt+0xd04>
  40252c:	b	402540 <ferror@plt+0xf10>
  402530:	ldr	x9, [sp, #88]
  402534:	mov	w8, wzr
  402538:	add	x20, x21, x9
  40253c:	cbnz	wzr, 402334 <ferror@plt+0xd04>
  402540:	mov	w8, wzr
  402544:	b	402334 <ferror@plt+0xd04>
  402548:	mov	x0, x19
  40254c:	bl	401530 <free@plt>
  402550:	and	w0, w22, #0x1
  402554:	ldp	x20, x19, [sp, #176]
  402558:	ldp	x22, x21, [sp, #160]
  40255c:	ldp	x24, x23, [sp, #144]
  402560:	ldp	x29, x30, [sp, #128]
  402564:	add	sp, sp, #0xc0
  402568:	ret
  40256c:	bl	4014b0 <abort@plt>
  402570:	stp	x29, x30, [sp, #-80]!
  402574:	stp	x22, x21, [sp, #48]
  402578:	mov	x22, x0
  40257c:	stp	x20, x19, [sp, #64]
  402580:	mov	x20, x1
  402584:	mov	w2, #0x5                   	// #5
  402588:	mov	x0, xzr
  40258c:	mov	x1, x22
  402590:	stp	x26, x25, [sp, #16]
  402594:	stp	x24, x23, [sp, #32]
  402598:	mov	x29, sp
  40259c:	bl	4015b0 <dcgettext@plt>
  4025a0:	mov	x19, x0
  4025a4:	bl	402c94 <ferror@plt+0x1664>
  4025a8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4025ac:	add	x1, x1, #0xd07
  4025b0:	mov	x21, x0
  4025b4:	bl	402c28 <ferror@plt+0x15f8>
  4025b8:	cbz	w0, 402660 <ferror@plt+0x1030>
  4025bc:	adrp	x24, 404000 <ferror@plt+0x29d0>
  4025c0:	add	x24, x24, #0xd07
  4025c4:	mov	x0, x20
  4025c8:	mov	x1, x24
  4025cc:	mov	x2, x21
  4025d0:	bl	402bec <ferror@plt+0x15bc>
  4025d4:	mov	x23, x0
  4025d8:	mov	x0, x21
  4025dc:	bl	401320 <strlen@plt>
  4025e0:	mov	x25, x0
  4025e4:	add	x0, x0, #0xb
  4025e8:	bl	402a40 <ferror@plt+0x1410>
  4025ec:	mov	x1, x21
  4025f0:	mov	x2, x25
  4025f4:	mov	x26, x0
  4025f8:	bl	401300 <memcpy@plt>
  4025fc:	adrp	x8, 404000 <ferror@plt+0x29d0>
  402600:	add	x8, x8, #0xd0d
  402604:	ldr	x8, [x8]
  402608:	mov	w10, #0x494c                	// #18764
  40260c:	add	x9, x26, x25
  402610:	movk	w10, #0x54, lsl #16
  402614:	mov	x0, x20
  402618:	mov	x1, x24
  40261c:	mov	x2, x26
  402620:	stur	w10, [x9, #7]
  402624:	str	x8, [x9]
  402628:	bl	402bec <ferror@plt+0x15bc>
  40262c:	mov	x20, x0
  402630:	mov	x0, x26
  402634:	bl	401530 <free@plt>
  402638:	cbz	x20, 402658 <ferror@plt+0x1028>
  40263c:	mov	w1, #0x3f                  	// #63
  402640:	mov	x0, x20
  402644:	bl	401550 <strchr@plt>
  402648:	cbz	x0, 402670 <ferror@plt+0x1040>
  40264c:	mov	x0, x20
  402650:	bl	401530 <free@plt>
  402654:	mov	x20, xzr
  402658:	mov	x21, xzr
  40265c:	b	402674 <ferror@plt+0x1044>
  402660:	mov	x21, xzr
  402664:	mov	x24, xzr
  402668:	mov	x23, x20
  40266c:	b	402678 <ferror@plt+0x1048>
  402670:	mov	x21, x20
  402674:	mov	x24, x23
  402678:	cmp	x20, #0x0
  40267c:	csel	x8, x22, x20, eq  // eq = none
  402680:	cmp	x23, #0x0
  402684:	mov	x0, x19
  402688:	mov	x1, x22
  40268c:	csel	x25, x23, x8, ne  // ne = any
  402690:	bl	4014f0 <strcmp@plt>
  402694:	cbz	w0, 4026ec <ferror@plt+0x10bc>
  402698:	mov	x0, x19
  40269c:	mov	x1, x22
  4026a0:	bl	4022f8 <ferror@plt+0xcc8>
  4026a4:	tbnz	w0, #0, 4026d0 <ferror@plt+0x10a0>
  4026a8:	cbz	x23, 4026bc <ferror@plt+0x108c>
  4026ac:	mov	x0, x19
  4026b0:	mov	x1, x23
  4026b4:	bl	4022f8 <ferror@plt+0xcc8>
  4026b8:	tbnz	w0, #0, 4026d0 <ferror@plt+0x10a0>
  4026bc:	cbz	x20, 40271c <ferror@plt+0x10ec>
  4026c0:	mov	x0, x19
  4026c4:	mov	x1, x20
  4026c8:	bl	4022f8 <ferror@plt+0xcc8>
  4026cc:	tbz	w0, #0, 40271c <ferror@plt+0x10ec>
  4026d0:	cbz	x24, 4026dc <ferror@plt+0x10ac>
  4026d4:	mov	x0, x24
  4026d8:	bl	401530 <free@plt>
  4026dc:	cbz	x21, 402770 <ferror@plt+0x1140>
  4026e0:	mov	x0, x21
  4026e4:	bl	401530 <free@plt>
  4026e8:	b	402770 <ferror@plt+0x1140>
  4026ec:	cbz	x24, 402700 <ferror@plt+0x10d0>
  4026f0:	cmp	x24, x25
  4026f4:	b.eq	402700 <ferror@plt+0x10d0>  // b.none
  4026f8:	mov	x0, x24
  4026fc:	bl	401530 <free@plt>
  402700:	cbz	x21, 402714 <ferror@plt+0x10e4>
  402704:	cmp	x21, x25
  402708:	b.eq	402714 <ferror@plt+0x10e4>  // b.none
  40270c:	mov	x0, x21
  402710:	bl	401530 <free@plt>
  402714:	mov	x19, x25
  402718:	b	402770 <ferror@plt+0x1140>
  40271c:	mov	x0, x19
  402720:	bl	401320 <strlen@plt>
  402724:	mov	x20, x0
  402728:	mov	x0, x25
  40272c:	bl	401320 <strlen@plt>
  402730:	add	x8, x20, x0
  402734:	add	x0, x8, #0x4
  402738:	bl	402a40 <ferror@plt+0x1410>
  40273c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402740:	add	x1, x1, #0xcff
  402744:	mov	x2, x19
  402748:	mov	x3, x25
  40274c:	mov	x20, x0
  402750:	bl	401380 <sprintf@plt>
  402754:	cbz	x24, 402760 <ferror@plt+0x1130>
  402758:	mov	x0, x24
  40275c:	bl	401530 <free@plt>
  402760:	cbz	x21, 40276c <ferror@plt+0x113c>
  402764:	mov	x0, x21
  402768:	bl	401530 <free@plt>
  40276c:	mov	x19, x20
  402770:	mov	x0, x19
  402774:	ldp	x20, x19, [sp, #64]
  402778:	ldp	x22, x21, [sp, #48]
  40277c:	ldp	x24, x23, [sp, #32]
  402780:	ldp	x26, x25, [sp, #16]
  402784:	ldp	x29, x30, [sp], #80
  402788:	ret
  40278c:	sub	sp, sp, #0x80
  402790:	stp	x29, x30, [sp, #80]
  402794:	stp	x22, x21, [sp, #96]
  402798:	stp	x20, x19, [sp, #112]
  40279c:	add	x29, sp, #0x50
  4027a0:	mov	w20, w1
  4027a4:	bl	401480 <strdup@plt>
  4027a8:	cbz	x0, 4029fc <ferror@plt+0x13cc>
  4027ac:	mov	x19, x0
  4027b0:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4027b4:	cmp	x0, #0x2
  4027b8:	b.cc	40295c <ferror@plt+0x132c>  // b.lo, b.ul, b.last
  4027bc:	cbz	w20, 402848 <ferror@plt+0x1218>
  4027c0:	mov	x0, x19
  4027c4:	str	x19, [sp, #32]
  4027c8:	bl	401320 <strlen@plt>
  4027cc:	ldr	x9, [sp, #32]
  4027d0:	add	x8, x19, x0
  4027d4:	str	x8, [sp, #8]
  4027d8:	strb	wzr, [sp, #16]
  4027dc:	cmp	x9, x8
  4027e0:	stur	xzr, [sp, #20]
  4027e4:	strb	wzr, [sp, #28]
  4027e8:	b.cs	402824 <ferror@plt+0x11f4>  // b.hs, b.nlast
  4027ec:	add	x0, sp, #0x8
  4027f0:	bl	402cd0 <ferror@plt+0x16a0>
  4027f4:	ldrb	w8, [sp, #48]
  4027f8:	cbz	w8, 402824 <ferror@plt+0x11f4>
  4027fc:	ldr	w0, [sp, #52]
  402800:	bl	4013d0 <iswspace@plt>
  402804:	cbz	w0, 402824 <ferror@plt+0x11f4>
  402808:	ldp	x9, x8, [sp, #32]
  40280c:	ldr	x10, [sp, #8]
  402810:	add	x8, x9, x8
  402814:	str	x8, [sp, #32]
  402818:	cmp	x8, x10
  40281c:	strb	wzr, [sp, #28]
  402820:	b.cc	4027ec <ferror@plt+0x11bc>  // b.lo, b.ul, b.last
  402824:	ldr	x21, [sp, #32]
  402828:	mov	x0, x21
  40282c:	bl	401320 <strlen@plt>
  402830:	add	x2, x0, #0x1
  402834:	mov	x0, x19
  402838:	mov	x1, x21
  40283c:	bl	401310 <memmove@plt>
  402840:	cmp	w20, #0x1
  402844:	b.eq	4029e4 <ferror@plt+0x13b4>  // b.none
  402848:	mov	x0, x19
  40284c:	str	x19, [sp, #32]
  402850:	bl	401320 <strlen@plt>
  402854:	ldr	x9, [sp, #32]
  402858:	add	x8, x19, x0
  40285c:	mov	w21, wzr
  402860:	str	x8, [sp, #8]
  402864:	cmp	x9, x8
  402868:	strb	wzr, [sp, #16]
  40286c:	stur	xzr, [sp, #20]
  402870:	strb	wzr, [sp, #28]
  402874:	b.cc	4028a8 <ferror@plt+0x1278>  // b.lo, b.ul, b.last
  402878:	cmp	w21, #0x2
  40287c:	b.ne	4029e4 <ferror@plt+0x13b4>  // b.any
  402880:	strb	wzr, [x20]
  402884:	b	4029e4 <ferror@plt+0x13b4>
  402888:	mov	w21, #0x1                   	// #1
  40288c:	ldp	x9, x8, [sp, #32]
  402890:	ldr	x10, [sp, #8]
  402894:	strb	wzr, [sp, #28]
  402898:	add	x8, x9, x8
  40289c:	cmp	x8, x10
  4028a0:	str	x8, [sp, #32]
  4028a4:	b.cs	402878 <ferror@plt+0x1248>  // b.hs, b.nlast
  4028a8:	add	x0, sp, #0x8
  4028ac:	bl	402cd0 <ferror@plt+0x16a0>
  4028b0:	cmp	w21, #0x2
  4028b4:	b.eq	402940 <ferror@plt+0x1310>  // b.none
  4028b8:	cmp	w21, #0x1
  4028bc:	b.eq	402904 <ferror@plt+0x12d4>  // b.none
  4028c0:	cbnz	w21, 402888 <ferror@plt+0x1258>
  4028c4:	ldrb	w8, [sp, #48]
  4028c8:	cbz	w8, 4028e0 <ferror@plt+0x12b0>
  4028cc:	ldr	w0, [sp, #52]
  4028d0:	bl	4013d0 <iswspace@plt>
  4028d4:	cbz	w0, 4028e0 <ferror@plt+0x12b0>
  4028d8:	mov	w21, wzr
  4028dc:	b	40288c <ferror@plt+0x125c>
  4028e0:	ldrb	w8, [sp, #48]
  4028e4:	cbz	w8, 402888 <ferror@plt+0x1258>
  4028e8:	ldr	w0, [sp, #52]
  4028ec:	bl	4013d0 <iswspace@plt>
  4028f0:	cbz	w0, 402888 <ferror@plt+0x1258>
  4028f4:	cmp	w21, #0x2
  4028f8:	b.eq	402940 <ferror@plt+0x1310>  // b.none
  4028fc:	cmp	w21, #0x1
  402900:	b.ne	402888 <ferror@plt+0x1258>  // b.any
  402904:	ldrb	w8, [sp, #48]
  402908:	cbz	w8, 402888 <ferror@plt+0x1258>
  40290c:	ldr	w0, [sp, #52]
  402910:	bl	4013d0 <iswspace@plt>
  402914:	cbz	w0, 402888 <ferror@plt+0x1258>
  402918:	ldrb	w8, [sp, #48]
  40291c:	cbz	w8, 402938 <ferror@plt+0x1308>
  402920:	ldr	w0, [sp, #52]
  402924:	bl	4013d0 <iswspace@plt>
  402928:	cbz	w0, 402938 <ferror@plt+0x1308>
  40292c:	ldr	x20, [sp, #32]
  402930:	mov	w21, #0x2                   	// #2
  402934:	b	40288c <ferror@plt+0x125c>
  402938:	cmp	w21, #0x2
  40293c:	b.ne	402888 <ferror@plt+0x1258>  // b.any
  402940:	ldrb	w8, [sp, #48]
  402944:	cbz	w8, 402888 <ferror@plt+0x1258>
  402948:	ldr	w0, [sp, #52]
  40294c:	bl	4013d0 <iswspace@plt>
  402950:	cbz	w0, 402888 <ferror@plt+0x1258>
  402954:	mov	w21, #0x2                   	// #2
  402958:	b	40288c <ferror@plt+0x125c>
  40295c:	cbz	w20, 4029ac <ferror@plt+0x137c>
  402960:	ldrb	w22, [x19]
  402964:	mov	x21, x19
  402968:	cbz	w22, 40298c <ferror@plt+0x135c>
  40296c:	bl	401520 <__ctype_b_loc@plt>
  402970:	ldr	x8, [x0]
  402974:	mov	x21, x19
  402978:	and	x9, x22, #0xff
  40297c:	ldrh	w9, [x8, x9, lsl #1]
  402980:	tbz	w9, #13, 40298c <ferror@plt+0x135c>
  402984:	ldrb	w22, [x21, #1]!
  402988:	cbnz	w22, 402978 <ferror@plt+0x1348>
  40298c:	mov	x0, x21
  402990:	bl	401320 <strlen@plt>
  402994:	add	x2, x0, #0x1
  402998:	mov	x0, x19
  40299c:	mov	x1, x21
  4029a0:	bl	401310 <memmove@plt>
  4029a4:	cmp	w20, #0x1
  4029a8:	b.eq	4029e4 <ferror@plt+0x13b4>  // b.none
  4029ac:	mov	x0, x19
  4029b0:	bl	401320 <strlen@plt>
  4029b4:	add	x8, x19, x0
  4029b8:	sub	x20, x8, #0x1
  4029bc:	cmp	x20, x19
  4029c0:	b.cc	4029e4 <ferror@plt+0x13b4>  // b.lo, b.ul, b.last
  4029c4:	bl	401520 <__ctype_b_loc@plt>
  4029c8:	ldr	x8, [x0]
  4029cc:	ldrb	w9, [x20]
  4029d0:	ldrh	w8, [x8, x9, lsl #1]
  4029d4:	tbz	w8, #13, 4029e4 <ferror@plt+0x13b4>
  4029d8:	strb	wzr, [x20], #-1
  4029dc:	cmp	x20, x19
  4029e0:	b.cs	4029c8 <ferror@plt+0x1398>  // b.hs, b.nlast
  4029e4:	mov	x0, x19
  4029e8:	ldp	x20, x19, [sp, #112]
  4029ec:	ldp	x22, x21, [sp, #96]
  4029f0:	ldp	x29, x30, [sp, #80]
  4029f4:	add	sp, sp, #0x80
  4029f8:	ret
  4029fc:	bl	402a00 <ferror@plt+0x13d0>
  402a00:	stp	x29, x30, [sp, #-32]!
  402a04:	adrp	x8, 416000 <ferror@plt+0x149d0>
  402a08:	str	x19, [sp, #16]
  402a0c:	ldr	w19, [x8, #440]
  402a10:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402a14:	add	x1, x1, #0xdcd
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, xzr
  402a20:	mov	x29, sp
  402a24:	bl	4015b0 <dcgettext@plt>
  402a28:	mov	x2, x0
  402a2c:	mov	w0, w19
  402a30:	mov	w1, wzr
  402a34:	bl	401350 <error@plt>
  402a38:	mov	w0, #0x1                   	// #1
  402a3c:	bl	401340 <exit@plt>
  402a40:	stp	x29, x30, [sp, #-32]!
  402a44:	str	x19, [sp, #16]
  402a48:	mov	x29, sp
  402a4c:	mov	x19, x0
  402a50:	bl	4013f0 <malloc@plt>
  402a54:	cbnz	x0, 402a60 <ferror@plt+0x1430>
  402a58:	mov	x0, x19
  402a5c:	bl	402a6c <ferror@plt+0x143c>
  402a60:	ldr	x19, [sp, #16]
  402a64:	ldp	x29, x30, [sp], #32
  402a68:	ret
  402a6c:	stp	x29, x30, [sp, #-16]!
  402a70:	mov	x29, sp
  402a74:	cbz	x0, 402a88 <ferror@plt+0x1458>
  402a78:	mov	x0, xzr
  402a7c:	cbz	x0, 402a94 <ferror@plt+0x1464>
  402a80:	ldp	x29, x30, [sp], #16
  402a84:	ret
  402a88:	mov	w0, #0x1                   	// #1
  402a8c:	bl	4013f0 <malloc@plt>
  402a90:	cbnz	x0, 402a80 <ferror@plt+0x1450>
  402a94:	bl	402a00 <ferror@plt+0x13d0>
  402a98:	stp	x29, x30, [sp, #-32]!
  402a9c:	umulh	x8, x1, x0
  402aa0:	str	x19, [sp, #16]
  402aa4:	mov	x29, sp
  402aa8:	cbnz	x8, 402ad0 <ferror@plt+0x14a0>
  402aac:	mul	x19, x1, x0
  402ab0:	mov	x0, x19
  402ab4:	bl	4013f0 <malloc@plt>
  402ab8:	cbnz	x0, 402ac4 <ferror@plt+0x1494>
  402abc:	mov	x0, x19
  402ac0:	bl	402a6c <ferror@plt+0x143c>
  402ac4:	ldr	x19, [sp, #16]
  402ac8:	ldp	x29, x30, [sp], #32
  402acc:	ret
  402ad0:	bl	402a00 <ferror@plt+0x13d0>
  402ad4:	stp	x29, x30, [sp, #-32]!
  402ad8:	stp	x20, x19, [sp, #16]
  402adc:	mov	x29, sp
  402ae0:	mov	x19, x0
  402ae4:	bl	402a40 <ferror@plt+0x1410>
  402ae8:	mov	w1, wzr
  402aec:	mov	x2, x19
  402af0:	mov	x20, x0
  402af4:	bl	401440 <memset@plt>
  402af8:	mov	x0, x20
  402afc:	ldp	x20, x19, [sp, #16]
  402b00:	ldp	x29, x30, [sp], #32
  402b04:	ret
  402b08:	stp	x29, x30, [sp, #-32]!
  402b0c:	str	x19, [sp, #16]
  402b10:	mov	x29, sp
  402b14:	mov	x19, x0
  402b18:	bl	401450 <calloc@plt>
  402b1c:	cbnz	x0, 402b28 <ferror@plt+0x14f8>
  402b20:	mov	x0, x19
  402b24:	bl	402a6c <ferror@plt+0x143c>
  402b28:	ldr	x19, [sp, #16]
  402b2c:	ldp	x29, x30, [sp], #32
  402b30:	ret
  402b34:	stp	x29, x30, [sp, #-32]!
  402b38:	str	x19, [sp, #16]
  402b3c:	mov	x19, x1
  402b40:	mov	x29, sp
  402b44:	cbz	x0, 402b60 <ferror@plt+0x1530>
  402b48:	mov	x1, x19
  402b4c:	bl	401470 <realloc@plt>
  402b50:	cbnz	x0, 402b68 <ferror@plt+0x1538>
  402b54:	mov	x0, x19
  402b58:	bl	402a6c <ferror@plt+0x143c>
  402b5c:	b	402b68 <ferror@plt+0x1538>
  402b60:	mov	x0, x19
  402b64:	bl	402a40 <ferror@plt+0x1410>
  402b68:	ldr	x19, [sp, #16]
  402b6c:	ldp	x29, x30, [sp], #32
  402b70:	ret
  402b74:	stp	x29, x30, [sp, #-32]!
  402b78:	str	x19, [sp, #16]
  402b7c:	mov	x29, sp
  402b80:	bl	403948 <ferror@plt+0x2318>
  402b84:	mov	w19, w0
  402b88:	tbz	w0, #31, 402b9c <ferror@plt+0x156c>
  402b8c:	bl	4015e0 <__errno_location@plt>
  402b90:	ldr	w8, [x0]
  402b94:	cmp	w8, #0xc
  402b98:	b.eq	402bac <ferror@plt+0x157c>  // b.none
  402b9c:	mov	w0, w19
  402ba0:	ldr	x19, [sp, #16]
  402ba4:	ldp	x29, x30, [sp], #32
  402ba8:	ret
  402bac:	bl	402a00 <ferror@plt+0x13d0>
  402bb0:	stp	x29, x30, [sp, #-32]!
  402bb4:	str	x19, [sp, #16]
  402bb8:	mov	x29, sp
  402bbc:	bl	403bc0 <ferror@plt+0x2590>
  402bc0:	mov	x19, x0
  402bc4:	cbnz	x0, 402bd8 <ferror@plt+0x15a8>
  402bc8:	bl	4015e0 <__errno_location@plt>
  402bcc:	ldr	w8, [x0]
  402bd0:	cmp	w8, #0xc
  402bd4:	b.eq	402be8 <ferror@plt+0x15b8>  // b.none
  402bd8:	mov	x0, x19
  402bdc:	ldr	x19, [sp, #16]
  402be0:	ldp	x29, x30, [sp], #32
  402be4:	ret
  402be8:	bl	402a00 <ferror@plt+0x13d0>
  402bec:	stp	x29, x30, [sp, #-32]!
  402bf0:	str	x19, [sp, #16]
  402bf4:	mov	x29, sp
  402bf8:	bl	403e0c <ferror@plt+0x27dc>
  402bfc:	mov	x19, x0
  402c00:	cbnz	x0, 402c14 <ferror@plt+0x15e4>
  402c04:	bl	4015e0 <__errno_location@plt>
  402c08:	ldr	w8, [x0]
  402c0c:	cmp	w8, #0xc
  402c10:	b.eq	402c24 <ferror@plt+0x15f4>  // b.none
  402c14:	mov	x0, x19
  402c18:	ldr	x19, [sp, #16]
  402c1c:	ldp	x29, x30, [sp], #32
  402c20:	ret
  402c24:	bl	402a00 <ferror@plt+0x13d0>
  402c28:	stp	x29, x30, [sp, #-48]!
  402c2c:	cmp	x0, x1
  402c30:	str	x21, [sp, #16]
  402c34:	stp	x20, x19, [sp, #32]
  402c38:	mov	x29, sp
  402c3c:	b.eq	402c80 <ferror@plt+0x1650>  // b.none
  402c40:	mov	x19, x1
  402c44:	mov	x20, x0
  402c48:	ldrb	w0, [x20]
  402c4c:	bl	404110 <ferror@plt+0x2ae0>
  402c50:	ldrb	w8, [x19]
  402c54:	mov	w21, w0
  402c58:	mov	w0, w8
  402c5c:	bl	404110 <ferror@plt+0x2ae0>
  402c60:	ands	w8, w21, #0xff
  402c64:	b.eq	402c78 <ferror@plt+0x1648>  // b.none
  402c68:	add	x20, x20, #0x1
  402c6c:	cmp	w8, w0, uxtb
  402c70:	add	x19, x19, #0x1
  402c74:	b.eq	402c48 <ferror@plt+0x1618>  // b.none
  402c78:	sub	w0, w8, w0, uxtb
  402c7c:	b	402c84 <ferror@plt+0x1654>
  402c80:	mov	w0, wzr
  402c84:	ldp	x20, x19, [sp, #32]
  402c88:	ldr	x21, [sp, #16]
  402c8c:	ldp	x29, x30, [sp], #48
  402c90:	ret
  402c94:	stp	x29, x30, [sp, #-16]!
  402c98:	mov	w0, #0xe                   	// #14
  402c9c:	mov	x29, sp
  402ca0:	bl	4013e0 <nl_langinfo@plt>
  402ca4:	adrp	x8, 404000 <ferror@plt+0x29d0>
  402ca8:	add	x8, x8, #0x91c
  402cac:	cmp	x0, #0x0
  402cb0:	csel	x8, x8, x0, eq  // eq = none
  402cb4:	ldrb	w9, [x8]
  402cb8:	adrp	x10, 404000 <ferror@plt+0x29d0>
  402cbc:	add	x10, x10, #0xdde
  402cc0:	cmp	w9, #0x0
  402cc4:	csel	x0, x10, x8, eq  // eq = none
  402cc8:	ldp	x29, x30, [sp], #16
  402ccc:	ret
  402cd0:	stp	x29, x30, [sp, #-48]!
  402cd4:	stp	x20, x19, [sp, #32]
  402cd8:	ldrb	w8, [x0, #20]
  402cdc:	str	x21, [sp, #16]
  402ce0:	mov	x29, sp
  402ce4:	cbnz	w8, 402dc8 <ferror@plt+0x1798>
  402ce8:	ldrb	w8, [x0, #8]
  402cec:	mov	x19, x0
  402cf0:	cbnz	w8, 402d34 <ferror@plt+0x1704>
  402cf4:	ldr	x8, [x19, #24]
  402cf8:	ldrb	w0, [x8]
  402cfc:	bl	4042ac <ferror@plt+0x2c7c>
  402d00:	tbz	w0, #0, 402d20 <ferror@plt+0x16f0>
  402d04:	ldr	x8, [x19, #24]
  402d08:	mov	w9, #0x1                   	// #1
  402d0c:	str	x9, [x19, #32]
  402d10:	ldrb	w8, [x8]
  402d14:	strb	w9, [x19, #40]
  402d18:	str	w8, [x19, #44]
  402d1c:	b	402dc0 <ferror@plt+0x1790>
  402d20:	add	x0, x19, #0xc
  402d24:	bl	4014c0 <mbsinit@plt>
  402d28:	cbz	w0, 402dd8 <ferror@plt+0x17a8>
  402d2c:	mov	w8, #0x1                   	// #1
  402d30:	strb	w8, [x19, #8]
  402d34:	ldr	x1, [x19, #24]
  402d38:	ldr	x8, [x19]
  402d3c:	add	x21, x19, #0x2c
  402d40:	add	x20, x19, #0xc
  402d44:	mov	x0, x21
  402d48:	sub	x2, x8, x1
  402d4c:	mov	x3, x20
  402d50:	bl	403f24 <ferror@plt+0x28f4>
  402d54:	cmn	x0, #0x2
  402d58:	str	x0, [x19, #32]
  402d5c:	b.eq	402dac <ferror@plt+0x177c>  // b.none
  402d60:	cbz	x0, 402d74 <ferror@plt+0x1744>
  402d64:	cmn	x0, #0x1
  402d68:	b.ne	402d90 <ferror@plt+0x1760>  // b.any
  402d6c:	mov	w8, #0x1                   	// #1
  402d70:	b	402db8 <ferror@plt+0x1788>
  402d74:	ldr	x8, [x19, #24]
  402d78:	mov	w9, #0x1                   	// #1
  402d7c:	str	x9, [x19, #32]
  402d80:	ldrb	w8, [x8]
  402d84:	cbnz	w8, 402df8 <ferror@plt+0x17c8>
  402d88:	ldr	w8, [x21]
  402d8c:	cbnz	w8, 402e18 <ferror@plt+0x17e8>
  402d90:	mov	w8, #0x1                   	// #1
  402d94:	mov	x0, x20
  402d98:	strb	w8, [x19, #40]
  402d9c:	bl	4014c0 <mbsinit@plt>
  402da0:	cbz	w0, 402dc0 <ferror@plt+0x1790>
  402da4:	strb	wzr, [x19, #8]
  402da8:	b	402dc0 <ferror@plt+0x1790>
  402dac:	ldr	x8, [x19]
  402db0:	ldr	x9, [x19, #24]
  402db4:	sub	x8, x8, x9
  402db8:	str	x8, [x19, #32]
  402dbc:	strb	wzr, [x19, #40]
  402dc0:	mov	w8, #0x1                   	// #1
  402dc4:	strb	w8, [x19, #20]
  402dc8:	ldp	x20, x19, [sp, #32]
  402dcc:	ldr	x21, [sp, #16]
  402dd0:	ldp	x29, x30, [sp], #48
  402dd4:	ret
  402dd8:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402ddc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402de0:	adrp	x3, 404000 <ferror@plt+0x29d0>
  402de4:	add	x0, x0, #0xd18
  402de8:	add	x1, x1, #0xd94
  402dec:	add	x3, x3, #0xd9f
  402df0:	mov	w2, #0x8e                  	// #142
  402df4:	bl	4015d0 <__assert_fail@plt>
  402df8:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402dfc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402e00:	adrp	x3, 404000 <ferror@plt+0x29d0>
  402e04:	add	x0, x0, #0xd6b
  402e08:	add	x1, x1, #0xd94
  402e0c:	add	x3, x3, #0xd9f
  402e10:	mov	w2, #0xa9                  	// #169
  402e14:	bl	4015d0 <__assert_fail@plt>
  402e18:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402e1c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402e20:	adrp	x3, 404000 <ferror@plt+0x29d0>
  402e24:	add	x0, x0, #0xd82
  402e28:	add	x1, x1, #0xd94
  402e2c:	add	x3, x3, #0xd9f
  402e30:	mov	w2, #0xaa                  	// #170
  402e34:	bl	4015d0 <__assert_fail@plt>
  402e38:	ldr	x8, [x0, #24]
  402e3c:	ldr	x9, [x0]
  402e40:	add	x8, x8, x1
  402e44:	add	x9, x9, x1
  402e48:	str	x8, [x0, #24]
  402e4c:	str	x9, [x0]
  402e50:	ret
  402e54:	stp	x29, x30, [sp, #-16]!
  402e58:	ldr	x8, [x1]
  402e5c:	mov	x29, sp
  402e60:	str	x8, [x0]
  402e64:	ldrb	w8, [x1, #8]
  402e68:	strb	w8, [x0, #8]
  402e6c:	cbz	w8, 402e7c <ferror@plt+0x184c>
  402e70:	ldur	x8, [x1, #12]
  402e74:	stur	x8, [x0, #12]
  402e78:	b	402e80 <ferror@plt+0x1850>
  402e7c:	stur	xzr, [x0, #12]
  402e80:	ldrb	w9, [x1, #20]
  402e84:	add	x8, x0, #0x18
  402e88:	add	x1, x1, #0x18
  402e8c:	strb	w9, [x0, #20]
  402e90:	mov	x0, x8
  402e94:	bl	404248 <ferror@plt+0x2c18>
  402e98:	ldp	x29, x30, [sp], #16
  402e9c:	ret
  402ea0:	sub	sp, sp, #0x1a0
  402ea4:	stp	x29, x30, [sp, #320]
  402ea8:	stp	x28, x27, [sp, #336]
  402eac:	stp	x26, x25, [sp, #352]
  402eb0:	stp	x24, x23, [sp, #368]
  402eb4:	stp	x22, x21, [sp, #384]
  402eb8:	stp	x20, x19, [sp, #400]
  402ebc:	add	x29, sp, #0x140
  402ec0:	mov	x20, x1
  402ec4:	mov	x19, x0
  402ec8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402ecc:	cmp	x0, #0x2
  402ed0:	b.cc	403180 <ferror@plt+0x1b50>  // b.lo, b.ul, b.last
  402ed4:	add	x21, sp, #0x80
  402ed8:	sub	x0, x29, #0x40
  402edc:	stur	x20, [x29, #-48]
  402ee0:	sturb	wzr, [x29, #-64]
  402ee4:	stur	xzr, [x21, #132]
  402ee8:	sturb	wzr, [x29, #-52]
  402eec:	bl	40377c <ferror@plt+0x214c>
  402ef0:	ldurb	w8, [x29, #-32]
  402ef4:	cbz	w8, 402f00 <ferror@plt+0x18d0>
  402ef8:	ldur	w8, [x29, #-28]
  402efc:	cbz	w8, 403294 <ferror@plt+0x1c64>
  402f00:	add	x0, sp, #0x80
  402f04:	stur	x20, [x29, #-112]
  402f08:	sturb	wzr, [x29, #-128]
  402f0c:	stur	xzr, [x21, #68]
  402f10:	sturb	wzr, [x29, #-116]
  402f14:	str	x19, [sp, #144]
  402f18:	strb	wzr, [sp, #128]
  402f1c:	stur	xzr, [x21, #4]
  402f20:	strb	wzr, [sp, #140]
  402f24:	bl	40377c <ferror@plt+0x214c>
  402f28:	ldrb	w8, [sp, #160]
  402f2c:	cbz	w8, 402f3c <ferror@plt+0x190c>
  402f30:	ldr	w8, [sp, #164]
  402f34:	mov	x24, xzr
  402f38:	cbz	w8, 403290 <ferror@plt+0x1c60>
  402f3c:	mov	x25, xzr
  402f40:	mov	x21, xzr
  402f44:	mov	x22, xzr
  402f48:	mov	w23, #0x1                   	// #1
  402f4c:	add	x8, x22, x22, lsl #2
  402f50:	cmp	x21, x8
  402f54:	b.cc	402ff4 <ferror@plt+0x19c4>  // b.lo, b.ul, b.last
  402f58:	tbz	w23, #0, 402ff4 <ferror@plt+0x19c4>
  402f5c:	cmp	x22, #0xa
  402f60:	b.cc	402ff4 <ferror@plt+0x19c4>  // b.lo, b.ul, b.last
  402f64:	cmp	x21, x25
  402f68:	b.eq	402fa4 <ferror@plt+0x1974>  // b.none
  402f6c:	sub	x25, x25, x21
  402f70:	b	402f8c <ferror@plt+0x195c>
  402f74:	ldp	x9, x8, [x29, #-112]
  402f78:	adds	x25, x25, #0x1
  402f7c:	sturb	wzr, [x29, #-116]
  402f80:	add	x8, x9, x8
  402f84:	stur	x8, [x29, #-112]
  402f88:	b.cs	402fa4 <ferror@plt+0x1974>  // b.hs, b.nlast
  402f8c:	sub	x0, x29, #0x80
  402f90:	bl	40377c <ferror@plt+0x214c>
  402f94:	ldurb	w8, [x29, #-96]
  402f98:	cbz	w8, 402f74 <ferror@plt+0x1944>
  402f9c:	ldur	w8, [x29, #-92]
  402fa0:	cbnz	w8, 402f74 <ferror@plt+0x1944>
  402fa4:	sub	x0, x29, #0x80
  402fa8:	bl	40377c <ferror@plt+0x214c>
  402fac:	ldurb	w8, [x29, #-96]
  402fb0:	cbz	w8, 402fe8 <ferror@plt+0x19b8>
  402fb4:	ldur	w8, [x29, #-92]
  402fb8:	cbnz	w8, 402fe8 <ferror@plt+0x19b8>
  402fbc:	add	x2, sp, #0x40
  402fc0:	mov	x0, x19
  402fc4:	mov	x1, x20
  402fc8:	bl	4032c0 <ferror@plt+0x1c90>
  402fcc:	ldr	x8, [sp, #64]
  402fd0:	tst	w0, #0x1
  402fd4:	and	w23, w23, w0
  402fd8:	csel	x24, x8, x24, ne  // ne = any
  402fdc:	tbz	w0, #0, 402fe8 <ferror@plt+0x19b8>
  402fe0:	and	w8, w0, #0x1
  402fe4:	b	402fec <ferror@plt+0x19bc>
  402fe8:	mov	w8, wzr
  402fec:	mov	x25, x21
  402ff0:	cbnz	w8, 403290 <ferror@plt+0x1c60>
  402ff4:	ldrb	w8, [sp, #160]
  402ff8:	add	x21, x21, #0x1
  402ffc:	cbz	w8, 40301c <ferror@plt+0x19ec>
  403000:	ldurb	w8, [x29, #-32]
  403004:	cbz	w8, 40301c <ferror@plt+0x19ec>
  403008:	ldr	w8, [sp, #164]
  40300c:	ldur	w9, [x29, #-28]
  403010:	cmp	w8, w9
  403014:	b.eq	40303c <ferror@plt+0x1a0c>  // b.none
  403018:	b	403144 <ferror@plt+0x1b14>
  40301c:	ldr	x2, [sp, #152]
  403020:	ldur	x8, [x29, #-40]
  403024:	cmp	x2, x8
  403028:	b.ne	403144 <ferror@plt+0x1b14>  // b.any
  40302c:	ldr	x0, [sp, #144]
  403030:	ldur	x1, [x29, #-48]
  403034:	bl	401460 <bcmp@plt>
  403038:	cbnz	w0, 403144 <ferror@plt+0x1b14>
  40303c:	ldp	q0, q1, [sp, #144]
  403040:	ldr	q2, [sp, #128]
  403044:	mov	x0, sp
  403048:	str	x20, [sp, #16]
  40304c:	stp	q0, q1, [sp, #80]
  403050:	ldp	x9, x8, [sp, #80]
  403054:	ldr	q0, [sp, #176]
  403058:	strb	wzr, [sp]
  40305c:	stur	xzr, [sp, #4]
  403060:	add	x8, x9, x8
  403064:	str	q2, [sp, #64]
  403068:	str	q0, [sp, #112]
  40306c:	strb	wzr, [sp, #76]
  403070:	str	x8, [sp, #80]
  403074:	strb	wzr, [sp, #12]
  403078:	bl	40377c <ferror@plt+0x214c>
  40307c:	ldrb	w8, [sp, #32]
  403080:	cbz	w8, 40308c <ferror@plt+0x1a5c>
  403084:	ldr	w8, [sp, #36]
  403088:	cbz	w8, 4032bc <ferror@plt+0x1c8c>
  40308c:	ldp	x9, x8, [sp, #16]
  403090:	add	x8, x9, x8
  403094:	str	x8, [sp, #16]
  403098:	b	4030c8 <ferror@plt+0x1a98>
  40309c:	ldr	w9, [sp, #36]
  4030a0:	cmp	w8, w9
  4030a4:	b.ne	403128 <ferror@plt+0x1af8>  // b.any
  4030a8:	ldp	x9, x8, [sp, #80]
  4030ac:	ldp	x11, x10, [sp, #16]
  4030b0:	add	x21, x21, #0x1
  4030b4:	strb	wzr, [sp, #76]
  4030b8:	add	x8, x9, x8
  4030bc:	add	x9, x11, x10
  4030c0:	str	x8, [sp, #80]
  4030c4:	str	x9, [sp, #16]
  4030c8:	mov	x0, sp
  4030cc:	strb	wzr, [sp, #12]
  4030d0:	bl	40377c <ferror@plt+0x214c>
  4030d4:	ldrb	w8, [sp, #32]
  4030d8:	cbz	w8, 4030e4 <ferror@plt+0x1ab4>
  4030dc:	ldr	w8, [sp, #36]
  4030e0:	cbz	w8, 403138 <ferror@plt+0x1b08>
  4030e4:	add	x0, sp, #0x40
  4030e8:	bl	40377c <ferror@plt+0x214c>
  4030ec:	ldrb	w9, [sp, #96]
  4030f0:	ldr	w8, [sp, #100]
  4030f4:	cbz	w9, 4030fc <ferror@plt+0x1acc>
  4030f8:	cbz	w8, 403174 <ferror@plt+0x1b44>
  4030fc:	ldrb	w10, [sp, #32]
  403100:	cbz	w10, 403108 <ferror@plt+0x1ad8>
  403104:	cbnz	w9, 40309c <ferror@plt+0x1a6c>
  403108:	ldr	x2, [sp, #88]
  40310c:	ldr	x8, [sp, #24]
  403110:	cmp	x2, x8
  403114:	b.ne	403128 <ferror@plt+0x1af8>  // b.any
  403118:	ldr	x0, [sp, #80]
  40311c:	ldr	x1, [sp, #16]
  403120:	bl	401460 <bcmp@plt>
  403124:	cbz	w0, 4030a8 <ferror@plt+0x1a78>
  403128:	add	x21, x21, #0x1
  40312c:	mov	w8, #0x1                   	// #1
  403130:	cbnz	w8, 403144 <ferror@plt+0x1b14>
  403134:	b	403290 <ferror@plt+0x1c60>
  403138:	ldr	x24, [sp, #144]
  40313c:	mov	w8, wzr
  403140:	cbz	w8, 403290 <ferror@plt+0x1c60>
  403144:	ldp	x9, x8, [sp, #144]
  403148:	add	x0, sp, #0x80
  40314c:	add	x22, x22, #0x1
  403150:	strb	wzr, [sp, #140]
  403154:	add	x8, x9, x8
  403158:	str	x8, [sp, #144]
  40315c:	bl	40377c <ferror@plt+0x214c>
  403160:	ldrb	w8, [sp, #160]
  403164:	cbz	w8, 402f4c <ferror@plt+0x191c>
  403168:	ldr	w8, [sp, #164]
  40316c:	cbnz	w8, 402f4c <ferror@plt+0x191c>
  403170:	b	40328c <ferror@plt+0x1c5c>
  403174:	mov	x24, xzr
  403178:	cbnz	w8, 403144 <ferror@plt+0x1b14>
  40317c:	b	403290 <ferror@plt+0x1c60>
  403180:	ldrb	w23, [x20]
  403184:	cbz	w23, 403294 <ferror@plt+0x1c64>
  403188:	ldrb	w8, [x19]
  40318c:	cbz	w8, 403284 <ferror@plt+0x1c54>
  403190:	mov	x26, xzr
  403194:	mov	x27, xzr
  403198:	mov	x24, xzr
  40319c:	mov	w25, #0x1                   	// #1
  4031a0:	mov	x22, x20
  4031a4:	b	4031c4 <ferror@plt+0x1b94>
  4031a8:	add	x8, x27, x10
  4031ac:	mov	x21, x19
  4031b0:	cbz	w9, 403298 <ferror@plt+0x1c68>
  4031b4:	ldrb	w9, [x19, #1]!
  4031b8:	add	x24, x24, #0x1
  4031bc:	mov	x27, x8
  4031c0:	cbz	w9, 403284 <ferror@plt+0x1c54>
  4031c4:	add	x8, x24, x24, lsl #2
  4031c8:	cmp	x27, x8
  4031cc:	b.cc	403238 <ferror@plt+0x1c08>  // b.lo, b.ul, b.last
  4031d0:	tbz	w25, #0, 403238 <ferror@plt+0x1c08>
  4031d4:	cmp	x24, #0xa
  4031d8:	b.cc	403238 <ferror@plt+0x1c08>  // b.lo, b.ul, b.last
  4031dc:	cbz	x22, 403200 <ferror@plt+0x1bd0>
  4031e0:	sub	x1, x27, x26
  4031e4:	mov	x0, x22
  4031e8:	bl	401360 <strnlen@plt>
  4031ec:	add	x8, x22, x0
  4031f0:	ldrb	w9, [x8]
  4031f4:	mov	x26, x27
  4031f8:	cmp	w9, #0x0
  4031fc:	csel	x22, xzr, x8, eq  // eq = none
  403200:	cbnz	x22, 403238 <ferror@plt+0x1c08>
  403204:	mov	x0, x20
  403208:	bl	401320 <strlen@plt>
  40320c:	mov	x2, x0
  403210:	sub	x3, x29, #0x40
  403214:	mov	x0, x19
  403218:	mov	x1, x20
  40321c:	bl	403630 <ferror@plt+0x2000>
  403220:	ldur	x8, [x29, #-64]
  403224:	tst	w0, #0x1
  403228:	csel	x21, x8, x21, ne  // ne = any
  40322c:	tbnz	w0, #0, 403298 <ferror@plt+0x1c68>
  403230:	mov	x22, xzr
  403234:	and	w25, w25, w0
  403238:	ldrb	w8, [x19]
  40323c:	cmp	w8, w23
  403240:	add	x8, x27, #0x1
  403244:	b.ne	4031b4 <ferror@plt+0x1b84>  // b.any
  403248:	mov	w10, #0x1                   	// #1
  40324c:	ldrb	w9, [x20, x10]
  403250:	cbz	w9, 4031a8 <ferror@plt+0x1b78>
  403254:	ldrb	w11, [x19, x10]
  403258:	cbz	w11, 403278 <ferror@plt+0x1c48>
  40325c:	add	x8, x8, #0x1
  403260:	cmp	w11, w9
  403264:	add	x10, x10, #0x1
  403268:	b.eq	40324c <ferror@plt+0x1c1c>  // b.none
  40326c:	add	x8, x27, x10
  403270:	mov	w9, #0x1                   	// #1
  403274:	b	4031b0 <ferror@plt+0x1b80>
  403278:	mov	w9, wzr
  40327c:	mov	x21, xzr
  403280:	b	4031b0 <ferror@plt+0x1b80>
  403284:	mov	x21, xzr
  403288:	b	403298 <ferror@plt+0x1c68>
  40328c:	mov	x24, xzr
  403290:	mov	x19, x24
  403294:	mov	x21, x19
  403298:	mov	x0, x21
  40329c:	ldp	x20, x19, [sp, #400]
  4032a0:	ldp	x22, x21, [sp, #384]
  4032a4:	ldp	x24, x23, [sp, #368]
  4032a8:	ldp	x26, x25, [sp, #352]
  4032ac:	ldp	x28, x27, [sp, #336]
  4032b0:	ldp	x29, x30, [sp, #320]
  4032b4:	add	sp, sp, #0x1a0
  4032b8:	ret
  4032bc:	bl	4014b0 <abort@plt>
  4032c0:	stp	x29, x30, [sp, #-96]!
  4032c4:	stp	x28, x27, [sp, #16]
  4032c8:	stp	x26, x25, [sp, #32]
  4032cc:	stp	x24, x23, [sp, #48]
  4032d0:	stp	x22, x21, [sp, #64]
  4032d4:	stp	x20, x19, [sp, #80]
  4032d8:	mov	x29, sp
  4032dc:	sub	sp, sp, #0x90
  4032e0:	mov	x22, x0
  4032e4:	mov	x0, x1
  4032e8:	mov	x19, x2
  4032ec:	mov	x23, x1
  4032f0:	bl	4042cc <ferror@plt+0x2c9c>
  4032f4:	mov	x8, #0x9249                	// #37449
  4032f8:	movk	x8, #0x4924, lsl #16
  4032fc:	movk	x8, #0x2492, lsl #32
  403300:	movk	x8, #0x249, lsl #48
  403304:	mov	x20, x0
  403308:	cmp	x0, x8
  40330c:	b.ls	40331c <ferror@plt+0x1cec>  // b.plast
  403310:	mov	x21, xzr
  403314:	cbnz	x21, 40334c <ferror@plt+0x1d1c>
  403318:	b	4035f0 <ferror@plt+0x1fc0>
  40331c:	mov	w8, #0x38                  	// #56
  403320:	mul	x0, x20, x8
  403324:	cmp	x0, #0xfa0
  403328:	b.hi	4035e4 <ferror@plt+0x1fb4>  // b.pmore
  40332c:	add	x9, x0, #0x2e
  403330:	mov	x8, sp
  403334:	and	x9, x9, #0xfffffffffffffff0
  403338:	sub	x8, x8, x9
  40333c:	mov	sp, x8
  403340:	add	x8, x8, #0x1f
  403344:	and	x21, x8, #0xffffffffffffffe0
  403348:	cbz	x21, 4035f0 <ferror@plt+0x1fc0>
  40334c:	mov	w8, #0x30                  	// #48
  403350:	sub	x0, x29, #0x40
  403354:	stp	x22, x19, [x29, #-144]
  403358:	sub	x19, x29, #0x40
  40335c:	stur	x23, [x29, #-48]
  403360:	sturb	wzr, [x29, #-64]
  403364:	stur	xzr, [x29, #-60]
  403368:	madd	x25, x20, x8, x21
  40336c:	sturb	wzr, [x29, #-52]
  403370:	bl	40377c <ferror@plt+0x214c>
  403374:	ldurb	w8, [x29, #-32]
  403378:	cbz	w8, 403384 <ferror@plt+0x1d54>
  40337c:	ldur	w8, [x29, #-28]
  403380:	cbz	w8, 4033c4 <ferror@plt+0x1d94>
  403384:	add	x23, x19, #0x10
  403388:	mov	x24, x21
  40338c:	mov	x0, x24
  403390:	mov	x1, x23
  403394:	bl	404248 <ferror@plt+0x2c18>
  403398:	ldp	x9, x8, [x29, #-48]
  40339c:	sub	x0, x29, #0x40
  4033a0:	sturb	wzr, [x29, #-52]
  4033a4:	add	x8, x9, x8
  4033a8:	stur	x8, [x29, #-48]
  4033ac:	bl	40377c <ferror@plt+0x214c>
  4033b0:	ldurb	w9, [x29, #-32]
  4033b4:	ldur	w8, [x29, #-28]
  4033b8:	add	x24, x24, #0x30
  4033bc:	cbz	w9, 40338c <ferror@plt+0x1d5c>
  4033c0:	cbnz	w8, 40338c <ferror@plt+0x1d5c>
  4033c4:	mov	w8, #0x30                  	// #48
  4033c8:	mov	w9, #0x1                   	// #1
  4033cc:	madd	x8, x20, x8, x21
  4033d0:	cmp	x20, #0x3
  4033d4:	str	x9, [x8, #8]
  4033d8:	b.cc	403484 <ferror@plt+0x1e54>  // b.lo, b.ul, b.last
  4033dc:	mov	x23, xzr
  4033e0:	mov	w24, #0x2                   	// #2
  4033e4:	mov	w26, #0x30                  	// #48
  4033e8:	b	403400 <ferror@plt+0x1dd0>
  4033ec:	mov	x8, x24
  4033f0:	str	x8, [x25, x24, lsl #3]
  4033f4:	add	x24, x24, #0x1
  4033f8:	cmp	x24, x20
  4033fc:	b.eq	403484 <ferror@plt+0x1e54>  // b.none
  403400:	madd	x8, x24, x26, x21
  403404:	ldurb	w27, [x8, #-32]
  403408:	sub	x28, x8, #0x30
  40340c:	sub	x19, x8, #0x1c
  403410:	sub	x22, x8, #0x28
  403414:	cbz	w27, 40343c <ferror@plt+0x1e0c>
  403418:	madd	x8, x23, x26, x21
  40341c:	ldrb	w8, [x8, #16]
  403420:	cbz	w8, 40343c <ferror@plt+0x1e0c>
  403424:	madd	x9, x23, x26, x21
  403428:	ldr	w8, [x19]
  40342c:	ldr	w9, [x9, #20]
  403430:	cmp	w8, w9
  403434:	b.ne	403464 <ferror@plt+0x1e34>  // b.any
  403438:	b	403478 <ferror@plt+0x1e48>
  40343c:	madd	x8, x23, x26, x21
  403440:	ldr	x2, [x22]
  403444:	ldr	x8, [x8, #8]
  403448:	cmp	x2, x8
  40344c:	b.ne	403464 <ferror@plt+0x1e34>  // b.any
  403450:	mul	x8, x23, x26
  403454:	ldr	x0, [x28]
  403458:	ldr	x1, [x21, x8]
  40345c:	bl	401460 <bcmp@plt>
  403460:	cbz	w0, 403478 <ferror@plt+0x1e48>
  403464:	cbz	x23, 4033ec <ferror@plt+0x1dbc>
  403468:	ldr	x8, [x25, x23, lsl #3]
  40346c:	sub	x23, x23, x8
  403470:	cbnz	w27, 403418 <ferror@plt+0x1de8>
  403474:	b	40343c <ferror@plt+0x1e0c>
  403478:	add	x23, x23, #0x1
  40347c:	sub	x8, x24, x23
  403480:	b	4033f0 <ferror@plt+0x1dc0>
  403484:	ldp	x8, x24, [x29, #-144]
  403488:	sub	x0, x29, #0x80
  40348c:	str	xzr, [x24]
  403490:	stur	x8, [x29, #-48]
  403494:	sturb	wzr, [x29, #-64]
  403498:	stur	xzr, [x29, #-60]
  40349c:	sturb	wzr, [x29, #-52]
  4034a0:	stur	x8, [x29, #-112]
  4034a4:	sturb	wzr, [x29, #-128]
  4034a8:	stur	xzr, [x29, #-124]
  4034ac:	sturb	wzr, [x29, #-116]
  4034b0:	bl	40377c <ferror@plt+0x214c>
  4034b4:	ldurb	w10, [x29, #-96]
  4034b8:	ldur	w8, [x29, #-92]
  4034bc:	cmp	w10, #0x0
  4034c0:	cset	w9, ne  // ne = any
  4034c4:	cbz	w10, 4034cc <ferror@plt+0x1e9c>
  4034c8:	cbz	w8, 403600 <ferror@plt+0x1fd0>
  4034cc:	mov	x22, xzr
  4034d0:	mov	w23, #0x30                  	// #48
  4034d4:	madd	x10, x22, x23, x21
  4034d8:	ldrb	w10, [x10, #16]
  4034dc:	cbz	w10, 4034f8 <ferror@plt+0x1ec8>
  4034e0:	tbz	w9, #0, 4034f8 <ferror@plt+0x1ec8>
  4034e4:	madd	x9, x22, x23, x21
  4034e8:	ldr	w9, [x9, #20]
  4034ec:	cmp	w9, w8
  4034f0:	b.ne	403520 <ferror@plt+0x1ef0>  // b.any
  4034f4:	b	403568 <ferror@plt+0x1f38>
  4034f8:	madd	x8, x22, x23, x21
  4034fc:	ldr	x2, [x8, #8]
  403500:	ldur	x8, [x29, #-104]
  403504:	cmp	x2, x8
  403508:	b.ne	403520 <ferror@plt+0x1ef0>  // b.any
  40350c:	mul	x8, x22, x23
  403510:	ldr	x0, [x21, x8]
  403514:	ldur	x1, [x29, #-112]
  403518:	bl	401460 <bcmp@plt>
  40351c:	cbz	w0, 403568 <ferror@plt+0x1f38>
  403520:	cbz	x22, 403588 <ferror@plt+0x1f58>
  403524:	ldr	x19, [x25, x22, lsl #3]
  403528:	sub	x22, x22, x19
  40352c:	cbnz	x19, 40354c <ferror@plt+0x1f1c>
  403530:	b	4035c0 <ferror@plt+0x1f90>
  403534:	ldp	x9, x8, [x29, #-48]
  403538:	subs	x19, x19, #0x1
  40353c:	sturb	wzr, [x29, #-52]
  403540:	add	x8, x9, x8
  403544:	stur	x8, [x29, #-48]
  403548:	b.eq	4035c0 <ferror@plt+0x1f90>  // b.none
  40354c:	sub	x0, x29, #0x40
  403550:	bl	40377c <ferror@plt+0x214c>
  403554:	ldurb	w8, [x29, #-32]
  403558:	cbz	w8, 403534 <ferror@plt+0x1f04>
  40355c:	ldur	w8, [x29, #-28]
  403560:	cbnz	w8, 403534 <ferror@plt+0x1f04>
  403564:	b	40362c <ferror@plt+0x1ffc>
  403568:	ldp	x9, x8, [x29, #-112]
  40356c:	add	x22, x22, #0x1
  403570:	cmp	x22, x20
  403574:	sturb	wzr, [x29, #-116]
  403578:	add	x8, x9, x8
  40357c:	stur	x8, [x29, #-112]
  403580:	b.ne	4035c0 <ferror@plt+0x1f90>  // b.any
  403584:	b	4035f8 <ferror@plt+0x1fc8>
  403588:	sub	x0, x29, #0x40
  40358c:	bl	40377c <ferror@plt+0x214c>
  403590:	ldurb	w8, [x29, #-32]
  403594:	cbz	w8, 4035a0 <ferror@plt+0x1f70>
  403598:	ldur	w8, [x29, #-28]
  40359c:	cbz	w8, 40362c <ferror@plt+0x1ffc>
  4035a0:	ldp	x9, x8, [x29, #-48]
  4035a4:	ldp	x11, x10, [x29, #-112]
  4035a8:	sturb	wzr, [x29, #-52]
  4035ac:	sturb	wzr, [x29, #-116]
  4035b0:	add	x8, x9, x8
  4035b4:	add	x9, x11, x10
  4035b8:	stur	x8, [x29, #-48]
  4035bc:	stur	x9, [x29, #-112]
  4035c0:	sub	x0, x29, #0x80
  4035c4:	bl	40377c <ferror@plt+0x214c>
  4035c8:	ldurb	w10, [x29, #-96]
  4035cc:	ldur	w8, [x29, #-92]
  4035d0:	cmp	w10, #0x0
  4035d4:	cset	w9, ne  // ne = any
  4035d8:	cbz	w10, 4034d4 <ferror@plt+0x1ea4>
  4035dc:	cbnz	w8, 4034d4 <ferror@plt+0x1ea4>
  4035e0:	b	403600 <ferror@plt+0x1fd0>
  4035e4:	bl	404190 <ferror@plt+0x2b60>
  4035e8:	mov	x21, x0
  4035ec:	cbnz	x21, 40334c <ferror@plt+0x1d1c>
  4035f0:	mov	w0, wzr
  4035f4:	b	40360c <ferror@plt+0x1fdc>
  4035f8:	ldur	x8, [x29, #-48]
  4035fc:	str	x8, [x24]
  403600:	mov	x0, x21
  403604:	bl	4041e8 <ferror@plt+0x2bb8>
  403608:	mov	w0, #0x1                   	// #1
  40360c:	mov	sp, x29
  403610:	ldp	x20, x19, [sp, #80]
  403614:	ldp	x22, x21, [sp, #64]
  403618:	ldp	x24, x23, [sp, #48]
  40361c:	ldp	x26, x25, [sp, #32]
  403620:	ldp	x28, x27, [sp, #16]
  403624:	ldp	x29, x30, [sp], #96
  403628:	ret
  40362c:	bl	4014b0 <abort@plt>
  403630:	stp	x29, x30, [sp, #-48]!
  403634:	stp	x22, x21, [sp, #16]
  403638:	stp	x20, x19, [sp, #32]
  40363c:	mov	x19, x3
  403640:	mov	x20, x2
  403644:	mov	x21, x1
  403648:	lsr	x8, x2, #60
  40364c:	mov	x22, x0
  403650:	mov	x29, sp
  403654:	cbz	x8, 403664 <ferror@plt+0x2034>
  403658:	mov	x0, xzr
  40365c:	cbnz	x0, 40369c <ferror@plt+0x206c>
  403660:	b	403768 <ferror@plt+0x2138>
  403664:	lsl	x0, x20, #3
  403668:	cmp	x0, #0xfa0
  40366c:	b.hi	403694 <ferror@plt+0x2064>  // b.pmore
  403670:	add	x9, x0, #0x2e
  403674:	mov	x8, sp
  403678:	and	x9, x9, #0xfffffffffffffff0
  40367c:	sub	x8, x8, x9
  403680:	mov	sp, x8
  403684:	add	x8, x8, #0x1f
  403688:	and	x0, x8, #0xffffffffffffffe0
  40368c:	cbnz	x0, 40369c <ferror@plt+0x206c>
  403690:	b	403768 <ferror@plt+0x2138>
  403694:	bl	404190 <ferror@plt+0x2b60>
  403698:	cbz	x0, 403768 <ferror@plt+0x2138>
  40369c:	mov	w8, #0x1                   	// #1
  4036a0:	cmp	x20, #0x3
  4036a4:	str	x8, [x0, #8]
  4036a8:	b.cc	4036fc <ferror@plt+0x20cc>  // b.lo, b.ul, b.last
  4036ac:	mov	x8, xzr
  4036b0:	mov	w9, #0x2                   	// #2
  4036b4:	b	4036d0 <ferror@plt+0x20a0>
  4036b8:	add	x8, x8, #0x1
  4036bc:	sub	x10, x9, x8
  4036c0:	str	x10, [x0, x9, lsl #3]
  4036c4:	add	x9, x9, #0x1
  4036c8:	cmp	x9, x20
  4036cc:	b.eq	4036fc <ferror@plt+0x20cc>  // b.none
  4036d0:	add	x10, x9, x21
  4036d4:	ldurb	w10, [x10, #-1]
  4036d8:	ldrb	w11, [x21, x8]
  4036dc:	cmp	w10, w11
  4036e0:	b.eq	4036b8 <ferror@plt+0x2088>  // b.none
  4036e4:	cbz	x8, 4036f4 <ferror@plt+0x20c4>
  4036e8:	ldr	x11, [x0, x8, lsl #3]
  4036ec:	sub	x8, x8, x11
  4036f0:	b	4036d8 <ferror@plt+0x20a8>
  4036f4:	mov	x10, x9
  4036f8:	b	4036c0 <ferror@plt+0x2090>
  4036fc:	str	xzr, [x19]
  403700:	ldrb	w10, [x22]
  403704:	cbz	w10, 403760 <ferror@plt+0x2130>
  403708:	mov	x8, xzr
  40370c:	mov	x9, x22
  403710:	b	40372c <ferror@plt+0x20fc>
  403714:	add	x8, x8, #0x1
  403718:	cmp	x8, x20
  40371c:	b.eq	40375c <ferror@plt+0x212c>  // b.none
  403720:	add	x22, x22, #0x1
  403724:	ldrb	w10, [x22]
  403728:	cbz	w10, 403760 <ferror@plt+0x2130>
  40372c:	ldrb	w11, [x21, x8]
  403730:	cmp	w11, w10, uxtb
  403734:	b.eq	403714 <ferror@plt+0x20e4>  // b.none
  403738:	cbz	x8, 403754 <ferror@plt+0x2124>
  40373c:	ldr	x10, [x0, x8, lsl #3]
  403740:	add	x9, x9, x10
  403744:	sub	x8, x8, x10
  403748:	ldrb	w10, [x22]
  40374c:	cbnz	w10, 40372c <ferror@plt+0x20fc>
  403750:	b	403760 <ferror@plt+0x2130>
  403754:	add	x9, x9, #0x1
  403758:	b	403720 <ferror@plt+0x20f0>
  40375c:	str	x9, [x19]
  403760:	bl	4041e8 <ferror@plt+0x2bb8>
  403764:	mov	w0, #0x1                   	// #1
  403768:	mov	sp, x29
  40376c:	ldp	x20, x19, [sp, #32]
  403770:	ldp	x22, x21, [sp, #16]
  403774:	ldp	x29, x30, [sp], #48
  403778:	ret
  40377c:	stp	x29, x30, [sp, #-48]!
  403780:	stp	x22, x21, [sp, #16]
  403784:	stp	x20, x19, [sp, #32]
  403788:	ldrb	w8, [x0, #12]
  40378c:	mov	x29, sp
  403790:	cbnz	w8, 403884 <ferror@plt+0x2254>
  403794:	ldrb	w8, [x0]
  403798:	mov	x19, x0
  40379c:	cbnz	w8, 4037e0 <ferror@plt+0x21b0>
  4037a0:	ldr	x8, [x19, #16]
  4037a4:	ldrb	w0, [x8]
  4037a8:	bl	4042ac <ferror@plt+0x2c7c>
  4037ac:	tbz	w0, #0, 4037cc <ferror@plt+0x219c>
  4037b0:	ldr	x8, [x19, #16]
  4037b4:	mov	w9, #0x1                   	// #1
  4037b8:	str	x9, [x19, #24]
  4037bc:	ldrb	w8, [x8]
  4037c0:	strb	w9, [x19, #32]
  4037c4:	str	w8, [x19, #36]
  4037c8:	b	40387c <ferror@plt+0x224c>
  4037cc:	add	x0, x19, #0x4
  4037d0:	bl	4014c0 <mbsinit@plt>
  4037d4:	cbz	w0, 403894 <ferror@plt+0x2264>
  4037d8:	mov	w8, #0x1                   	// #1
  4037dc:	strb	w8, [x19]
  4037e0:	ldr	x22, [x19, #16]
  4037e4:	add	x21, x19, #0x24
  4037e8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4037ec:	mov	x1, x0
  4037f0:	mov	x0, x22
  4037f4:	bl	403eec <ferror@plt+0x28bc>
  4037f8:	add	x20, x19, #0x4
  4037fc:	mov	x2, x0
  403800:	mov	x0, x21
  403804:	mov	x1, x22
  403808:	mov	x3, x20
  40380c:	bl	403f24 <ferror@plt+0x28f4>
  403810:	cmn	x0, #0x2
  403814:	str	x0, [x19, #24]
  403818:	b.eq	40386c <ferror@plt+0x223c>  // b.none
  40381c:	cbz	x0, 403834 <ferror@plt+0x2204>
  403820:	cmn	x0, #0x1
  403824:	b.ne	403850 <ferror@plt+0x2220>  // b.any
  403828:	mov	w8, #0x1                   	// #1
  40382c:	str	x8, [x19, #24]
  403830:	b	403878 <ferror@plt+0x2248>
  403834:	ldr	x8, [x19, #16]
  403838:	mov	w9, #0x1                   	// #1
  40383c:	str	x9, [x19, #24]
  403840:	ldrb	w8, [x8]
  403844:	cbnz	w8, 4038b4 <ferror@plt+0x2284>
  403848:	ldr	w8, [x21]
  40384c:	cbnz	w8, 4038d4 <ferror@plt+0x22a4>
  403850:	mov	w8, #0x1                   	// #1
  403854:	mov	x0, x20
  403858:	strb	w8, [x19, #32]
  40385c:	bl	4014c0 <mbsinit@plt>
  403860:	cbz	w0, 40387c <ferror@plt+0x224c>
  403864:	strb	wzr, [x19]
  403868:	b	40387c <ferror@plt+0x224c>
  40386c:	ldr	x0, [x19, #16]
  403870:	bl	401320 <strlen@plt>
  403874:	str	x0, [x19, #24]
  403878:	strb	wzr, [x19, #32]
  40387c:	mov	w8, #0x1                   	// #1
  403880:	strb	w8, [x19, #12]
  403884:	ldp	x20, x19, [sp, #32]
  403888:	ldp	x22, x21, [sp, #16]
  40388c:	ldp	x29, x30, [sp], #48
  403890:	ret
  403894:	adrp	x0, 404000 <ferror@plt+0x29d0>
  403898:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40389c:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4038a0:	add	x0, x0, #0xd18
  4038a4:	add	x1, x1, #0xd2f
  4038a8:	add	x3, x3, #0xd3b
  4038ac:	mov	w2, #0x96                  	// #150
  4038b0:	bl	4015d0 <__assert_fail@plt>
  4038b4:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4038b8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4038bc:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4038c0:	add	x0, x0, #0xd6b
  4038c4:	add	x1, x1, #0xd2f
  4038c8:	add	x3, x3, #0xd3b
  4038cc:	mov	w2, #0xb2                  	// #178
  4038d0:	bl	4015d0 <__assert_fail@plt>
  4038d4:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4038d8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4038dc:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4038e0:	add	x0, x0, #0xd82
  4038e4:	add	x1, x1, #0xd2f
  4038e8:	add	x3, x3, #0xd3b
  4038ec:	mov	w2, #0xb3                  	// #179
  4038f0:	bl	4015d0 <__assert_fail@plt>
  4038f4:	ldr	x8, [x0, #16]
  4038f8:	add	x8, x8, x1
  4038fc:	str	x8, [x0, #16]
  403900:	ret
  403904:	stp	x29, x30, [sp, #-16]!
  403908:	ldrb	w8, [x1]
  40390c:	mov	x29, sp
  403910:	strb	w8, [x0]
  403914:	cbz	w8, 403924 <ferror@plt+0x22f4>
  403918:	ldur	x8, [x1, #4]
  40391c:	stur	x8, [x0, #4]
  403920:	b	403928 <ferror@plt+0x22f8>
  403924:	stur	xzr, [x0, #4]
  403928:	ldrb	w9, [x1, #12]
  40392c:	add	x8, x0, #0x10
  403930:	add	x1, x1, #0x10
  403934:	strb	w9, [x0, #12]
  403938:	mov	x0, x8
  40393c:	bl	404248 <ferror@plt+0x2c18>
  403940:	ldp	x29, x30, [sp], #16
  403944:	ret
  403948:	stp	x29, x30, [sp, #-96]!
  40394c:	str	x28, [sp, #16]
  403950:	stp	x26, x25, [sp, #32]
  403954:	stp	x24, x23, [sp, #48]
  403958:	stp	x22, x21, [sp, #64]
  40395c:	stp	x20, x19, [sp, #80]
  403960:	mov	x29, sp
  403964:	sub	sp, sp, #0x1, lsl #12
  403968:	sub	sp, sp, #0x20
  40396c:	mov	x19, x4
  403970:	mov	x20, x3
  403974:	mov	x21, x2
  403978:	mov	x22, x1
  40397c:	mov	x23, x0
  403980:	mov	x0, x2
  403984:	mov	x1, xzr
  403988:	mov	x2, xzr
  40398c:	mov	x3, xzr
  403990:	mov	x4, xzr
  403994:	bl	401510 <iconv@plt>
  403998:	mov	x24, xzr
  40399c:	add	x25, sp, #0x20
  4039a0:	mov	w26, #0x1000                	// #4096
  4039a4:	str	x23, [x29, #24]
  4039a8:	str	x22, [sp, #24]
  4039ac:	b	4039c4 <ferror@plt+0x2394>
  4039b0:	ldr	x9, [sp, #16]
  4039b4:	sub	x10, x24, x25
  4039b8:	mov	w8, wzr
  4039bc:	add	x24, x10, x9
  4039c0:	cbnz	w8, 403a18 <ferror@plt+0x23e8>
  4039c4:	ldr	x8, [sp, #24]
  4039c8:	cbz	x8, 403a20 <ferror@plt+0x23f0>
  4039cc:	add	x1, x29, #0x18
  4039d0:	add	x2, sp, #0x18
  4039d4:	add	x3, sp, #0x10
  4039d8:	add	x4, sp, #0x8
  4039dc:	mov	x0, x21
  4039e0:	stp	x26, x25, [sp, #8]
  4039e4:	bl	401510 <iconv@plt>
  4039e8:	cmn	x0, #0x1
  4039ec:	b.ne	4039b0 <ferror@plt+0x2380>  // b.any
  4039f0:	bl	4015e0 <__errno_location@plt>
  4039f4:	ldr	w8, [x0]
  4039f8:	cmp	w8, #0x7
  4039fc:	b.eq	4039b0 <ferror@plt+0x2380>  // b.none
  403a00:	cmp	w8, #0x16
  403a04:	b.ne	403a10 <ferror@plt+0x23e0>  // b.any
  403a08:	mov	w8, #0x3                   	// #3
  403a0c:	b	4039c0 <ferror@plt+0x2390>
  403a10:	mov	w8, #0x1                   	// #1
  403a14:	b	4039c0 <ferror@plt+0x2390>
  403a18:	cmp	w8, #0x3
  403a1c:	b.ne	403a64 <ferror@plt+0x2434>  // b.any
  403a20:	add	x25, sp, #0x20
  403a24:	mov	w8, #0x1000                	// #4096
  403a28:	add	x3, sp, #0x10
  403a2c:	add	x4, sp, #0x8
  403a30:	mov	x0, x21
  403a34:	mov	x1, xzr
  403a38:	mov	x2, xzr
  403a3c:	stp	x8, x25, [sp, #8]
  403a40:	bl	401510 <iconv@plt>
  403a44:	ldr	x8, [sp, #16]
  403a48:	cmn	x0, #0x1
  403a4c:	sub	x9, x8, x25
  403a50:	csel	x9, xzr, x9, eq  // eq = none
  403a54:	cset	w8, eq  // eq = none
  403a58:	add	x24, x9, x24
  403a5c:	cbnz	w8, 403b94 <ferror@plt+0x2564>
  403a60:	b	403a68 <ferror@plt+0x2438>
  403a64:	cbnz	w8, 403b94 <ferror@plt+0x2564>
  403a68:	cbz	x24, 403b54 <ferror@plt+0x2524>
  403a6c:	ldr	x25, [x20]
  403a70:	cbz	x25, 403a80 <ferror@plt+0x2450>
  403a74:	ldr	x8, [x19]
  403a78:	cmp	x8, x24
  403a7c:	b.cs	403a90 <ferror@plt+0x2460>  // b.hs, b.nlast
  403a80:	mov	x0, x24
  403a84:	bl	4013f0 <malloc@plt>
  403a88:	mov	x25, x0
  403a8c:	cbz	x0, 403b60 <ferror@plt+0x2530>
  403a90:	mov	x0, x21
  403a94:	mov	x1, xzr
  403a98:	mov	x2, xzr
  403a9c:	mov	x3, xzr
  403aa0:	mov	x4, xzr
  403aa4:	bl	401510 <iconv@plt>
  403aa8:	str	x22, [x29, #24]
  403aac:	mov	w22, #0x5                   	// #5
  403ab0:	stp	x25, x23, [sp, #24]
  403ab4:	str	x24, [sp, #16]
  403ab8:	b	403ad0 <ferror@plt+0x24a0>
  403abc:	bl	4015e0 <__errno_location@plt>
  403ac0:	ldr	w8, [x0]
  403ac4:	cmp	w8, #0x16
  403ac8:	cinc	w8, w22, ne  // ne = any
  403acc:	cbnz	w8, 403b00 <ferror@plt+0x24d0>
  403ad0:	ldr	x8, [x29, #24]
  403ad4:	cbz	x8, 403b08 <ferror@plt+0x24d8>
  403ad8:	add	x1, sp, #0x20
  403adc:	add	x2, x29, #0x18
  403ae0:	add	x3, sp, #0x18
  403ae4:	add	x4, sp, #0x10
  403ae8:	mov	x0, x21
  403aec:	bl	401510 <iconv@plt>
  403af0:	cmn	x0, #0x1
  403af4:	b.eq	403abc <ferror@plt+0x248c>  // b.none
  403af8:	mov	w8, wzr
  403afc:	cbz	w8, 403ad0 <ferror@plt+0x24a0>
  403b00:	cmp	w8, #0x5
  403b04:	b.ne	403b38 <ferror@plt+0x2508>  // b.any
  403b08:	add	x3, sp, #0x18
  403b0c:	add	x4, sp, #0x10
  403b10:	mov	x0, x21
  403b14:	mov	x1, xzr
  403b18:	mov	x2, xzr
  403b1c:	bl	401510 <iconv@plt>
  403b20:	cmn	x0, #0x1
  403b24:	mov	w8, #0x6                   	// #6
  403b28:	csel	w8, w8, wzr, eq  // eq = none
  403b2c:	b.eq	403b38 <ferror@plt+0x2508>  // b.none
  403b30:	ldr	x8, [sp, #16]
  403b34:	cbnz	x8, 403bbc <ferror@plt+0x258c>
  403b38:	cmp	w8, #0x6
  403b3c:	b.eq	403b70 <ferror@plt+0x2540>  // b.none
  403b40:	cbnz	w8, 403b94 <ferror@plt+0x2564>
  403b44:	mov	w0, wzr
  403b48:	str	x25, [x20]
  403b4c:	str	x24, [x19]
  403b50:	b	403b98 <ferror@plt+0x2568>
  403b54:	mov	w0, wzr
  403b58:	str	xzr, [x19]
  403b5c:	b	403b98 <ferror@plt+0x2568>
  403b60:	bl	4015e0 <__errno_location@plt>
  403b64:	mov	w8, #0xc                   	// #12
  403b68:	str	w8, [x0]
  403b6c:	b	403b94 <ferror@plt+0x2564>
  403b70:	ldr	x8, [x20]
  403b74:	cmp	x25, x8
  403b78:	b.eq	403b94 <ferror@plt+0x2564>  // b.none
  403b7c:	bl	4015e0 <__errno_location@plt>
  403b80:	ldr	w20, [x0]
  403b84:	mov	x19, x0
  403b88:	mov	x0, x25
  403b8c:	bl	401530 <free@plt>
  403b90:	str	w20, [x19]
  403b94:	mov	w0, #0xffffffff            	// #-1
  403b98:	add	sp, sp, #0x1, lsl #12
  403b9c:	add	sp, sp, #0x20
  403ba0:	ldp	x20, x19, [sp, #80]
  403ba4:	ldp	x22, x21, [sp, #64]
  403ba8:	ldp	x24, x23, [sp, #48]
  403bac:	ldp	x26, x25, [sp, #32]
  403bb0:	ldr	x28, [sp, #16]
  403bb4:	ldp	x29, x30, [sp], #96
  403bb8:	ret
  403bbc:	bl	4014b0 <abort@plt>
  403bc0:	sub	sp, sp, #0x70
  403bc4:	stp	x29, x30, [sp, #32]
  403bc8:	add	x29, sp, #0x20
  403bcc:	str	x25, [sp, #48]
  403bd0:	stp	x24, x23, [sp, #64]
  403bd4:	stp	x22, x21, [sp, #80]
  403bd8:	stp	x20, x19, [sp, #96]
  403bdc:	mov	x21, x1
  403be0:	str	x0, [x29, #24]
  403be4:	bl	401320 <strlen@plt>
  403be8:	lsr	x9, x0, #28
  403bec:	lsl	x8, x0, #4
  403bf0:	cmp	x9, #0x0
  403bf4:	csel	x22, x8, x0, eq  // eq = none
  403bf8:	add	x20, x22, #0x1
  403bfc:	stur	x0, [x29, #-8]
  403c00:	mov	x0, x20
  403c04:	bl	4013f0 <malloc@plt>
  403c08:	mov	x19, x0
  403c0c:	cbz	x0, 403d6c <ferror@plt+0x273c>
  403c10:	mov	x0, x21
  403c14:	mov	x1, xzr
  403c18:	mov	x2, xzr
  403c1c:	mov	x3, xzr
  403c20:	mov	x4, xzr
  403c24:	bl	401510 <iconv@plt>
  403c28:	mov	w24, #0xc                   	// #12
  403c2c:	stp	x22, x19, [sp, #8]
  403c30:	b	403c3c <ferror@plt+0x260c>
  403c34:	mov	w8, #0x2                   	// #2
  403c38:	cbnz	w8, 403cc8 <ferror@plt+0x2698>
  403c3c:	add	x1, x29, #0x18
  403c40:	sub	x2, x29, #0x8
  403c44:	add	x3, sp, #0x10
  403c48:	add	x4, sp, #0x8
  403c4c:	mov	x0, x21
  403c50:	bl	401510 <iconv@plt>
  403c54:	cmn	x0, #0x1
  403c58:	b.ne	403c34 <ferror@plt+0x2604>  // b.any
  403c5c:	bl	4015e0 <__errno_location@plt>
  403c60:	ldr	w8, [x0]
  403c64:	cmp	w8, #0x16
  403c68:	b.eq	403c34 <ferror@plt+0x2604>  // b.none
  403c6c:	cmp	w8, #0x7
  403c70:	b.ne	403cc0 <ferror@plt+0x2690>  // b.any
  403c74:	lsl	x23, x20, #1
  403c78:	mov	x22, x0
  403c7c:	cmp	x23, x20
  403c80:	b.ls	403cbc <ferror@plt+0x268c>  // b.plast
  403c84:	ldr	x25, [sp, #16]
  403c88:	mov	x0, x19
  403c8c:	mov	x1, x23
  403c90:	bl	401470 <realloc@plt>
  403c94:	cbz	x0, 403cbc <ferror@plt+0x268c>
  403c98:	sub	x9, x25, x19
  403c9c:	add	x10, x0, x9
  403ca0:	mvn	x9, x9
  403ca4:	mov	w8, wzr
  403ca8:	add	x9, x23, x9
  403cac:	mov	x20, x23
  403cb0:	mov	x19, x0
  403cb4:	stp	x9, x10, [sp, #8]
  403cb8:	b	403c38 <ferror@plt+0x2608>
  403cbc:	str	w24, [x22]
  403cc0:	mov	w8, #0x4                   	// #4
  403cc4:	b	403c38 <ferror@plt+0x2608>
  403cc8:	cmp	w8, #0x2
  403ccc:	b.ne	403dc8 <ferror@plt+0x2798>  // b.any
  403cd0:	mov	w24, #0xc                   	// #12
  403cd4:	b	403ce0 <ferror@plt+0x26b0>
  403cd8:	mov	w8, #0x5                   	// #5
  403cdc:	cbnz	w8, 403d7c <ferror@plt+0x274c>
  403ce0:	add	x3, sp, #0x10
  403ce4:	add	x4, sp, #0x8
  403ce8:	mov	x0, x21
  403cec:	mov	x1, xzr
  403cf0:	mov	x2, xzr
  403cf4:	bl	401510 <iconv@plt>
  403cf8:	cmn	x0, #0x1
  403cfc:	b.ne	403cd8 <ferror@plt+0x26a8>  // b.any
  403d00:	bl	4015e0 <__errno_location@plt>
  403d04:	ldr	w8, [x0]
  403d08:	cmp	w8, #0x7
  403d0c:	b.ne	403d58 <ferror@plt+0x2728>  // b.any
  403d10:	lsl	x22, x20, #1
  403d14:	mov	x23, x0
  403d18:	cmp	x22, x20
  403d1c:	b.ls	403d60 <ferror@plt+0x2730>  // b.plast
  403d20:	ldr	x25, [sp, #16]
  403d24:	mov	x0, x19
  403d28:	mov	x1, x22
  403d2c:	bl	401470 <realloc@plt>
  403d30:	cbz	x0, 403d60 <ferror@plt+0x2730>
  403d34:	sub	x9, x25, x19
  403d38:	add	x10, x0, x9
  403d3c:	mvn	x9, x9
  403d40:	mov	w8, wzr
  403d44:	add	x9, x22, x9
  403d48:	mov	x20, x22
  403d4c:	mov	x19, x0
  403d50:	stp	x9, x10, [sp, #8]
  403d54:	b	403cdc <ferror@plt+0x26ac>
  403d58:	mov	w8, #0x4                   	// #4
  403d5c:	b	403cdc <ferror@plt+0x26ac>
  403d60:	str	w24, [x23]
  403d64:	mov	w8, #0x4                   	// #4
  403d68:	b	403cdc <ferror@plt+0x26ac>
  403d6c:	bl	4015e0 <__errno_location@plt>
  403d70:	mov	w8, #0xc                   	// #12
  403d74:	str	w8, [x0]
  403d78:	b	403dec <ferror@plt+0x27bc>
  403d7c:	cmp	w8, #0x5
  403d80:	b.ne	403dc8 <ferror@plt+0x2798>  // b.any
  403d84:	ldr	x9, [sp, #16]
  403d88:	mov	w8, wzr
  403d8c:	add	x10, x9, #0x1
  403d90:	str	x10, [sp, #16]
  403d94:	strb	wzr, [x9]
  403d98:	ldr	x9, [sp, #16]
  403d9c:	sub	x1, x9, x19
  403da0:	cmp	w8, #0x4
  403da4:	b.ne	403dd0 <ferror@plt+0x27a0>  // b.any
  403da8:	bl	4015e0 <__errno_location@plt>
  403dac:	ldr	w21, [x0]
  403db0:	mov	x20, x0
  403db4:	mov	x0, x19
  403db8:	bl	401530 <free@plt>
  403dbc:	mov	x19, xzr
  403dc0:	str	w21, [x20]
  403dc4:	b	403dec <ferror@plt+0x27bc>
  403dc8:	cmp	w8, #0x4
  403dcc:	b.eq	403da8 <ferror@plt+0x2778>  // b.none
  403dd0:	cbnz	w8, 403dec <ferror@plt+0x27bc>
  403dd4:	cmp	x1, x20
  403dd8:	b.cs	403dec <ferror@plt+0x27bc>  // b.hs, b.nlast
  403ddc:	mov	x0, x19
  403de0:	bl	401470 <realloc@plt>
  403de4:	cmp	x0, #0x0
  403de8:	csel	x19, x19, x0, eq  // eq = none
  403dec:	mov	x0, x19
  403df0:	ldp	x20, x19, [sp, #96]
  403df4:	ldp	x22, x21, [sp, #80]
  403df8:	ldp	x24, x23, [sp, #64]
  403dfc:	ldr	x25, [sp, #48]
  403e00:	ldp	x29, x30, [sp, #32]
  403e04:	add	sp, sp, #0x70
  403e08:	ret
  403e0c:	stp	x29, x30, [sp, #-48]!
  403e10:	stp	x22, x21, [sp, #16]
  403e14:	stp	x20, x19, [sp, #32]
  403e18:	ldrb	w8, [x0]
  403e1c:	mov	x19, x0
  403e20:	mov	x29, sp
  403e24:	cbz	w8, 403e98 <ferror@plt+0x2868>
  403e28:	mov	x21, x1
  403e2c:	mov	x0, x1
  403e30:	mov	x1, x2
  403e34:	mov	x20, x2
  403e38:	bl	402c28 <ferror@plt+0x15f8>
  403e3c:	cbz	w0, 403e98 <ferror@plt+0x2868>
  403e40:	mov	x0, x20
  403e44:	mov	x1, x21
  403e48:	bl	401580 <iconv_open@plt>
  403e4c:	cmn	x0, #0x1
  403e50:	b.eq	403eb8 <ferror@plt+0x2888>  // b.none
  403e54:	mov	x20, x0
  403e58:	mov	x0, x19
  403e5c:	mov	x1, x20
  403e60:	bl	403bc0 <ferror@plt+0x2590>
  403e64:	mov	x19, x0
  403e68:	cbz	x0, 403ec0 <ferror@plt+0x2890>
  403e6c:	mov	x0, x20
  403e70:	bl	401370 <iconv_close@plt>
  403e74:	tbz	w0, #31, 403ed8 <ferror@plt+0x28a8>
  403e78:	bl	4015e0 <__errno_location@plt>
  403e7c:	ldr	w21, [x0]
  403e80:	mov	x20, x0
  403e84:	mov	x0, x19
  403e88:	bl	401530 <free@plt>
  403e8c:	mov	x19, xzr
  403e90:	str	w21, [x20]
  403e94:	b	403ed8 <ferror@plt+0x28a8>
  403e98:	mov	x0, x19
  403e9c:	bl	401480 <strdup@plt>
  403ea0:	mov	x19, x0
  403ea4:	cbnz	x0, 403ed8 <ferror@plt+0x28a8>
  403ea8:	bl	4015e0 <__errno_location@plt>
  403eac:	mov	w8, #0xc                   	// #12
  403eb0:	str	w8, [x0]
  403eb4:	b	403ed8 <ferror@plt+0x28a8>
  403eb8:	mov	x19, xzr
  403ebc:	b	403ed8 <ferror@plt+0x28a8>
  403ec0:	bl	4015e0 <__errno_location@plt>
  403ec4:	ldr	w22, [x0]
  403ec8:	mov	x21, x0
  403ecc:	mov	x0, x20
  403ed0:	bl	401370 <iconv_close@plt>
  403ed4:	str	w22, [x21]
  403ed8:	mov	x0, x19
  403edc:	ldp	x20, x19, [sp, #32]
  403ee0:	ldp	x22, x21, [sp, #16]
  403ee4:	ldp	x29, x30, [sp], #48
  403ee8:	ret
  403eec:	stp	x29, x30, [sp, #-32]!
  403ef0:	stp	x20, x19, [sp, #16]
  403ef4:	mov	x19, x1
  403ef8:	mov	w1, wzr
  403efc:	mov	x2, x19
  403f00:	mov	x29, sp
  403f04:	mov	x20, x0
  403f08:	bl	401590 <memchr@plt>
  403f0c:	sub	x8, x0, x20
  403f10:	cmp	x0, #0x0
  403f14:	csinc	x0, x19, x8, eq  // eq = none
  403f18:	ldp	x20, x19, [sp, #16]
  403f1c:	ldp	x29, x30, [sp], #32
  403f20:	ret
  403f24:	sub	sp, sp, #0x40
  403f28:	stp	x29, x30, [sp, #16]
  403f2c:	add	x29, sp, #0x10
  403f30:	cmp	x0, #0x0
  403f34:	sub	x8, x29, #0x4
  403f38:	stp	x20, x19, [sp, #48]
  403f3c:	csel	x20, x8, x0, eq  // eq = none
  403f40:	mov	x0, x20
  403f44:	stp	x22, x21, [sp, #32]
  403f48:	mov	x22, x2
  403f4c:	mov	x19, x1
  403f50:	bl	4012f0 <mbrtowc@plt>
  403f54:	mov	x21, x0
  403f58:	cbz	x22, 403f7c <ferror@plt+0x294c>
  403f5c:	cmn	x21, #0x2
  403f60:	b.cc	403f7c <ferror@plt+0x294c>  // b.lo, b.ul, b.last
  403f64:	mov	w0, wzr
  403f68:	bl	404138 <ferror@plt+0x2b08>
  403f6c:	tbnz	w0, #0, 403f7c <ferror@plt+0x294c>
  403f70:	ldrb	w8, [x19]
  403f74:	mov	w21, #0x1                   	// #1
  403f78:	str	w8, [x20]
  403f7c:	mov	x0, x21
  403f80:	ldp	x20, x19, [sp, #48]
  403f84:	ldp	x22, x21, [sp, #32]
  403f88:	ldp	x29, x30, [sp, #16]
  403f8c:	add	sp, sp, #0x40
  403f90:	ret
  403f94:	sub	w9, w0, #0x41
  403f98:	mov	w8, w0
  403f9c:	cmp	w9, #0x39
  403fa0:	mov	w0, #0x1                   	// #1
  403fa4:	b.hi	403fbc <ferror@plt+0x298c>  // b.pmore
  403fa8:	mov	w10, #0x1                   	// #1
  403fac:	lsl	x9, x10, x9
  403fb0:	tst	x9, #0x3ffffff03ffffff
  403fb4:	b.eq	403fbc <ferror@plt+0x298c>  // b.none
  403fb8:	ret
  403fbc:	sub	w8, w8, #0x30
  403fc0:	cmp	w8, #0xa
  403fc4:	b.cc	403fb8 <ferror@plt+0x2988>  // b.lo, b.ul, b.last
  403fc8:	mov	w0, wzr
  403fcc:	ret
  403fd0:	sub	w8, w0, #0x41
  403fd4:	cmp	w8, #0x39
  403fd8:	b.hi	403fec <ferror@plt+0x29bc>  // b.pmore
  403fdc:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  403fe0:	lsr	x8, x9, x8
  403fe4:	and	w0, w8, #0x1
  403fe8:	ret
  403fec:	mov	w0, wzr
  403ff0:	ret
  403ff4:	cmp	w0, #0x80
  403ff8:	cset	w0, cc  // cc = lo, ul, last
  403ffc:	ret
  404000:	cmp	w0, #0x20
  404004:	cset	w8, eq  // eq = none
  404008:	cmp	w0, #0x9
  40400c:	cset	w9, eq  // eq = none
  404010:	orr	w0, w8, w9
  404014:	ret
  404018:	mov	w8, w0
  40401c:	cmp	w0, #0x20
  404020:	mov	w0, #0x1                   	// #1
  404024:	b.cs	40402c <ferror@plt+0x29fc>  // b.hs, b.nlast
  404028:	ret
  40402c:	cmp	w8, #0x7f
  404030:	b.eq	404028 <ferror@plt+0x29f8>  // b.none
  404034:	mov	w0, wzr
  404038:	ret
  40403c:	sub	w8, w0, #0x30
  404040:	cmp	w8, #0xa
  404044:	cset	w0, cc  // cc = lo, ul, last
  404048:	ret
  40404c:	sub	w8, w0, #0x21
  404050:	cmp	w8, #0x5e
  404054:	cset	w0, cc  // cc = lo, ul, last
  404058:	ret
  40405c:	sub	w8, w0, #0x61
  404060:	cmp	w8, #0x1a
  404064:	cset	w0, cc  // cc = lo, ul, last
  404068:	ret
  40406c:	sub	w8, w0, #0x20
  404070:	cmp	w8, #0x5f
  404074:	cset	w0, cc  // cc = lo, ul, last
  404078:	ret
  40407c:	sub	w8, w0, #0x21
  404080:	cmp	w8, #0x5d
  404084:	b.hi	4040a8 <ferror@plt+0x2a78>  // b.pmore
  404088:	adrp	x9, 404000 <ferror@plt+0x29d0>
  40408c:	add	x9, x9, #0xde4
  404090:	adr	x10, 4040a4 <ferror@plt+0x2a74>
  404094:	ldrb	w11, [x9, x8]
  404098:	add	x10, x10, x11, lsl #2
  40409c:	mov	w0, #0x1                   	// #1
  4040a0:	br	x10
  4040a4:	ret
  4040a8:	mov	w0, wzr
  4040ac:	ret
  4040b0:	sub	w8, w0, #0x9
  4040b4:	cmp	w8, #0x17
  4040b8:	b.hi	4040d0 <ferror@plt+0x2aa0>  // b.pmore
  4040bc:	mov	w9, #0x1f                  	// #31
  4040c0:	movk	w9, #0x80, lsl #16
  4040c4:	lsr	w8, w9, w8
  4040c8:	and	w0, w8, #0x1
  4040cc:	ret
  4040d0:	mov	w0, wzr
  4040d4:	ret
  4040d8:	sub	w8, w0, #0x41
  4040dc:	cmp	w8, #0x1a
  4040e0:	cset	w0, cc  // cc = lo, ul, last
  4040e4:	ret
  4040e8:	sub	w8, w0, #0x30
  4040ec:	cmp	w8, #0x36
  4040f0:	b.hi	404108 <ferror@plt+0x2ad8>  // b.pmore
  4040f4:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  4040f8:	movk	x9, #0x3ff
  4040fc:	lsr	x8, x9, x8
  404100:	and	w0, w8, #0x1
  404104:	ret
  404108:	mov	w0, wzr
  40410c:	ret
  404110:	sub	w8, w0, #0x41
  404114:	add	w9, w0, #0x20
  404118:	cmp	w8, #0x1a
  40411c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  404120:	ret
  404124:	sub	w8, w0, #0x61
  404128:	sub	w9, w0, #0x20
  40412c:	cmp	w8, #0x1a
  404130:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  404134:	ret
  404138:	stp	x29, x30, [sp, #-32]!
  40413c:	mov	x1, xzr
  404140:	str	x19, [sp, #16]
  404144:	mov	x29, sp
  404148:	bl	401620 <setlocale@plt>
  40414c:	cbz	x0, 404178 <ferror@plt+0x2b48>
  404150:	adrp	x1, 404000 <ferror@plt+0x29d0>
  404154:	add	x1, x1, #0xe42
  404158:	mov	x19, x0
  40415c:	bl	4014f0 <strcmp@plt>
  404160:	cbz	w0, 404180 <ferror@plt+0x2b50>
  404164:	adrp	x1, 404000 <ferror@plt+0x29d0>
  404168:	add	x1, x1, #0xe44
  40416c:	mov	x0, x19
  404170:	bl	4014f0 <strcmp@plt>
  404174:	cbz	w0, 404180 <ferror@plt+0x2b50>
  404178:	mov	w0, #0x1                   	// #1
  40417c:	b	404184 <ferror@plt+0x2b54>
  404180:	mov	w0, wzr
  404184:	ldr	x19, [sp, #16]
  404188:	ldp	x29, x30, [sp], #32
  40418c:	ret
  404190:	cmn	x0, #0x21
  404194:	b.hi	4041d0 <ferror@plt+0x2ba0>  // b.pmore
  404198:	stp	x29, x30, [sp, #-16]!
  40419c:	add	x0, x0, #0x20
  4041a0:	mov	x29, sp
  4041a4:	bl	4013f0 <malloc@plt>
  4041a8:	cbz	x0, 4041d8 <ferror@plt+0x2ba8>
  4041ac:	add	x10, x0, #0x10
  4041b0:	and	x10, x10, #0xffffffffffffffe0
  4041b4:	mov	x8, x0
  4041b8:	orr	x0, x10, #0x10
  4041bc:	mov	w9, wzr
  4041c0:	sub	w8, w0, w8
  4041c4:	sturb	w8, [x0, #-1]
  4041c8:	ldp	x29, x30, [sp], #16
  4041cc:	cbz	w9, 4041d4 <ferror@plt+0x2ba4>
  4041d0:	mov	x0, xzr
  4041d4:	ret
  4041d8:	mov	w9, #0x1                   	// #1
  4041dc:	ldp	x29, x30, [sp], #16
  4041e0:	cbnz	w9, 4041d0 <ferror@plt+0x2ba0>
  4041e4:	b	4041d4 <ferror@plt+0x2ba4>
  4041e8:	stp	x29, x30, [sp, #-16]!
  4041ec:	tst	x0, #0xf
  4041f0:	mov	x29, sp
  4041f4:	b.ne	404210 <ferror@plt+0x2be0>  // b.any
  4041f8:	tbz	w0, #4, 404208 <ferror@plt+0x2bd8>
  4041fc:	ldurb	w8, [x0, #-1]
  404200:	sub	x0, x0, x8
  404204:	bl	401530 <free@plt>
  404208:	ldp	x29, x30, [sp], #16
  40420c:	ret
  404210:	bl	4014b0 <abort@plt>
  404214:	stp	x29, x30, [sp, #-32]!
  404218:	str	x19, [sp, #16]
  40421c:	mov	x29, sp
  404220:	mov	w19, w0
  404224:	bl	401400 <wcwidth@plt>
  404228:	tbz	w0, #31, 40423c <ferror@plt+0x2c0c>
  40422c:	mov	w0, w19
  404230:	bl	4013b0 <iswcntrl@plt>
  404234:	cmp	w0, #0x0
  404238:	cset	w0, eq  // eq = none
  40423c:	ldr	x19, [sp, #16]
  404240:	ldp	x29, x30, [sp], #32
  404244:	ret
  404248:	stp	x29, x30, [sp, #-48]!
  40424c:	str	x21, [sp, #16]
  404250:	stp	x20, x19, [sp, #32]
  404254:	mov	x19, x1
  404258:	ldr	x21, [x1], #24
  40425c:	mov	x20, x0
  404260:	mov	x29, sp
  404264:	cmp	x21, x1
  404268:	b.ne	40427c <ferror@plt+0x2c4c>  // b.any
  40426c:	ldr	x2, [x19, #8]
  404270:	add	x21, x20, #0x18
  404274:	mov	x0, x21
  404278:	bl	401300 <memcpy@plt>
  40427c:	str	x21, [x20]
  404280:	ldr	x8, [x19, #8]
  404284:	str	x8, [x20, #8]
  404288:	ldrb	w8, [x19, #16]
  40428c:	strb	w8, [x20, #16]
  404290:	cbz	w8, 40429c <ferror@plt+0x2c6c>
  404294:	ldr	w8, [x19, #20]
  404298:	str	w8, [x20, #20]
  40429c:	ldp	x20, x19, [sp, #32]
  4042a0:	ldr	x21, [sp, #16]
  4042a4:	ldp	x29, x30, [sp], #48
  4042a8:	ret
  4042ac:	lsr	w8, w0, #3
  4042b0:	adrp	x9, 404000 <ferror@plt+0x29d0>
  4042b4:	and	x8, x8, #0x1c
  4042b8:	add	x9, x9, #0xe4c
  4042bc:	ldr	w8, [x9, x8]
  4042c0:	lsr	w8, w8, w0
  4042c4:	and	w0, w8, #0x1
  4042c8:	ret
  4042cc:	sub	sp, sp, #0x60
  4042d0:	stp	x29, x30, [sp, #64]
  4042d4:	str	x19, [sp, #80]
  4042d8:	add	x29, sp, #0x40
  4042dc:	mov	x19, x0
  4042e0:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4042e4:	cmp	x0, #0x2
  4042e8:	b.cc	40434c <ferror@plt+0x2d1c>  // b.lo, b.ul, b.last
  4042ec:	mov	x0, sp
  4042f0:	str	x19, [sp, #16]
  4042f4:	strb	wzr, [sp]
  4042f8:	stur	xzr, [sp, #4]
  4042fc:	strb	wzr, [sp, #12]
  404300:	bl	40377c <ferror@plt+0x214c>
  404304:	ldrb	w8, [sp, #32]
  404308:	cbz	w8, 404318 <ferror@plt+0x2ce8>
  40430c:	ldr	w8, [sp, #36]
  404310:	mov	x19, xzr
  404314:	cbz	w8, 404358 <ferror@plt+0x2d28>
  404318:	mov	x19, xzr
  40431c:	ldp	x9, x8, [sp, #16]
  404320:	mov	x0, sp
  404324:	add	x19, x19, #0x1
  404328:	strb	wzr, [sp, #12]
  40432c:	add	x8, x9, x8
  404330:	str	x8, [sp, #16]
  404334:	bl	40377c <ferror@plt+0x214c>
  404338:	ldrb	w9, [sp, #32]
  40433c:	ldr	w8, [sp, #36]
  404340:	cbz	w9, 40431c <ferror@plt+0x2cec>
  404344:	cbnz	w8, 40431c <ferror@plt+0x2cec>
  404348:	b	404358 <ferror@plt+0x2d28>
  40434c:	mov	x0, x19
  404350:	bl	401320 <strlen@plt>
  404354:	mov	x19, x0
  404358:	mov	x0, x19
  40435c:	ldr	x19, [sp, #80]
  404360:	ldp	x29, x30, [sp, #64]
  404364:	add	sp, sp, #0x60
  404368:	ret
  40436c:	nop
  404370:	stp	x29, x30, [sp, #-64]!
  404374:	mov	x29, sp
  404378:	stp	x19, x20, [sp, #16]
  40437c:	adrp	x20, 415000 <ferror@plt+0x139d0>
  404380:	add	x20, x20, #0xdf0
  404384:	stp	x21, x22, [sp, #32]
  404388:	adrp	x21, 415000 <ferror@plt+0x139d0>
  40438c:	add	x21, x21, #0xde8
  404390:	sub	x20, x20, x21
  404394:	mov	w22, w0
  404398:	stp	x23, x24, [sp, #48]
  40439c:	mov	x23, x1
  4043a0:	mov	x24, x2
  4043a4:	bl	4012b0 <mbrtowc@plt-0x40>
  4043a8:	cmp	xzr, x20, asr #3
  4043ac:	b.eq	4043d8 <ferror@plt+0x2da8>  // b.none
  4043b0:	asr	x20, x20, #3
  4043b4:	mov	x19, #0x0                   	// #0
  4043b8:	ldr	x3, [x21, x19, lsl #3]
  4043bc:	mov	x2, x24
  4043c0:	add	x19, x19, #0x1
  4043c4:	mov	x1, x23
  4043c8:	mov	w0, w22
  4043cc:	blr	x3
  4043d0:	cmp	x20, x19
  4043d4:	b.ne	4043b8 <ferror@plt+0x2d88>  // b.any
  4043d8:	ldp	x19, x20, [sp, #16]
  4043dc:	ldp	x21, x22, [sp, #32]
  4043e0:	ldp	x23, x24, [sp, #48]
  4043e4:	ldp	x29, x30, [sp], #64
  4043e8:	ret
  4043ec:	nop
  4043f0:	ret
  4043f4:	nop
  4043f8:	adrp	x2, 416000 <ferror@plt+0x149d0>
  4043fc:	mov	x1, #0x0                   	// #0
  404400:	ldr	x2, [x2, #432]
  404404:	b	401390 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404408 <.fini>:
  404408:	stp	x29, x30, [sp, #-16]!
  40440c:	mov	x29, sp
  404410:	ldp	x29, x30, [sp], #16
  404414:	ret
