module dec_5to32(a, b); 
  (* src = "../lib/dec_5to32.v:2" *) 
  input [4:0] a; 
  (* src = "../lib/dec_5to32.v:3" *) 
  output [31:0] b; 
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  assign b[5] = _10_ & a[0];
  assign b[4] = _10_ & _07_;
  assign _10_ = _09_ & _05_;
  assign _09_ = _02_ & a[2];
  assign b[3] = _08_ & a[0];
  assign b[2] = _08_ & _07_;
  assign _08_ = _04_ & a[1];
  assign b[1] = _06_ & a[0];
  assign b[0] = _06_ & _07_;
  assign _07_ = ~a[0];
  assign _06_ = _04_ & _05_;
  assign _05_ = ~a[1];
  assign _04_ = _02_ & _03_;
  assign _03_ = ~a[2];
  assign _02_ = _00_ & _01_;
  assign _01_ = ~a[3];
  assign _00_ = ~a[4];
  assign b[31] = _32_ & a[0];
  assign b[30] = _32_ & _07_;
  assign _32_ = _30_ & a[1];
  assign b[29] = _31_ & a[0];
  assign b[28] = _31_ & _07_;
  assign _31_ = _30_ & _05_;
  assign _30_ = _26_ & a[2];
  assign b[27] = _29_ & a[0];
  assign b[26] = _29_ & _07_;
  assign _29_ = _27_ & a[1];
  assign b[25] = _28_ & a[0];
  assign b[24] = _28_ & _07_;
  assign _28_ = _27_ & _05_;
  assign _27_ = _26_ & _03_;
  assign _26_ = a[4] & a[3];
  assign b[23] = _25_ & a[0];
  assign b[22] = _25_ & _07_;
  assign _25_ = _23_ & a[1];
  assign b[21] = _24_ & a[0];
  assign b[20] = _24_ & _07_;
  assign _24_ = _23_ & _05_;
  assign _23_ = _19_ & a[2];
  assign b[19] = _22_ & a[0];
  assign b[18] = _22_ & _07_;
  assign _22_ = _20_ & a[1];
  assign b[17] = _21_ & a[0];
  assign b[16] = _21_ & _07_;
  assign _21_ = _20_ & _05_;
  assign _20_ = _19_ & _03_;
  assign _19_ = a[4] & _01_;
  assign b[15] = _18_ & a[0];
  assign b[14] = _18_ & _07_;
  assign _18_ = _16_ & a[1];
  assign b[13] = _17_ & a[0];
  assign b[12] = _17_ & _07_;
  assign _17_ = _16_ & _05_;
  assign _16_ = _12_ & a[2];
  assign b[11] = _15_ & a[0];
  assign b[10] = _15_ & _07_;
  assign _15_ = _13_ & a[1];
  assign b[9] = _14_ & a[0];
  assign b[8] = _14_ & _07_;
  assign _14_ = _13_ & _05_;
  assign _13_ = _12_ & _03_;
  assign _12_ = _00_ & a[3];
  assign b[7] = _11_ & a[0];
  assign b[6] = _11_ & _07_;
  assign _11_ = _09_ & a[1];
endmodule