Timing Report Max Delay Analysis

SmartTime Version v11.9 SP6
Microsemi Corporation - Microsemi Libero Software Release v11.9 SP6 (Version 11.9.6.7)
Date: Fri Jan 22 17:10:14 2021


Design: top
Family: ProASIC3
Die: A3P1000
Package: 208 PQFP
Temperature Range: -55 - 125 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - -55 C
Max Operating Conditions: WORST - 1.425 V - 125 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               clk100MHz
Period (ns):                4.000
Frequency (MHz):            250.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      8.579

Clock Domain:               pll_clk_0/Core:GLA
Period (ns):                6.716
Frequency (MHz):            148.898
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      7.590

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain clk100MHz

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin clk100MHz_pad/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  pll_clk_0/Core:CLKA
  To:                    clk5MHz
  Delay (ns):            7.462
  Slack (ns):
  Arrival (ns):          8.579
  Required (ns):
  Clock to Out (ns):     8.579


Expanded Path 1
  From: pll_clk_0/Core:CLKA
  To: clk5MHz
  data required time                             N/C
  data arrival time                          -   8.579
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clk100MHz
               +     0.000          Clock source
  0.000                        clk100MHz (r)
               +     0.000          net: clk100MHz
  0.000                        clk100MHz_pad/U0/U0:PAD (r)
               +     1.117          cell: ADLIB:IOPAD_IN
  1.117                        clk100MHz_pad/U0/U0:Y (r)
               +     0.000          net: clk100MHz_c
  1.117                        pll_clk_0/Core:CLKA (r)
               +     2.202          cell: ADLIB:PLL
  3.319                        pll_clk_0/Core:GLA (f)
               +     1.089          net: GLA
  4.408                        clk5MHz_pad/U0/U1:D (f)
               +     0.696          cell: ADLIB:IOTRI_OB_EB
  5.104                        clk5MHz_pad/U0/U1:DOUT (f)
               +     0.000          net: clk5MHz_pad/U0/NET1
  5.104                        clk5MHz_pad/U0/U0:D (f)
               +     3.475          cell: ADLIB:IOPAD_TRI
  8.579                        clk5MHz_pad/U0/U0:PAD (f)
               +     0.000          net: clk5MHz
  8.579                        clk5MHz (f)
                                    
  8.579                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clk100MHz
               +     0.000          Clock source
  N/C                          clk100MHz (r)
                                    
  N/C                          clk5MHz (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain pll_clk_0/Core:GLA

SET Register to Register

Path 1
  From:                  div_fre_0/count[4]:CLK
  To:                    div_fre_0/clk_5k:D
  Delay (ns):            6.157
  Slack (ns):
  Arrival (ns):          7.152
  Required (ns):
  Setup (ns):            0.570
  Minimum Period (ns):   6.716

Path 2
  From:                  div_fre_0/count[4]:CLK
  To:                    div_fre_0/count[8]:D
  Delay (ns):            6.146
  Slack (ns):
  Arrival (ns):          7.141
  Required (ns):
  Setup (ns):            0.570
  Minimum Period (ns):   6.705

Path 3
  From:                  div_fre_0/count[4]:CLK
  To:                    div_fre_0/count[7]:D
  Delay (ns):            6.005
  Slack (ns):
  Arrival (ns):          7.000
  Required (ns):
  Setup (ns):            0.570
  Minimum Period (ns):   6.564

Path 4
  From:                  div_fre_0/count[4]:CLK
  To:                    div_fre_0/count[6]:D
  Delay (ns):            5.949
  Slack (ns):
  Arrival (ns):          6.944
  Required (ns):
  Setup (ns):            0.570
  Minimum Period (ns):   6.508

Path 5
  From:                  div_fre_0/count[2]:CLK
  To:                    div_fre_0/count[8]:D
  Delay (ns):            5.906
  Slack (ns):
  Arrival (ns):          6.901
  Required (ns):
  Setup (ns):            0.570
  Minimum Period (ns):   6.465


Expanded Path 1
  From: div_fre_0/count[4]:CLK
  To: div_fre_0/clk_5k:D
  data required time                             N/C
  data arrival time                          -   7.152
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pll_clk_0/Core:GLA
               +     0.000          Clock source
  0.000                        pll_clk_0/Core:GLA (r)
               +     0.995          net: GLA
  0.995                        div_fre_0/count[4]:CLK (r)
               +     0.779          cell: ADLIB:DFN1
  1.774                        div_fre_0/count[4]:Q (f)
               +     1.779          net: div_fre_0/count[4]
  3.553                        div_fre_0/count_RNIQIL5[8]:C (f)
               +     0.720          cell: ADLIB:OR3C
  4.273                        div_fre_0/count_RNIQIL5[8]:Y (r)
               +     1.512          net: div_fre_0/un1_countlto8_2
  5.785                        div_fre_0/clk_5k_RNO:A (r)
               +     0.998          cell: ADLIB:AX1B
  6.783                        div_fre_0/clk_5k_RNO:Y (r)
               +     0.369          net: div_fre_0/clk_5k_RNO
  7.152                        div_fre_0/clk_5k:D (r)
                                    
  7.152                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_clk_0/Core:GLA
               +     0.000          Clock source
  N/C                          pll_clk_0/Core:GLA (r)
               +     1.006          net: GLA
  N/C                          div_fre_0/clk_5k:CLK (r)
               -     0.570          Library setup time: ADLIB:DFN1
  N/C                          div_fre_0/clk_5k:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  div_fre_0/clk_5k:CLK
  To:                    clk1k
  Delay (ns):            6.584
  Slack (ns):
  Arrival (ns):          7.590
  Required (ns):
  Clock to Out (ns):     7.590


Expanded Path 1
  From: div_fre_0/clk_5k:CLK
  To: clk1k
  data required time                             N/C
  data arrival time                          -   7.590
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pll_clk_0/Core:GLA
               +     0.000          Clock source
  0.000                        pll_clk_0/Core:GLA (r)
               +     1.006          net: GLA
  1.006                        div_fre_0/clk_5k:CLK (r)
               +     0.779          cell: ADLIB:DFN1
  1.785                        div_fre_0/clk_5k:Q (f)
               +     1.714          net: clk1k_c
  3.499                        clk1k_pad/U0/U1:D (f)
               +     0.616          cell: ADLIB:IOTRI_OB_EB
  4.115                        clk1k_pad/U0/U1:DOUT (f)
               +     0.000          net: clk1k_pad/U0/NET1
  4.115                        clk1k_pad/U0/U0:D (f)
               +     3.475          cell: ADLIB:IOPAD_TRI
  7.590                        clk1k_pad/U0/U0:PAD (f)
               +     0.000          net: clk1k
  7.590                        clk1k (f)
                                    
  7.590                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_clk_0/Core:GLA
               +     0.000          Clock source
  N/C                          pll_clk_0/Core:GLA (r)
                                    
  N/C                          clk1k (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path

END SET Input to Output

----------------------------------------------------

Path set User Sets

