INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:22:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 load1/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.531ns (31.051%)  route 3.400ns (68.949%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=941, unset)          0.508     0.508    load1/data_tehb/control/clk
    SLICE_X21Y120        FDRE                                         r  load1/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load1/data_tehb/control/fullReg_reg/Q
                         net (fo=46, routed)          0.504     1.228    load1/data_tehb/control/fullReg_reg_0
    SLICE_X20Y119        LUT5 (Prop_lut5_I1_O)        0.043     1.271 f  load1/data_tehb/control/ltOp_carry__2_i_16/O
                         net (fo=7, routed)           0.300     1.571    load1/data_tehb/control/dataReg_reg[26]
    SLICE_X21Y120        LUT4 (Prop_lut4_I1_O)        0.043     1.614 r  load1/data_tehb/control/level4_c1[25]_i_11/O
                         net (fo=1, routed)           0.248     1.863    load1/data_tehb/control/level4_c1[25]_i_11_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I4_O)        0.043     1.906 r  load1/data_tehb/control/level4_c1[25]_i_8/O
                         net (fo=3, routed)           0.094     2.000    load1/data_tehb/control/level4_c1[25]_i_8_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.043 r  load1/data_tehb/control/level4_c1[9]_i_6/O
                         net (fo=22, routed)          0.262     2.305    load1/data_tehb/control/level4_c1[9]_i_6_n_0
    SLICE_X20Y118        LUT3 (Prop_lut3_I1_O)        0.043     2.348 r  load1/data_tehb/control/level4_c1[18]_i_3/O
                         net (fo=4, routed)           0.374     2.722    load5/data_tehb/control/level4_c1_reg[18]
    SLICE_X19Y118        LUT6 (Prop_lut6_I4_O)        0.043     2.765 r  load5/data_tehb/control/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.329     3.094    addf0/operator/ltOp_carry__2_0[0]
    SLICE_X17Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     3.356 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.356    addf0/operator/ltOp_carry__1_n_0
    SLICE_X17Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.405 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.405    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.532 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=82, routed)          0.207     3.739    load5/data_tehb/control/CO[0]
    SLICE_X17Y122        LUT6 (Prop_lut6_I0_O)        0.130     3.869 r  load5/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.097     3.967    addf0/operator/p_1_in[0]
    SLICE_X16Y122        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277     4.244 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.411     4.654    addf0/operator/RightShifterComponent/O[1]
    SLICE_X19Y123        LUT4 (Prop_lut4_I2_O)        0.126     4.780 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.185     4.965    load5/data_tehb/control/ps_c1_reg[3]_0
    SLICE_X18Y124        LUT5 (Prop_lut5_I3_O)        0.043     5.008 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=14, routed)          0.187     5.194    load5/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X18Y125        LUT3 (Prop_lut3_I2_O)        0.043     5.237 r  load5/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=12, routed)          0.201     5.439    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X19Y124        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=941, unset)          0.483     5.183    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y124        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X19Y124        FDRE (Setup_fdre_C_R)       -0.295     4.852    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                 -0.586    




