# Reading C:/Microsemi/Libero_SoC_v12.3/ModelSim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap IGLOO2 C:/Microsemi/Libero_SoC_v12.3/Designer/lib/modelsimpro/precompiled/vlog/smartfusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:40:52 on Jan 07,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Test/hdl/SCCB_CTRL.v 
# -- Compiling module SCCB_CTRL
# 
# Top level modules:
# 	SCCB_CTRL
# End time: 09:40:52 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:40:52 on Jan 07,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Test/component/work/sccb_design/sccb_design.v 
# -- Compiling module sccb_design
# 
# Top level modules:
# 	sccb_design
# End time: 09:40:52 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:40:52 on Jan 07,2021
# vlog -reportprogress 300 "+incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Test/stimulus" -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Test/stimulus/SCCB_tb.v 
# -- Compiling module SCCB_tb
# 
# Top level modules:
# 	SCCB_tb
# End time: 09:40:53 on Jan 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L IGLOO2 -L presynth -t 1fs presynth.SCCB_tb 
# Start time: 09:40:53 on Jan 07,2021
# //  ModelSim Microsemi 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading presynth.SCCB_tb
# Loading presynth.SCCB_CTRL
run
run
run
run
run
restart
add wave -position end  sim:/SCCB_tb/S0/XCLK_FREQ
add wave -position end  sim:/SCCB_tb/S0/SCCB_CLK_FREQ
add wave -position end  sim:/SCCB_tb/S0/SCCB_CLK_PERIOD
add wave -position end  sim:/SCCB_tb/S0/SCCB_MID_AMT
add wave -position end  sim:/SCCB_tb/S0/XCLK
add wave -position end  sim:/SCCB_tb/S0/RST_N
add wave -position end  sim:/SCCB_tb/S0/SCCB_CLK_CNTR
add wave -position end  sim:/SCCB_tb/S0/SCCB_CLK
add wave -position end  sim:/SCCB_tb/S0/SCCB_MID_PULSE
add wave -position end  sim:/SCCB_tb/S0/step
add wave -position end  sim:/SCCB_tb/S0/idle
add wave -position end  sim:/SCCB_tb/S0/data_send
add wave -position end  sim:/SCCB_tb/S0/sccb_clk_step
run
run
# End time: 10:34:22 on Jan 08,2021, Elapsed time: 24:53:29
# Errors: 8, Warnings: 0
