<stg><name>dateport_C3_conv</name>


<trans_list>

<trans id="347" from="1" to="2">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="2" to="5">
<condition id="176">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="2" to="3">
<condition id="178">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="3" to="2">
<condition id="180">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="3" to="4">
<condition id="182">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="4" to="3">
<condition id="184">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="4" to="4">
<condition id="186">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="5" to="33">
<condition id="240">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="5" to="6">
<condition id="268">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="6" to="7">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="7" to="8">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="8" to="9">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="9" to="10">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="10" to="11">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="11" to="12">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="12" to="13">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="13" to="14">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="14" to="15">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="15" to="16">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="16" to="17">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="17" to="18">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="18" to="19">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="19" to="20">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="20" to="21">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="21" to="22">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="22" to="23">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="23" to="24">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="24" to="25">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="25" to="26">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="26" to="27">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="27" to="28">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="28" to="29">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="29" to="30">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="30" to="31">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="31" to="32">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="32" to="5">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="33" to="34">
<condition id="219">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="34" to="35">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="35" to="33">
<condition id="224">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="35" to="36">
<condition id="226">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="36" to="35">
<condition id="228">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="36" to="37">
<condition id="229">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="37" to="38">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="38" to="39">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="39" to="40">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="40" to="41">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="41" to="42">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="42" to="43">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="43" to="44">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="44" to="36">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_3, %.preheader20 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond3 = icmp eq i5 %i, -16

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i_3 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %.preheader14, label %.preheader20.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader20.preheader:0  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="9" op_0_bw="8">
<![CDATA[
.preheader20.preheader:1  %p_shl_cast = zext i8 %tmp to i9

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader20.preheader:2  %tmp_35 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="9" op_0_bw="6">
<![CDATA[
.preheader20.preheader:3  %p_shl10_cast = zext i6 %tmp_35 to i9

]]></node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader20.preheader:4  %C3_v_addr1 = add i9 %p_shl10_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="C3_v_addr1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:5  br label %.preheader20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader20:0  %j = phi i4 [ 0, %.preheader20.preheader ], [ %j_3, %.preheader19 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader20:1  %exitcond5 = icmp eq i4 %j, -6

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader20:3  %j_3 = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:4  br i1 %exitcond5, label %.loopexit, label %.preheader19.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="9" op_0_bw="4">
<![CDATA[
.preheader19.preheader:0  %tmp_20_trn_cast = zext i4 %j to i9

]]></node>
<StgValue><ssdm name="tmp_20_trn_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader19.preheader:1  %C3_v_addr7 = add i9 %C3_v_addr1, %tmp_20_trn_cast

]]></node>
<StgValue><ssdm name="C3_v_addr7"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader19.preheader:2  %tmp_64 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %C3_v_addr7, i3 0)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="12">
<![CDATA[
.preheader19.preheader:3  %p_shl5 = zext i12 %tmp_64 to i32

]]></node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader19.preheader:4  %tmp_65 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %C3_v_addr7, i1 false)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="10">
<![CDATA[
.preheader19.preheader:5  %p_shl6 = zext i10 %tmp_65 to i32

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19.preheader:6  %C3_v_addr8 = add i32 %p_shl6, %p_shl5

]]></node>
<StgValue><ssdm name="C3_v_addr8"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:7  br label %.preheader19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader19:0  %k = phi i4 [ %k_3, %1 ], [ 0, %.preheader19.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:1  %exitcond9 = icmp eq i4 %k, -6

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:3  %k_3 = add i4 %k, 1

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:4  br i1 %exitcond9, label %.preheader20, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="4">
<![CDATA[
:0  %tmp_23_trn = zext i4 %k to i32

]]></node>
<StgValue><ssdm name="tmp_23_trn"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C3_v_addr10 = add i32 %C3_v_addr8, %tmp_23_trn

]]></node>
<StgValue><ssdm name="C3_v_addr10"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_68 = zext i32 %C3_v_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C3_v_addr = getelementptr [1600 x float]* @C3_v, i64 0, i64 %tmp_68

]]></node>
<StgValue><ssdm name="C3_v_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %C3_v_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader14:0  %indvar_flatten1 = phi i16 [ %indvar_flatten_next3, %.preheader18 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader14:1  %i_1 = phi i5 [ %i_1_mid2, %.preheader18 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader14:2  %indvar_flatten2 = phi i12 [ %indvar_flatten_next2, %.preheader18 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader14:3  %j_1 = phi i3 [ %j_1_mid2, %.preheader18 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader14:4  %indvar_flatten3 = phi i10 [ %indvar_flatten_next1, %.preheader18 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader14:5  %k_1 = phi i4 [ %k_1_mid2, %.preheader18 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader14:6  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader18 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader14:7  %m = phi i4 [ %m_mid2, %.preheader18 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader14:8  %n = phi i3 [ %n_1, %.preheader18 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader14:9  %exitcond_flatten3 = icmp eq i16 %indvar_flatten1, -17536

]]></node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader14:10  %indvar_flatten_next3 = add i16 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:11  br i1 %exitcond_flatten3, label %.preheader13, label %.preheader18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader18:2  %exitcond_flatten = icmp eq i12 %indvar_flatten2, -1096

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader18:3  %j_1_mid = select i1 %exitcond_flatten, i3 0, i3 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:4  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:5  %exitcond4 = icmp eq i3 %n, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:6  %exitcond4_mid = and i1 %exitcond4, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond4_mid"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader18:7  %exitcond_flatten1 = icmp eq i7 %indvar_flatten, 50

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:8  %exitcond_flatten_mid = and i1 %exitcond_flatten1, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18:9  %exitcond_flatten2 = icmp eq i10 %indvar_flatten3, 500

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:10  %exitcond_flatten15_mid = and i1 %exitcond_flatten2, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_flatten15_mid"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:11  %i_s = add i5 1, %i_1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:12  %i_1_mid2 = select i1 %exitcond_flatten, i5 %i_s, i5 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:15  %tmp_36 = or i1 %exitcond_flatten15_mid, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:17  %exitcond_flatten15_not = xor i1 %exitcond_flatten2, true

]]></node>
<StgValue><ssdm name="exitcond_flatten15_not"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:18  %not_exitcond_flatten15_mid = or i1 %exitcond_flatten, %exitcond_flatten15_not

]]></node>
<StgValue><ssdm name="not_exitcond_flatten15_mid"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:19  %exitcond4_mid1 = and i1 %exitcond4_mid, %not_exitcond_flatten15_mid

]]></node>
<StgValue><ssdm name="exitcond4_mid1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:20  %exitcond_flatten_mid1 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten15_mid

]]></node>
<StgValue><ssdm name="exitcond_flatten_mid1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:27  %not_exitcond_flatten_mid = xor i1 %exitcond_flatten_mid1, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18:146  %indvar_flatten13_op = add i10 1, %indvar_flatten3

]]></node>
<StgValue><ssdm name="indvar_flatten13_op"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader18:147  %indvar_flatten_next1 = select i1 %tmp_36, i10 1, i10 %indvar_flatten13_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader18:148  %indvar_flatten33_op = add i12 1, %indvar_flatten2

]]></node>
<StgValue><ssdm name="indvar_flatten33_op"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader18:149  %indvar_flatten_next2 = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten33_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten15_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:13  %j_4 = add i3 1, %j_1_mid

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader18:16  %k_1_mid = select i1 %tmp_36, i4 0, i4 %k_1

]]></node>
<StgValue><ssdm name="k_1_mid"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader18:21  %j_1_mid2 = select i1 %exitcond_flatten15_mid, i3 %j_4, i3 %j_1_mid

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:22  %k_5 = add i4 1, %k_1_mid

]]></node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:24  %tmp_37 = or i1 %exitcond_flatten_mid1, %exitcond_flatten15_mid

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:25  %tmp_38 = or i1 %tmp_37, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader18:26  %m_mid1 = select i1 %tmp_38, i4 0, i4 %m

]]></node>
<StgValue><ssdm name="m_mid1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:28  %exitcond4_mid2 = and i1 %exitcond4_mid1, %not_exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="exitcond4_mid2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader18:29  %k_1_mid2 = select i1 %exitcond_flatten_mid1, i4 %k_5, i4 %k_1_mid

]]></node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:30  %m_1 = add i4 1, %m_mid1

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:32  %tmp_39 = or i1 %exitcond4_mid2, %exitcond_flatten_mid1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:33  %tmp_40 = or i1 %tmp_39, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader18:34  %n_mid2 = select i1 %tmp_40, i3 0, i3 %n

]]></node>
<StgValue><ssdm name="n_mid2"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader18:35  %m_mid2 = select i1 %exitcond4_mid2, i4 %m_1, i4 %m_mid1

]]></node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="4" op_0_bw="3">
<![CDATA[
.preheader18:43  %tmp_38_cast4 = zext i3 %n_mid2 to i4

]]></node>
<StgValue><ssdm name="tmp_38_cast4"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:44  %tmp_s = add i4 %k_1_mid2, %tmp_38_cast4

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:45  %tmp_20 = sub i3 -4, %n_mid2

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="9" op_0_bw="4">
<![CDATA[
.preheader18:46  %tmp_24_trn_cast = zext i4 %k_1_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_24_trn_cast"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader18:47  %tmp_41 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_1_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="9" op_0_bw="8">
<![CDATA[
.preheader18:48  %p_shl11_cast = zext i8 %tmp_41 to i9

]]></node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader18:49  %tmp_42 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_1_mid2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="9" op_0_bw="6">
<![CDATA[
.preheader18:50  %p_shl12_cast = zext i6 %tmp_42 to i9

]]></node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader18:51  %C3_v_addr2 = add i9 %p_shl11_cast, %p_shl12_cast

]]></node>
<StgValue><ssdm name="C3_v_addr2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader18:52  %C3_v_addr3 = add i9 %tmp_24_trn_cast, %C3_v_addr2

]]></node>
<StgValue><ssdm name="C3_v_addr3"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="10" op_0_bw="3">
<![CDATA[
.preheader18:63  %tmp_21_trn_cast = zext i3 %j_1_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_21_trn_cast"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="9" op_0_bw="4">
<![CDATA[
.preheader18:64  %tmp_32_trn_cast = zext i4 %tmp_s to i9

]]></node>
<StgValue><ssdm name="tmp_32_trn_cast"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader18:65  %tmp_46 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %j_1_mid2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="7">
<![CDATA[
.preheader18:66  %p_shl15_cast = zext i7 %tmp_46 to i8

]]></node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader18:67  %tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_1_mid2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="4">
<![CDATA[
.preheader18:68  %p_shl16_cast = zext i4 %tmp_47 to i8

]]></node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader18:69  %S2_y_addr5 = sub i8 %p_shl15_cast, %p_shl16_cast

]]></node>
<StgValue><ssdm name="S2_y_addr5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="9" op_0_bw="8">
<![CDATA[
.preheader18:70  %S2_y_addr5_cast = sext i8 %S2_y_addr5 to i9

]]></node>
<StgValue><ssdm name="S2_y_addr5_cast"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader18:71  %S2_y_addr6 = add i9 %tmp_32_trn_cast, %S2_y_addr5_cast

]]></node>
<StgValue><ssdm name="S2_y_addr6"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader18:81  %C3_mapData_addr1 = sub i9 %p_shl11_cast, %p_shl12_cast

]]></node>
<StgValue><ssdm name="C3_mapData_addr1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="10" op_0_bw="9">
<![CDATA[
.preheader18:82  %C3_mapData_addr1_cast = sext i9 %C3_mapData_addr1 to i10

]]></node>
<StgValue><ssdm name="C3_mapData_addr1_cast"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18:83  %C3_mapData_addr2 = add i10 %tmp_21_trn_cast, %C3_mapData_addr1_cast

]]></node>
<StgValue><ssdm name="C3_mapData_addr2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:84  %C3_mapData_addr2_cast = sext i10 %C3_mapData_addr2 to i32

]]></node>
<StgValue><ssdm name="C3_mapData_addr2_cast"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="3">
<![CDATA[
.preheader18:85  %tmp_34_trn = zext i3 %tmp_20 to i32

]]></node>
<StgValue><ssdm name="tmp_34_trn"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader18:86  %tmp_51 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C3_mapData_addr2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:87  %p_shl4 = sext i12 %tmp_51 to i32

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:88  %C3_mapData_addr3 = add i32 %p_shl4, %C3_mapData_addr2_cast

]]></node>
<StgValue><ssdm name="C3_mapData_addr3"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:89  %C3_mapData_addr4 = add i32 %tmp_34_trn, %C3_mapData_addr3

]]></node>
<StgValue><ssdm name="C3_mapData_addr4"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:143  %n_1 = add i3 1, %n_mid2

]]></node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader18:144  %indvar_flatten_op = add i7 1, %indvar_flatten

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader18:145  %indvar_flatten_next = select i1 %tmp_38, i7 1, i7 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="159" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:36  %tmp_67_1 = add i4 1, %m_mid2

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="4">
<![CDATA[
.preheader18:53  %tmp_30_trn = zext i4 %m_mid2 to i32

]]></node>
<StgValue><ssdm name="tmp_30_trn"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader18:54  %tmp_43 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %C3_v_addr3, i3 0)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:55  %p_shl = zext i12 %tmp_43 to i32

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader18:56  %tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %C3_v_addr3, i1 false)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:57  %p_shl1 = zext i10 %tmp_44 to i32

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:58  %C3_v_addr4 = add i32 %p_shl, %p_shl1

]]></node>
<StgValue><ssdm name="C3_v_addr4"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:59  %C3_v_addr5 = add i32 %tmp_30_trn, %C3_v_addr4

]]></node>
<StgValue><ssdm name="C3_v_addr5"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:60  %tmp_45 = zext i32 %C3_v_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:61  %C3_v_addr_2 = getelementptr [1600 x float]* @C3_v, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="C3_v_addr_2"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader18:72  %tmp_48 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %S2_y_addr6, i4 0)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:73  %p_shl2 = sext i13 %tmp_48 to i32

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader18:74  %tmp_49 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %S2_y_addr6, i1 false)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:75  %p_shl3 = sext i10 %tmp_49 to i32

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:76  %S2_y_addr7 = sub i32 %p_shl2, %p_shl3

]]></node>
<StgValue><ssdm name="S2_y_addr7"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:77  %S2_y_addr8 = add i32 %tmp_30_trn, %S2_y_addr7

]]></node>
<StgValue><ssdm name="S2_y_addr8"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:78  %tmp_50 = zext i32 %S2_y_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:79  %S2_y_addr = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="S2_y_addr"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:80  %S2_y_load = load float* %S2_y_addr, align 4

]]></node>
<StgValue><ssdm name="S2_y_load"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:90  %tmp_52 = shl i32 %C3_mapData_addr4, 2

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:91  %C3_mapData_addr5 = add i32 %tmp_52, %C3_mapData_addr4

]]></node>
<StgValue><ssdm name="C3_mapData_addr5"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:92  %C3_mapData_addr6 = add i32 4, %C3_mapData_addr5

]]></node>
<StgValue><ssdm name="C3_mapData_addr6"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:93  %tmp_53 = zext i32 %C3_mapData_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:94  %C3_mapData_addr = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="C3_mapData_addr"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:95  %C3_mapData_load = load float* %C3_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="4">
<![CDATA[
.preheader18:98  %tmp_68_1_trn = zext i4 %tmp_67_1 to i32

]]></node>
<StgValue><ssdm name="tmp_68_1_trn"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:99  %S2_y_addr9 = add i32 %tmp_68_1_trn, %S2_y_addr7

]]></node>
<StgValue><ssdm name="S2_y_addr9"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:100  %tmp_54 = zext i32 %S2_y_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:101  %S2_y_addr_1 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="S2_y_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:102  %S2_y_load_1 = load float* %S2_y_addr_1, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:103  %C3_mapData_addr7 = add i32 3, %C3_mapData_addr5

]]></node>
<StgValue><ssdm name="C3_mapData_addr7"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:104  %tmp_55 = zext i32 %C3_mapData_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:105  %C3_mapData_addr_1 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_55

]]></node>
<StgValue><ssdm name="C3_mapData_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:106  %C3_mapData_load_1 = load float* %C3_mapData_addr_1, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="193" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:37  %tmp_67_2 = add i4 2, %m_mid2

]]></node>
<StgValue><ssdm name="tmp_67_2"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:38  %tmp_67_3 = add i4 3, %m_mid2

]]></node>
<StgValue><ssdm name="tmp_67_3"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:39  %tmp_67_4 = add i4 4, %m_mid2

]]></node>
<StgValue><ssdm name="tmp_67_4"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:80  %S2_y_load = load float* %S2_y_addr, align 4

]]></node>
<StgValue><ssdm name="S2_y_load"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:95  %C3_mapData_load = load float* %C3_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:96  %tmp_21 = fmul float %S2_y_load, %C3_mapData_load

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:102  %S2_y_load_1 = load float* %S2_y_addr_1, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:106  %C3_mapData_load_1 = load float* %C3_mapData_addr_1, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_1"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="4">
<![CDATA[
.preheader18:109  %tmp_68_2_trn = zext i4 %tmp_67_2 to i32

]]></node>
<StgValue><ssdm name="tmp_68_2_trn"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:110  %S2_y_addr2 = add i32 %tmp_68_2_trn, %S2_y_addr7

]]></node>
<StgValue><ssdm name="S2_y_addr2"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:111  %tmp_56 = zext i32 %S2_y_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:112  %S2_y_addr_2 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="S2_y_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:113  %S2_y_load_2 = load float* %S2_y_addr_2, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_2"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:114  %C3_mapData_addr8 = add i32 2, %C3_mapData_addr5

]]></node>
<StgValue><ssdm name="C3_mapData_addr8"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:115  %tmp_57 = zext i32 %C3_mapData_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:116  %C3_mapData_addr_2 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="C3_mapData_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:117  %C3_mapData_load_2 = load float* %C3_mapData_addr_2, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_2"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="4">
<![CDATA[
.preheader18:120  %tmp_68_3_trn = zext i4 %tmp_67_3 to i32

]]></node>
<StgValue><ssdm name="tmp_68_3_trn"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:121  %S2_y_addr3 = add i32 %tmp_68_3_trn, %S2_y_addr7

]]></node>
<StgValue><ssdm name="S2_y_addr3"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:122  %tmp_58 = zext i32 %S2_y_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:123  %S2_y_addr_3 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="S2_y_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:124  %S2_y_load_3 = load float* %S2_y_addr_3, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_3"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:125  %C3_mapData_addr9 = add i32 1, %C3_mapData_addr5

]]></node>
<StgValue><ssdm name="C3_mapData_addr9"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:126  %tmp_59 = zext i32 %C3_mapData_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:127  %C3_mapData_addr_3 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_59

]]></node>
<StgValue><ssdm name="C3_mapData_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:128  %C3_mapData_load_3 = load float* %C3_mapData_addr_3, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_3"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="4">
<![CDATA[
.preheader18:131  %tmp_68_4_trn = zext i4 %tmp_67_4 to i32

]]></node>
<StgValue><ssdm name="tmp_68_4_trn"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:132  %S2_y_addr4 = add i32 %tmp_68_4_trn, %S2_y_addr7

]]></node>
<StgValue><ssdm name="S2_y_addr4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="221" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:96  %tmp_21 = fmul float %S2_y_load, %C3_mapData_load

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:107  %tmp_71_1 = fmul float %S2_y_load_1, %C3_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:113  %S2_y_load_2 = load float* %S2_y_addr_2, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_2"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:117  %C3_mapData_load_2 = load float* %C3_mapData_addr_2, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_2"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:124  %S2_y_load_3 = load float* %S2_y_addr_3, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_3"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:128  %C3_mapData_load_3 = load float* %C3_mapData_addr_3, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_3"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:133  %tmp_60 = zext i32 %S2_y_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:134  %S2_y_addr_4 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="S2_y_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:135  %S2_y_load_4 = load float* %S2_y_addr_4, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_4"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:136  %tmp_61 = zext i32 %C3_mapData_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:137  %C3_mapData_addr_4 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="C3_mapData_addr_4"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:138  %C3_mapData_load_4 = load float* %C3_mapData_addr_4, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="233" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:96  %tmp_21 = fmul float %S2_y_load, %C3_mapData_load

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:107  %tmp_71_1 = fmul float %S2_y_load_1, %C3_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:118  %tmp_71_2 = fmul float %S2_y_load_2, %C3_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_71_2"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:135  %S2_y_load_4 = load float* %S2_y_addr_4, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_4"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:138  %C3_mapData_load_4 = load float* %C3_mapData_addr_4, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="238" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:62  %C3_v_load = load float* %C3_v_addr_2, align 4

]]></node>
<StgValue><ssdm name="C3_v_load"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:96  %tmp_21 = fmul float %S2_y_load, %C3_mapData_load

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:107  %tmp_71_1 = fmul float %S2_y_load_1, %C3_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:118  %tmp_71_2 = fmul float %S2_y_load_2, %C3_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_71_2"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:129  %tmp_71_3 = fmul float %S2_y_load_3, %C3_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_71_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="243" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:62  %C3_v_load = load float* %C3_v_addr_2, align 4

]]></node>
<StgValue><ssdm name="C3_v_load"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:97  %tmp_22 = fadd float %C3_v_load, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:107  %tmp_71_1 = fmul float %S2_y_load_1, %C3_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:118  %tmp_71_2 = fmul float %S2_y_load_2, %C3_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_71_2"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:129  %tmp_71_3 = fmul float %S2_y_load_3, %C3_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_71_3"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:139  %tmp_71_4 = fmul float %S2_y_load_4, %C3_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_71_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="249" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:97  %tmp_22 = fadd float %C3_v_load, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:118  %tmp_71_2 = fmul float %S2_y_load_2, %C3_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_71_2"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:129  %tmp_71_3 = fmul float %S2_y_load_3, %C3_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_71_3"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:139  %tmp_71_4 = fmul float %S2_y_load_4, %C3_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_71_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="253" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:97  %tmp_22 = fadd float %C3_v_load, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:129  %tmp_71_3 = fmul float %S2_y_load_3, %C3_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_71_3"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:139  %tmp_71_4 = fmul float %S2_y_load_4, %C3_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_71_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="256" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:97  %tmp_22 = fadd float %C3_v_load, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:139  %tmp_71_4 = fmul float %S2_y_load_4, %C3_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_71_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="258" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:97  %tmp_22 = fadd float %C3_v_load, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:108  %tmp_72_1 = fadd float %tmp_22, %tmp_71_1

]]></node>
<StgValue><ssdm name="tmp_72_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="260" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:108  %tmp_72_1 = fadd float %tmp_22, %tmp_71_1

]]></node>
<StgValue><ssdm name="tmp_72_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="261" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:108  %tmp_72_1 = fadd float %tmp_22, %tmp_71_1

]]></node>
<StgValue><ssdm name="tmp_72_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="262" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:108  %tmp_72_1 = fadd float %tmp_22, %tmp_71_1

]]></node>
<StgValue><ssdm name="tmp_72_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="263" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:108  %tmp_72_1 = fadd float %tmp_22, %tmp_71_1

]]></node>
<StgValue><ssdm name="tmp_72_1"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:119  %tmp_72_2 = fadd float %tmp_72_1, %tmp_71_2

]]></node>
<StgValue><ssdm name="tmp_72_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="265" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:119  %tmp_72_2 = fadd float %tmp_72_1, %tmp_71_2

]]></node>
<StgValue><ssdm name="tmp_72_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="266" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:119  %tmp_72_2 = fadd float %tmp_72_1, %tmp_71_2

]]></node>
<StgValue><ssdm name="tmp_72_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="267" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:119  %tmp_72_2 = fadd float %tmp_72_1, %tmp_71_2

]]></node>
<StgValue><ssdm name="tmp_72_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="268" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:119  %tmp_72_2 = fadd float %tmp_72_1, %tmp_71_2

]]></node>
<StgValue><ssdm name="tmp_72_2"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:130  %tmp_72_3 = fadd float %tmp_72_2, %tmp_71_3

]]></node>
<StgValue><ssdm name="tmp_72_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="270" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:130  %tmp_72_3 = fadd float %tmp_72_2, %tmp_71_3

]]></node>
<StgValue><ssdm name="tmp_72_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="271" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:130  %tmp_72_3 = fadd float %tmp_72_2, %tmp_71_3

]]></node>
<StgValue><ssdm name="tmp_72_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="272" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:130  %tmp_72_3 = fadd float %tmp_72_2, %tmp_71_3

]]></node>
<StgValue><ssdm name="tmp_72_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="273" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:130  %tmp_72_3 = fadd float %tmp_72_2, %tmp_71_3

]]></node>
<StgValue><ssdm name="tmp_72_3"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %tmp_72_4 = fadd float %tmp_72_3, %tmp_71_4

]]></node>
<StgValue><ssdm name="tmp_72_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="275" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %tmp_72_4 = fadd float %tmp_72_3, %tmp_71_4

]]></node>
<StgValue><ssdm name="tmp_72_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="276" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %tmp_72_4 = fadd float %tmp_72_3, %tmp_71_4

]]></node>
<StgValue><ssdm name="tmp_72_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="277" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %tmp_72_4 = fadd float %tmp_72_3, %tmp_71_4

]]></node>
<StgValue><ssdm name="tmp_72_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_L_C3_conv_label1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48000, i64 48000, i64 48000) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:14  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C3_conv_label1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:23  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C3_conv_label1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:31  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_C3_conv_label1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:40  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader18:41  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader18:42  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %tmp_72_4 = fadd float %tmp_72_3, %tmp_71_4

]]></node>
<StgValue><ssdm name="tmp_72_4"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader18:141  store float %tmp_72_4, float* %C3_v_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader18:142  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str5, i32 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="0">
<![CDATA[
.preheader18:150  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="290" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_2 = phi i5 [ 0, %.preheader14 ], [ %i_4, %.preheader12 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:1  %exitcond2 = icmp eq i5 %i_2, -16

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:3  %i_4 = add i5 %i_2, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond2, label %3, label %.preheader12.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="5">
<![CDATA[
.preheader12.preheader:0  %tmp_19 = zext i5 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:1  %C3_bias_addr = getelementptr [16 x float]* @C3_bias, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="C3_bias_addr"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader:2  %C3_bias_load = load float* %C3_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C3_bias_load"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="299" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader:2  %C3_bias_load = load float* %C3_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C3_bias_load"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader12.preheader:3  %tmp_62 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="9" op_0_bw="8">
<![CDATA[
.preheader12.preheader:4  %p_shl25_cast = zext i8 %tmp_62 to i9

]]></node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader12.preheader:5  %tmp_63 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="9" op_0_bw="6">
<![CDATA[
.preheader12.preheader:6  %p_shl26_cast = zext i6 %tmp_63 to i9

]]></node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:7  %C3_v_addr9 = add i9 %p_shl26_cast, %p_shl25_cast

]]></node>
<StgValue><ssdm name="C3_v_addr9"/></StgValue>
</operation>

<operation id="305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:8  br label %.preheader12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader12:0  %j_2 = phi i4 [ 0, %.preheader12.preheader ], [ %j_5, %.preheader ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:1  %exitcond1 = icmp eq i4 %j_2, -6

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:3  %j_5 = add i4 %j_2, 1

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %exitcond1, label %.preheader13, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_22_trn_cast = zext i4 %j_2 to i9

]]></node>
<StgValue><ssdm name="tmp_22_trn_cast"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %C3_v_addr6 = add i9 %C3_v_addr9, %tmp_22_trn_cast

]]></node>
<StgValue><ssdm name="C3_v_addr6"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:2  %tmp_66 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %C3_v_addr6, i3 0)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader:3  %p_shl7 = zext i12 %tmp_66 to i32

]]></node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %tmp_67 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %C3_v_addr6, i1 false)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %p_shl8 = zext i10 %tmp_67 to i32

]]></node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="317" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %C3_v_addr11 = add i32 %p_shl8, %p_shl7

]]></node>
<StgValue><ssdm name="C3_v_addr11"/></StgValue>
</operation>

<operation id="318" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="319" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %k_2 = phi i4 [ %k_4, %2 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %k_2, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %k_4 = add i4 %k_2, 1

]]></node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="323" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader12, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="4">
<![CDATA[
:0  %tmp_25_trn = zext i4 %k_2 to i32

]]></node>
<StgValue><ssdm name="tmp_25_trn"/></StgValue>
</operation>

<operation id="325" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C3_v_addr12 = add i32 %tmp_25_trn, %C3_v_addr11

]]></node>
<StgValue><ssdm name="C3_v_addr12"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_69 = zext i32 %C3_v_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="327" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C3_v_addr_1 = getelementptr [1600 x float]* @C3_v, i64 0, i64 %tmp_69

]]></node>
<StgValue><ssdm name="C3_v_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="11">
<![CDATA[
:4  %C3_v_load_1 = load float* %C3_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="C3_v_load_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="329" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="11">
<![CDATA[
:4  %C3_v_load_1 = load float* %C3_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="C3_v_load_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="330" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C3_v_load_1, %C3_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="331" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C3_v_load_1, %C3_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="332" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C3_v_load_1, %C3_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="333" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C3_v_load_1, %C3_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="334" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C3_v_load_1, %C3_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="335" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32">
<![CDATA[
:6  %temp_to_int = bitcast float %temp to i32

]]></node>
<StgValue><ssdm name="temp_to_int"/></StgValue>
</operation>

<operation id="336" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="337" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_70 = trunc i32 %temp_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="338" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs = icmp ne i8 %tmp_18, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="339" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %notrhs = icmp eq i23 %tmp_70, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="340" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_24 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="341" st_id="43" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_25 = fcmp ogt float %temp, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="342" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_26 = and i1 %tmp_24, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="343" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %temp_1 = select i1 %tmp_26, float %temp, float 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="344" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %C3_y_addr = getelementptr [1600 x float]* @C3_y, i64 0, i64 %tmp_69

]]></node>
<StgValue><ssdm name="C3_y_addr"/></StgValue>
</operation>

<operation id="345" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:16  store float %temp_1, float* %C3_y_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
