read_verilog top.v
synth_xilinx
select -assert-count 3 r:INIT=1'0
