# do rs.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:15:01 on Oct 18,2024
# vcom -work work rs.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package maxii_atom_pack
# -- Loading package maxii_components
# -- Compiling entity d_trigger_pov
# -- Compiling architecture structure of d_trigger_pov
# End time: 01:15:01 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:15:01 on Oct 18,2024
# vcom -work work Waveform6.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_trigger_pov_vhd_vec_tst
# -- Compiling architecture d_trigger_pov_arch of d_trigger_pov_vhd_vec_tst
# End time: 01:15:01 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -c -t 1ps -L maxii -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.d_trigger_pov_vhd_vec_tst 
# Start time: 01:15:01 on Oct 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.d_trigger_pov_vhd_vec_tst(d_trigger_pov_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work.d_trigger_pov(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)#1
# Loading maxii.maxii_lcell(vital_le_atom)#1
# Loading maxii.maxii_asynch_lcell(vital_le)#1
# Loading maxii.maxii_lcell_register(vital_le_reg)#1
# Loading maxii.maxii_io(behave)#2
# after#32
# End time: 01:15:03 on Oct 18,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
