{
  "module_name": "qcom,gpucc-sm6350.h",
  "hash_id": "b367508a3050ec08f535d928bd42a8578ad321b96b9b376e672fd57218c60d0f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gpucc-sm6350.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM6350_H\n#define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM6350_H\n\n \n#define GPU_CC_PLL0\t\t\t\t\t\t0\n#define GPU_CC_PLL1\t\t\t\t\t\t1\n#define GPU_CC_ACD_AHB_CLK\t\t\t\t\t2\n#define GPU_CC_ACD_CXO_CLK\t\t\t\t\t3\n#define GPU_CC_AHB_CLK\t\t\t\t\t\t4\n#define GPU_CC_CRC_AHB_CLK\t\t\t\t\t5\n#define GPU_CC_CX_GFX3D_CLK\t\t\t\t\t6\n#define GPU_CC_CX_GFX3D_SLV_CLK\t\t\t\t\t7\n#define GPU_CC_CX_GMU_CLK\t\t\t\t\t8\n#define GPU_CC_CX_SNOC_DVM_CLK\t\t\t\t\t9\n#define GPU_CC_CXO_AON_CLK\t\t\t\t\t10\n#define GPU_CC_CXO_CLK\t\t\t\t\t\t11\n#define GPU_CC_GMU_CLK_SRC\t\t\t\t\t12\n#define GPU_CC_GX_CXO_CLK\t\t\t\t\t13\n#define GPU_CC_GX_GFX3D_CLK\t\t\t\t\t14\n#define GPU_CC_GX_GFX3D_CLK_SRC\t\t\t\t\t15\n#define GPU_CC_GX_GMU_CLK\t\t\t\t\t16\n#define GPU_CC_GX_VSENSE_CLK\t\t\t\t\t17\n\n \n#define GPU_CC_CRC_DIV\t\t\t\t\t\t0\n\n \n#define GPU_CX_GDSC\t\t\t\t\t\t0\n#define GPU_GX_GDSC\t\t\t\t\t\t1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}