<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Michael Boktor | Portfolio</title>
  <script src="https://cdn.tailwindcss.com"></script>
</head>
<body class="bg-gray-50 text-gray-900">

  <!-- Hero -->
  <section class="bg-gradient-to-r from-blue-600 to-indigo-700 text-white py-20 text-center">
    <h1 class="text-5xl font-bold mb-4">Michael Boktor</h1>
    <p class="text-xl">Computer & Communication Engineering Student | FPGA & SystemVerilog Enthusiast</p>
    <div class="mt-6 space-x-4">
      <a href="mailto:michaelboktor3@gmail.com" class="px-4 py-2 bg-white text-blue-600 font-semibold rounded-lg shadow">Email Me</a>
      <a href="https://www.linkedin.com/in/michael-boktor" target="_blank" class="px-4 py-2 border border-white rounded-lg">LinkedIn</a>
      <a href="https://github.com/Michael-Boktor" target="_blank" class="px-4 py-2 border border-white rounded-lg">GitHub</a>
      <a href="https://www.fiverr.com/s/zWRlB5R" target="_blank" class="px-4 py-2 border border-white rounded-lg">Fiverr</a>
    </div>
  </section>

  <!-- About -->
  <section class="max-w-5xl mx-auto px-6 py-16">
    <h2 class="text-3xl font-bold mb-4">About Me</h2>
    <p class="text-lg leading-relaxed">
      I am a passionate Computer & Communication Engineering student at Cairo University. 
      With a strong foundation in digital design, FPGA development, and SystemVerilog, 
      I merge technical precision with creative problem-solving. 
      I thrive on projects that bridge hardware and software, especially in accelerating AI/ML algorithms on FPGAs.
    </p>
  </section>

  <!-- Skills -->
  <section class="bg-gray-100 py-16">
    <div class="max-w-5xl mx-auto px-6">
      <h2 class="text-3xl font-bold mb-6">Core Skills & Expertise</h2>
      <div class="grid md:grid-cols-3 gap-8">
        <div class="p-6 bg-white rounded-2xl shadow">
          <h3 class="font-semibold mb-2">FPGA & HDL</h3>
          <p>SystemVerilog, Verilog, RTL Design, FPGA Design Flow, Vivado, QuestaSim, HLS.</p>
        </div>
        <div class="p-6 bg-white rounded-2xl shadow">
          <h3 class="font-semibold mb-2">Programming & ML</h3>
          <p>Python, C++, Matlab, Machine Learning, Convolutional Neural Networks (CNNs).</p>
        </div>
        <div class="p-6 bg-white rounded-2xl shadow">
          <h3 class="font-semibold mb-2">Creative Design</h3>
          <p>Logo Design, Brand Identity, Adobe Photoshop, Adobe Illustrator.</p>
        </div>
      </div>
    </div>
  </section>

  <!-- Experience & Education -->
  <section class="max-w-5xl mx-auto px-6 py-16">
    <h2 class="text-3xl font-bold mb-6">Experience & Education</h2>
    <ul class="space-y-4">
      <li>
        <h3 class="font-semibold">Networks Intern – Nokia Egypt (Aug–Sep 2024)</h3>
        <p>Worked on LTE & 5G network infrastructure and performance optimization.</p>
      </li>
      <li>
        <h3 class="font-semibold">Telecom Intern – Systel Telecom (Aug–Sep 2023)</h3>
        <p>Gained hands-on knowledge in fiber optics, microwave & broadband communication.</p>
      </li>
      <li>
        <h3 class="font-semibold">BSc of Communications & Electronics Engineering – Cairo University (2020–2025)</h3>
        <p>Specialized in Digital Systems, Communication Networks, and Signal Processing. GPA: 3.42/4.0.</p>
      </li>
    </ul>
  </section>

  <!-- Projects -->
  <section class="bg-gray-100 py-16">
    <div class="max-w-5xl mx-auto px-6">
      <h2 class="text-3xl font-bold mb-6">Key Projects</h2>
      <div class="grid md:grid-cols-2 gap-8">
        <div class="p-6 bg-white rounded-2xl shadow">
          <h3 class="font-semibold mb-2">CNN FPGA Modulation Classifier</h3>
          <p>FPGA-based CNN classifier for 10+ modulation schemes, achieving 98.6% accuracy.</p>
        </div>
        <div class="p-6 bg-white rounded-2xl shadow">
          <h3 class="font-semibold mb-2">SPI Slave with Single Port RAM</h3>
          <p>Optimized FSM encoding and pipelining, boosting throughput by 30%.</p>
        </div>
        <div class="p-6 bg-white rounded-2xl shadow">
          <h3 class="font-semibold mb-2">DSP48A1 FPGA Slice</h3>
          <p>Implemented efficient DSP slice with 25% performance improvement.</p>
        </div>
        <div class="p-6 bg-white rounded-2xl shadow">
          <h3 class="font-semibold mb-2">UVM FIFO Verification Environment</h3>
          <p>Developed a complete UVM environment with 100% functional coverage.</p>
        </div>
      </div>
    </div>
  </section>

  <!-- Services -->
  <section class="max-w-5xl mx-auto px-6 py-16">
    <h2 class="text-3xl font-bold mb-6">Services Offered</h2>
    <ul class="list-disc pl-6 space-y-2">
      <li>Logo & Brand Identity Design</li>
      <li>SystemVerilog Testbenches & Verification</li>
      <li>FPGA Design Consulting</li>
    </ul>
  </section>

  <!-- Contact -->
  <section class="bg-indigo-700 text-white py-16 text-center">
    <h2 class="text-3xl font-bold mb-4">Let's Connect!</h2>
    <p>Email: <a href="mailto:michaelboktor3@gmail.com" class="underline">michaelboktor3@gmail.com</a></p>
    <p>LinkedIn: <a href="https://www.linkedin.com/in/michael-boktor" target="_blank" class="underline">linkedin.com/in/michael-boktor</a></p>
    <p>GitHub: <a href="https://github.com/Michael-Boktor" target="_blank" class="underline">github.com/Michael-Boktor</a></p>
    <p>Fiverr: <a href="https://www.fiverr.com/s/zWRlB5R" target="_blank" class="underline">fiverr.com/s/zWRlB5R</a></p>
  </section>

  <!-- Footer -->
  <footer class="bg-gray-900 text-gray-400 py-6 text-center">
    <p>© 2025 Michael Boktor. All Rights Reserved.</p>
  </footer>
</body>
</html>
