--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: clkRst/CLK_500
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: clkRst/CLK_500_n
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clkRst/CLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X33Y82.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.469ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      18.416ns (Levels of Logic = 3)
  Clock Path Skew:      3.369ns (5.103 - 1.734)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X31Y72.D5      net (fanout=21)       4.866   clkRst/rstDelay<24>
    SLICE_X31Y72.D       Tilo                  0.259   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    PLL_ADV_X0Y0.RST     net (fanout=3)        5.061   ][64215_89
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         1.300   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X31Y72.C3      net (fanout=2)        4.263   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X31Y72.CMUX    Tilo                  0.337   mcs_0/U0/LMB_Rst
                                                       lut71808_14730
    SLICE_X33Y82.SR      net (fanout=1)        1.475   ][IN_virtPIBox_10921_14731
    SLICE_X33Y82.CLK     Trck                  0.379   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     18.416ns (2.751ns logic, 15.665ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.378ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      8.325ns (Levels of Logic = 2)
  Clock Path Skew:      3.369ns (5.103 - 1.734)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X31Y72.D5      net (fanout=21)       4.866   clkRst/rstDelay<24>
    SLICE_X31Y72.D       Tilo                  0.259   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X31Y72.C4      net (fanout=3)        0.533   ][64215_89
    SLICE_X31Y72.CMUX    Tilo                  0.337   mcs_0/U0/LMB_Rst
                                                       lut71808_14730
    SLICE_X33Y82.SR      net (fanout=1)        1.475   ][IN_virtPIBox_10921_14731
    SLICE_X33Y82.CLK     Trck                  0.379   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (1.451ns logic, 6.874ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X33Y82.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      2.466ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      4.456ns (Levels of Logic = 2)
  Clock Path Skew:      1.568ns (2.258 - 0.690)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X31Y72.D5      net (fanout=21)       2.740   clkRst/rstDelay<24>
    SLICE_X31Y72.D       Tilo                  0.156   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X31Y72.C4      net (fanout=3)        0.222   ][64215_89
    SLICE_X31Y72.CMUX    Tilo                  0.203   mcs_0/U0/LMB_Rst
                                                       lut71808_14730
    SLICE_X33Y82.SR      net (fanout=1)        0.752   ][IN_virtPIBox_10921_14731
    SLICE_X33Y82.CLK     Tremck      (-Th)    -0.183   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (0.742ns logic, 3.714ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      8.417ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      10.407ns (Levels of Logic = 3)
  Clock Path Skew:      1.568ns (2.258 - 0.690)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X31Y72.D5      net (fanout=21)       2.740   clkRst/rstDelay<24>
    SLICE_X31Y72.D       Tilo                  0.156   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    PLL_ADV_X0Y0.RST     net (fanout=3)        3.235   ][64215_89
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         0.541   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X31Y72.C3      net (fanout=2)        2.397   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X31Y72.CMUX    Tilo                  0.203   mcs_0/U0/LMB_Rst
                                                       lut71808_14730
    SLICE_X33Y82.SR      net (fanout=1)        0.752   ][IN_virtPIBox_10921_14731
    SLICE_X33Y82.CLK     Tremck      (-Th)    -0.183   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     10.407ns (1.283ns logic, 9.124ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset2_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X30Y72.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.250ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      6.212ns (Levels of Logic = 1)
  Clock Path Skew:      3.384ns (5.118 - 1.734)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X31Y72.D5      net (fanout=21)       4.866   clkRst/rstDelay<24>
    SLICE_X31Y72.D       Tilo                  0.259   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X30Y72.SR      net (fanout=3)        0.381   ][64215_89
    SLICE_X30Y72.CLK     Trck                  0.230   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      6.212ns (0.965ns logic, 5.247ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X30Y72.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.763ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      5.831ns (Levels of Logic = 1)
  Clock Path Skew:      4.646ns (6.033 - 1.387)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.449   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X31Y72.D5      net (fanout=21)       4.621   clkRst/rstDelay<24>
    SLICE_X31Y72.D       Tilo                  0.244   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X30Y72.SR      net (fanout=3)        0.360   ][64215_89
    SLICE_X30Y72.CLK     Tremck      (-Th)    -0.157   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (0.850ns logic, 4.981ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset3_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X30Y72.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.272ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      6.234ns (Levels of Logic = 1)
  Clock Path Skew:      3.384ns (5.118 - 1.734)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X31Y72.D5      net (fanout=21)       4.866   clkRst/rstDelay<24>
    SLICE_X31Y72.D       Tilo                  0.259   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X30Y72.SR      net (fanout=3)        0.381   ][64215_89
    SLICE_X30Y72.CLK     Trck                  0.252   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      6.234ns (0.987ns logic, 5.247ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset3_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X30Y72.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.783ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      5.851ns (Levels of Logic = 1)
  Clock Path Skew:      4.646ns (6.033 - 1.387)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.449   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X31Y72.D5      net (fanout=21)       4.621   clkRst/rstDelay<24>
    SLICE_X31Y72.D       Tilo                  0.244   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X30Y72.SR      net (fanout=3)        0.360   ][64215_89
    SLICE_X30Y72.CLK     Tremck      (-Th)    -0.177   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (0.870ns logic, 4.981ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk 
PHASE 6 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk PHASE 6 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 936 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.230ns.
--------------------------------------------------------------------------------

Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 (FF)
  Destination:          GPO1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (2.657 - 2.582)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 to GPO1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.BQ      Tcko                  0.525   GPO1_i<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5
    OLOGIC_X1Y119.D1     net (fanout=1)        7.383   GPO1_i<5>
    OLOGIC_X1Y119.CLK0   Todck                 1.178   GPO1_5
                                                       GPO1_5
    -------------------------------------------------  ---------------------------
    Total                                      9.086ns (1.703ns logic, 7.383ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 (FF)
  Destination:          GPO1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (2.648 - 2.582)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 to GPO1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.CQ      Tcko                  0.525   GPO1_i<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6
    OLOGIC_X27Y4.D1      net (fanout=1)        4.990   GPO1_i<6>
    OLOGIC_X27Y4.CLK0    Todck                 1.178   GPO1_6
                                                       GPO1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (1.703ns logic, 4.990ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point GPO1_1 (OLOGIC_X27Y37.D1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_1_1 (FF)
  Destination:          GPO1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.971ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (2.616 - 2.584)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_1_1 to GPO1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.430   regs_1<3>
                                                       regs_1_1
    SLICE_X40Y41.A2      net (fanout=2)        2.293   regs_1<1>
    SLICE_X40Y41.A       Tilo                  0.235   GPO1_r<1>
                                                       Mmux_GPO1_r<1>11
    OLOGIC_X27Y37.D1     net (fanout=1)        1.835   GPO1_r<1>
    OLOGIC_X27Y37.CLK0   Todck                 1.178   GPO1_1
                                                       GPO1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.971ns (1.843ns logic, 4.128ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/Using_PIT.pit_toggle_i (FF)
  Destination:          GPO1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (2.616 - 2.554)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/Using_PIT.pit_toggle_i to GPO1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.AMUX    Tshcko                0.535   GPO1_r<1>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/Using_PIT.pit_toggle_i
    SLICE_X40Y41.A1      net (fanout=1)        0.556   PIT2_Toggle
    SLICE_X40Y41.A       Tilo                  0.235   GPO1_r<1>
                                                       Mmux_GPO1_r<1>11
    OLOGIC_X27Y37.D1     net (fanout=1)        1.835   GPO1_r<1>
    OLOGIC_X27Y37.CLK0   Todck                 1.178   GPO1_1
                                                       GPO1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.948ns logic, 2.391ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1 (FF)
  Destination:          GPO1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (2.616 - 2.554)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1 to GPO1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y41.BQ      Tcko                  0.430   GPO1_i<3>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1
    SLICE_X40Y41.A5      net (fanout=1)        0.200   GPO1_i<1>
    SLICE_X40Y41.A       Tilo                  0.235   GPO1_r<1>
                                                       Mmux_GPO1_r<1>11
    OLOGIC_X27Y37.D1     net (fanout=1)        1.835   GPO1_r<1>
    OLOGIC_X27Y37.CLK0   Todck                 1.178   GPO1_1
                                                       GPO1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.843ns logic, 2.035ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/startStopDetState_1 (SLICE_X53Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/rstPipe_1 (FF)
  Destination:          withHdmiTx.edidRom/startStopDetState_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.254 - 0.243)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/rstPipe_1 to withHdmiTx.edidRom/startStopDetState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y63.BQ      Tcko                  0.198   withHdmiTx.edidRom/rstPipe<1>
                                                       withHdmiTx.edidRom/rstPipe_1
    SLICE_X53Y65.SR      net (fanout=17)       0.310   withHdmiTx.edidRom/rstPipe<1>
    SLICE_X53Y65.CLK     Tcksr       (-Th)     0.127   withHdmiTx.edidRom/startStopDetState<1>
                                                       withHdmiTx.edidRom/startStopDetState_1
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.071ns logic, 0.310ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/sclPipe_8 (SLICE_X54Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/sclPipe_7 (FF)
  Destination:          withHdmiTx.edidRom/sclPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/sclPipe_7 to withHdmiTx.edidRom/sclPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y60.CQ      Tcko                  0.200   withHdmiTx.edidRom/sclPipe<8>
                                                       withHdmiTx.edidRom/sclPipe_7
    SLICE_X54Y60.DX      net (fanout=3)        0.144   withHdmiTx.edidRom/sclPipe<7>
    SLICE_X54Y60.CLK     Tckdi       (-Th)    -0.048   withHdmiTx.edidRom/sclPipe<8>
                                                       withHdmiTx.edidRom/sclPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/sdaDelayed_3 (SLICE_X54Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/sdaDelayed_2 (FF)
  Destination:          withHdmiTx.edidRom/sdaDelayed_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/sdaDelayed_2 to withHdmiTx.edidRom/sdaDelayed_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.CQ      Tcko                  0.200   withHdmiTx.edidRom/sdaDelayed<3>
                                                       withHdmiTx.edidRom/sdaDelayed_2
    SLICE_X54Y65.DX      net (fanout=3)        0.144   withHdmiTx.edidRom/sdaDelayed<2>
    SLICE_X54Y65.CLK     Tckdi       (-Th)    -0.048   withHdmiTx.edidRom/sdaDelayed<3>
                                                       withHdmiTx.edidRom/sdaDelayed_3
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.486ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_650
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Logical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Location pin: RAMB8_X3Y34.CLKAWRCLK
  Clock network: sysClk
--------------------------------------------------------------------------------
Slack: 6.640ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" 
TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: clkMem2x180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP 
"clkRst_clkGen_clkout5" TS_Clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18349 paths analyzed, 1630 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.321ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.682ns (Levels of Logic = 2)
  Clock Path Skew:      0.472ns (1.237 - 0.765)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y68.DQ      Tcko                  0.430   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X5Y74.D5       net (fanout=6)        1.929   clkRst/localRst
    SLICE_X5Y74.D        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y74.A4       net (fanout=6)        0.968   lut5780_0
    SLICE_X1Y74.A        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y37.SR      net (fanout=57)       6.095   ][63622_1
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     10.682ns (1.690ns logic, 8.992ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.588ns (Levels of Logic = 2)
  Clock Path Skew:      0.476ns (1.237 - 0.761)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y74.DMUX     Tshcko                0.518   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y74.D1       net (fanout=2)        0.747   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y74.D        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y74.A4       net (fanout=6)        0.968   lut5780_0
    SLICE_X1Y74.A        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y37.SR      net (fanout=57)       6.095   ][63622_1
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      9.588ns (1.778ns logic, 7.810ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.479ns (1.237 - 0.758)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y73.CQ       Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X5Y74.D2       net (fanout=2)        0.722   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X5Y74.D        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y74.A4       net (fanout=6)        0.968   lut5780_0
    SLICE_X1Y74.A        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y37.SR      net (fanout=57)       6.095   ][63622_1
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      9.475ns (1.690ns logic, 7.785ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y117.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.067ns (Levels of Logic = 2)
  Clock Path Skew:      0.497ns (1.165 - 0.668)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y68.DQ      Tcko                  0.430   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X5Y74.D5       net (fanout=6)        1.929   clkRst/localRst
    SLICE_X5Y74.D        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y74.A4       net (fanout=6)        0.968   lut5780_0
    SLICE_X1Y74.A        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y117.SR     net (fanout=57)       5.480   ][63622_1
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     10.067ns (1.690ns logic, 8.377ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.973ns (Levels of Logic = 2)
  Clock Path Skew:      0.501ns (1.165 - 0.664)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y74.DMUX     Tshcko                0.518   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y74.D1       net (fanout=2)        0.747   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y74.D        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y74.A4       net (fanout=6)        0.968   lut5780_0
    SLICE_X1Y74.A        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y117.SR     net (fanout=57)       5.480   ][63622_1
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      8.973ns (1.778ns logic, 7.195ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.504ns (1.165 - 0.661)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y73.CQ       Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X5Y74.D2       net (fanout=2)        0.722   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X5Y74.D        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y74.A4       net (fanout=6)        0.968   lut5780_0
    SLICE_X1Y74.A        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y117.SR     net (fanout=57)       5.480   ][63622_1
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      8.860ns (1.690ns logic, 7.170ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (SLICE_X3Y106.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.593 - 0.668)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y68.DQ      Tcko                  0.430   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X5Y74.D5       net (fanout=6)        1.929   clkRst/localRst
    SLICE_X5Y74.D        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y74.A4       net (fanout=6)        0.968   lut5780_0
    SLICE_X1Y74.A        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    SLICE_X3Y106.SR      net (fanout=57)       4.722   ][63622_1
    SLICE_X3Y106.CLK     Trck                  0.267   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    -------------------------------------------------  ---------------------------
    Total                                      8.834ns (1.215ns logic, 7.619ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.593 - 0.664)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y74.DMUX     Tshcko                0.518   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y74.D1       net (fanout=2)        0.747   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y74.D        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y74.A4       net (fanout=6)        0.968   lut5780_0
    SLICE_X1Y74.A        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    SLICE_X3Y106.SR      net (fanout=57)       4.722   ][63622_1
    SLICE_X3Y106.CLK     Trck                  0.267   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (1.303ns logic, 6.437ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 2)
  Clock Path Skew:      -0.068ns (0.593 - 0.661)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y73.CQ       Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X5Y74.D2       net (fanout=2)        0.722   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X5Y74.D        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y74.A4       net (fanout=6)        0.968   lut5780_0
    SLICE_X1Y74.A        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    SLICE_X3Y106.SR      net (fanout=57)       4.722   ][63622_1
    SLICE_X3Y106.CLK     Trck                  0.267   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (1.215ns logic, 6.412ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done (SLICE_X4Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y83.AQ       Tcko                  0.200   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    SLICE_X4Y83.A6       net (fanout=5)        0.027   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    SLICE_X4Y83.CLK      Tah         (-Th)    -0.190   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
                                                       lut36405_7593
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X7Y82.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y82.CQ       Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X7Y82.C5       net (fanout=3)        0.065   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X7Y82.CLK      Tah         (-Th)    -0.155   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       lut32377_6146
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (SLICE_X4Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.AQ       Tcko                  0.200   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X4Y77.A6       net (fanout=7)        0.038   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X4Y77.CLK      Tah         (-Th)    -0.190   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       lut31655_5874
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkRst/clkGen/clkout6_buf/I0
  Logical resource: clkRst/clkGen/clkout6_buf/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: clkRst/clkGen/clkout5
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Location pin: ILOGIC_X0Y117.CLK0
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: ILOGIC_X0Y117.SR
  Clock network: ][63622_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 
6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: clkMem2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30791775 paths analyzed, 14418 endpoints analyzed, 587 failing endpoints
 587 timing errors detected. (587 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.293ns.
--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1 (SLICE_X26Y117.CIN), 6915 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.182ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f to withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.AQ     Tcko                  0.525   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e7
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f
    SLICE_X6Y118.D5      net (fanout=1)        5.560   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e4
    SLICE_X6Y118.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000097
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000b6
    SLICE_X6Y119.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112
    SLICE_X6Y119.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ba
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116
    SLICE_X6Y120.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000be
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a
    SLICE_X6Y121.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
    SLICE_X6Y122.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
    SLICE_X6Y123.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
    SLICE_X6Y124.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8
    SLICE_X26Y116.B3     net (fanout=25)       5.114   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
    SLICE_X26Y116.COUT   Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8
    SLICE_X26Y117.CLK    Tcinck                0.313   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1
    -------------------------------------------------  ---------------------------
    Total                                     13.182ns (2.408ns logic, 10.774ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631 (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.157ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.289 - 0.309)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631 to withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.525   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631
    SLICE_X6Y122.B6      net (fanout=1)        5.827   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f2
    SLICE_X6Y122.COUT    Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a5
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
    SLICE_X6Y123.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
    SLICE_X6Y124.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8
    SLICE_X26Y116.B3     net (fanout=25)       5.114   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
    SLICE_X26Y116.COUT   Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8
    SLICE_X26Y117.CLK    Tcinck                0.313   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1
    -------------------------------------------------  ---------------------------
    Total                                     13.157ns (2.207ns logic, 10.950ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636 (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.157ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.289 - 0.306)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636 to withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.BQ     Tcko                  0.525   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ef
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636
    SLICE_X6Y121.A6      net (fanout=1)        5.740   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ed
    SLICE_X6Y121.COUT    Topcya                0.474   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a0
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
    SLICE_X6Y122.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
    SLICE_X6Y123.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
    SLICE_X6Y124.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8
    SLICE_X26Y116.B3     net (fanout=25)       5.114   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
    SLICE_X26Y116.COUT   Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8
    SLICE_X26Y117.CLK    Tcinck                0.313   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1
    -------------------------------------------------  ---------------------------
    Total                                     13.157ns (2.291ns logic, 10.866ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3 (SLICE_X26Y117.CIN), 6915 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.172ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f to withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.AQ     Tcko                  0.525   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e7
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f
    SLICE_X6Y118.D5      net (fanout=1)        5.560   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e4
    SLICE_X6Y118.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000097
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000b6
    SLICE_X6Y119.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112
    SLICE_X6Y119.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ba
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116
    SLICE_X6Y120.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000be
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a
    SLICE_X6Y121.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
    SLICE_X6Y122.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
    SLICE_X6Y123.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
    SLICE_X6Y124.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8
    SLICE_X26Y116.B3     net (fanout=25)       5.114   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
    SLICE_X26Y116.COUT   Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8
    SLICE_X26Y117.CLK    Tcinck                0.303   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3
    -------------------------------------------------  ---------------------------
    Total                                     13.172ns (2.398ns logic, 10.774ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631 (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.147ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.289 - 0.309)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631 to withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.525   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631
    SLICE_X6Y122.B6      net (fanout=1)        5.827   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f2
    SLICE_X6Y122.COUT    Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a5
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
    SLICE_X6Y123.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
    SLICE_X6Y124.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8
    SLICE_X26Y116.B3     net (fanout=25)       5.114   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
    SLICE_X26Y116.COUT   Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8
    SLICE_X26Y117.CLK    Tcinck                0.303   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3
    -------------------------------------------------  ---------------------------
    Total                                     13.147ns (2.197ns logic, 10.950ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636 (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.147ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.289 - 0.306)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636 to withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.BQ     Tcko                  0.525   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ef
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636
    SLICE_X6Y121.A6      net (fanout=1)        5.740   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ed
    SLICE_X6Y121.COUT    Topcya                0.474   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a0
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
    SLICE_X6Y122.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
    SLICE_X6Y123.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
    SLICE_X6Y124.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8
    SLICE_X26Y116.B3     net (fanout=25)       5.114   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
    SLICE_X26Y116.COUT   Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8
    SLICE_X26Y117.CLK    Tcinck                0.303   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3
    -------------------------------------------------  ---------------------------
    Total                                     13.147ns (2.281ns logic, 10.866ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2 (SLICE_X26Y117.CIN), 6915 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.141ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f to withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.AQ     Tcko                  0.525   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e7
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f
    SLICE_X6Y118.D5      net (fanout=1)        5.560   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e4
    SLICE_X6Y118.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000097
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000b6
    SLICE_X6Y119.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112
    SLICE_X6Y119.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ba
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116
    SLICE_X6Y120.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000be
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a
    SLICE_X6Y121.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
    SLICE_X6Y122.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
    SLICE_X6Y123.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
    SLICE_X6Y124.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8
    SLICE_X26Y116.B3     net (fanout=25)       5.114   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
    SLICE_X26Y116.COUT   Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8
    SLICE_X26Y117.CLK    Tcinck                0.272   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2
    -------------------------------------------------  ---------------------------
    Total                                     13.141ns (2.367ns logic, 10.774ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631 (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.116ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.289 - 0.309)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631 to withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.525   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631
    SLICE_X6Y122.B6      net (fanout=1)        5.827   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f2
    SLICE_X6Y122.COUT    Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a5
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
    SLICE_X6Y123.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
    SLICE_X6Y124.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8
    SLICE_X26Y116.B3     net (fanout=25)       5.114   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
    SLICE_X26Y116.COUT   Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8
    SLICE_X26Y117.CLK    Tcinck                0.272   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2
    -------------------------------------------------  ---------------------------
    Total                                     13.116ns (2.166ns logic, 10.950ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636 (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.116ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.289 - 0.306)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636 to withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.BQ     Tcko                  0.525   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ef
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636
    SLICE_X6Y121.A6      net (fanout=1)        5.740   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ed
    SLICE_X6Y121.COUT    Topcya                0.474   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a0
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e
    SLICE_X6Y122.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122
    SLICE_X6Y123.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126
    SLICE_X6Y124.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8
    SLICE_X26Y116.B3     net (fanout=25)       5.114   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee
    SLICE_X26Y116.COUT   Topcyb                0.483   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8
    SLICE_X26Y117.CLK    Tcinck                0.272   withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2
    -------------------------------------------------  ---------------------------
    Total                                     13.116ns (2.250ns logic, 10.866ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X44Y59.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.072 - 0.067)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y59.AQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X44Y59.CE      net (fanout=1)        0.233   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X44Y59.CLK     Tckce       (-Th)     0.092   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.142ns logic, 0.233ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000021 (SLICE_X36Y102.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withMbrot.mbCompute/latency3.fmul_4/blk00000025 (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000021 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withMbrot.mbCompute/latency3.fmul_4/blk00000025 to withMbrot.mbCompute/latency3.fmul_4/blk00000021
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y102.CQ     Tcko                  0.198   withMbrot.mbCompute/latency3.fmul_4/sig00000087
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000025
    SLICE_X36Y102.DX     net (fanout=1)        0.137   withMbrot.mbCompute/latency3.fmul_4/sig00000087
    SLICE_X36Y102.CLK    Tckdi       (-Th)    -0.048   withMbrot.mbCompute/latency3.fmul_4/sig00000060
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000021
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.246ns logic, 0.137ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X10Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X10Y20.CE      net (fanout=1)        0.244   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X10Y20.CLK     Tckce       (-Th)     0.092   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.142ns logic, 0.244ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Logical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Location pin: DSP48_X0Y23.CLK
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: cpuClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRxClk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRxClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRx_n_3_ 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRx_n_3_ HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"     
    TS_clkRst_CLK_100s / 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.898ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (OLOGIC_X4Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.628 - 0.616)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1 to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y105.AMUX   Tshcko                0.576   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1
    OLOGIC_X4Y118.D2     net (fanout=1)        6.238   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<1>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.020   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (0.556ns logic, 6.238ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master (OLOGIC_X4Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.727ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.628 - 0.615)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/dataToggle to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y104.AMUX   Tshcko                0.535   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/dataToggle
    OLOGIC_X4Y117.D1     net (fanout=7)        6.195   withHdmiTx.Inst_hdmiOutIF/dataToggle
    OLOGIC_X4Y117.CLKDIV Tosdck_D             -0.003   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master
    -------------------------------------------------  ---------------------------
    Total                                      6.727ns (0.532ns logic, 6.195ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (OLOGIC_X4Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.710ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.628 - 0.615)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/dataToggle to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y104.AMUX   Tshcko                0.535   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/dataToggle
    OLOGIC_X4Y116.D2     net (fanout=7)        6.195   withHdmiTx.Inst_hdmiOutIF/dataToggle
    OLOGIC_X4Y116.CLKDIV Tosdck_D             -0.020   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      6.710ns (0.515ns logic, 6.195ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1 (SLICE_X47Y107.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.042 - 0.987)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y105.AQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9
    SLICE_X47Y107.A5     net (fanout=1)        0.333   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<9>
    SLICE_X47Y107.CLK    Tah         (-Th)    -0.155   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<9>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (0.353ns logic, 0.333ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1 (SLICE_X47Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.723ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.042 - 0.987)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y105.AMUX   Tshcko                0.244   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8
    SLICE_X47Y107.AX     net (fanout=1)        0.420   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<8>
    SLICE_X47Y107.CLK    Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.723ns (0.303ns logic, 0.420ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1 (SLICE_X42Y104.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.036 - 0.985)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.CQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<7>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5
    SLICE_X42Y104.BX     net (fanout=1)        0.513   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<5>
    SLICE_X42Y104.CLK    Tckdi       (-Th)    -0.048   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.246ns logic, 0.513ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.026ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2/CK
  Location pin: SLICE_X48Y95.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1/CK
  Location pin: SLICE_X48Y95.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP        
 "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRst_CLK_100s / 6.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"     
    TS_clkRst_CLK_100s / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6245 paths analyzed, 916 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.038ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0 (SLICE_X16Y81.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.892ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.613 - 0.624)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y82.DQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X42Y104.A1     net (fanout=21)       4.719   withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X42Y104.A      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut34816_7168
    SLICE_X16Y81.CE      net (fanout=6)        4.194   ][48032_7169
    SLICE_X16Y81.CLK     Tceck                 0.314   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      9.892ns (0.979ns logic, 8.913ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.297 - 0.310)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.CQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2
    SLICE_X25Y86.B4      net (fanout=2)        0.782   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<2>
    SLICE_X25Y86.B       Tilo                  0.259   lut34809_7161
                                                       lut34809_7161
    SLICE_X25Y86.A3      net (fanout=1)        0.564   lut34809_7161
    SLICE_X25Y86.A       Tilo                  0.259   lut34809_7161
                                                       lut34810_7162
    SLICE_X42Y104.A4     net (fanout=2)        2.678   lut34810_7162
    SLICE_X42Y104.A      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut34816_7168
    SLICE_X16Y81.CE      net (fanout=6)        4.194   ][48032_7169
    SLICE_X16Y81.CLK     Tceck                 0.314   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (1.543ns logic, 8.218ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.754ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.297 - 0.310)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.DQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    SLICE_X25Y86.B2      net (fanout=3)        0.775   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
    SLICE_X25Y86.B       Tilo                  0.259   lut34809_7161
                                                       lut34809_7161
    SLICE_X25Y86.A3      net (fanout=1)        0.564   lut34809_7161
    SLICE_X25Y86.A       Tilo                  0.259   lut34809_7161
                                                       lut34810_7162
    SLICE_X42Y104.A4     net (fanout=2)        2.678   lut34810_7162
    SLICE_X42Y104.A      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut34816_7168
    SLICE_X16Y81.CE      net (fanout=6)        4.194   ][48032_7169
    SLICE_X16Y81.CLK     Tceck                 0.314   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      9.754ns (1.543ns logic, 8.211ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3 (SLICE_X16Y81.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.613 - 0.624)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y82.DQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X42Y104.A1     net (fanout=21)       4.719   withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X42Y104.A      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut34816_7168
    SLICE_X16Y81.CE      net (fanout=6)        4.194   ][48032_7169
    SLICE_X16Y81.CLK     Tceck                 0.291   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.869ns (0.956ns logic, 8.913ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.738ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.297 - 0.310)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.CQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2
    SLICE_X25Y86.B4      net (fanout=2)        0.782   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<2>
    SLICE_X25Y86.B       Tilo                  0.259   lut34809_7161
                                                       lut34809_7161
    SLICE_X25Y86.A3      net (fanout=1)        0.564   lut34809_7161
    SLICE_X25Y86.A       Tilo                  0.259   lut34809_7161
                                                       lut34810_7162
    SLICE_X42Y104.A4     net (fanout=2)        2.678   lut34810_7162
    SLICE_X42Y104.A      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut34816_7168
    SLICE_X16Y81.CE      net (fanout=6)        4.194   ][48032_7169
    SLICE_X16Y81.CLK     Tceck                 0.291   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.738ns (1.520ns logic, 8.218ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.297 - 0.310)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.DQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    SLICE_X25Y86.B2      net (fanout=3)        0.775   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
    SLICE_X25Y86.B       Tilo                  0.259   lut34809_7161
                                                       lut34809_7161
    SLICE_X25Y86.A3      net (fanout=1)        0.564   lut34809_7161
    SLICE_X25Y86.A       Tilo                  0.259   lut34809_7161
                                                       lut34810_7162
    SLICE_X42Y104.A4     net (fanout=2)        2.678   lut34810_7162
    SLICE_X42Y104.A      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut34816_7168
    SLICE_X16Y81.CE      net (fanout=6)        4.194   ][48032_7169
    SLICE_X16Y81.CLK     Tceck                 0.291   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.731ns (1.520ns logic, 8.211ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2 (SLICE_X16Y81.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.867ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.613 - 0.624)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y82.DQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X42Y104.A1     net (fanout=21)       4.719   withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X42Y104.A      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut34816_7168
    SLICE_X16Y81.CE      net (fanout=6)        4.194   ][48032_7169
    SLICE_X16Y81.CLK     Tceck                 0.289   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.867ns (0.954ns logic, 8.913ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.736ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.297 - 0.310)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.CQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2
    SLICE_X25Y86.B4      net (fanout=2)        0.782   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<2>
    SLICE_X25Y86.B       Tilo                  0.259   lut34809_7161
                                                       lut34809_7161
    SLICE_X25Y86.A3      net (fanout=1)        0.564   lut34809_7161
    SLICE_X25Y86.A       Tilo                  0.259   lut34809_7161
                                                       lut34810_7162
    SLICE_X42Y104.A4     net (fanout=2)        2.678   lut34810_7162
    SLICE_X42Y104.A      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut34816_7168
    SLICE_X16Y81.CE      net (fanout=6)        4.194   ][48032_7169
    SLICE_X16Y81.CLK     Tceck                 0.289   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.736ns (1.518ns logic, 8.218ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.297 - 0.310)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.DQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    SLICE_X25Y86.B2      net (fanout=3)        0.775   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
    SLICE_X25Y86.B       Tilo                  0.259   lut34809_7161
                                                       lut34809_7161
    SLICE_X25Y86.A3      net (fanout=1)        0.564   lut34809_7161
    SLICE_X25Y86.A       Tilo                  0.259   lut34809_7161
                                                       lut34810_7162
    SLICE_X42Y104.A4     net (fanout=2)        2.678   lut34810_7162
    SLICE_X42Y104.A      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut34816_7168
    SLICE_X16Y81.CE      net (fanout=6)        4.194   ][48032_7169
    SLICE_X16Y81.CLK     Tceck                 0.289   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.729ns (1.518ns logic, 8.211ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg (SLICE_X44Y103.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiActiveTxIn (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiActiveTxIn to withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y103.DQ     Tcko                  0.198   hdmiActiveTxIn
                                                       hdmiActiveTxIn
    SLICE_X44Y103.DI     net (fanout=1)        0.018   hdmiActiveTxIn
    SLICE_X44Y103.CLK    Tdh         (-Th)    -0.033   withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.249ns (0.231ns logic, 0.018ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (SLICE_X58Y107.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y107.AQ     Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<4>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    SLICE_X58Y107.A6     net (fanout=10)       0.031   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<1>
    SLICE_X58Y107.CLK    Tah         (-Th)    -0.190   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<4>
                                                       lut33943_6794
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (SLICE_X3Y73.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 to withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y73.DQ       Tcko                  0.198   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    SLICE_X3Y73.D6       net (fanout=8)        0.030   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    SLICE_X3Y73.CLK      Tah         (-Th)    -0.215   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       lut36260_7518
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.413ns logic, 0.030ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2
--------------------------------------------------------------------------------
Slack: 13.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P5CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Location pin: MCB_X0Y1.P5CMDCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 13.985ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK
  Logical resource: Mshreg_hdmiVsyncTxIn_BRB3/CLK
  Location pin: SLICE_X44Y103.CLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata<1>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X22Y35.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/CK
  Location pin: SLICE_X52Y53.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter<3>/SR
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/SR
  Location pin: SLICE_X52Y53.SR
  Clock network: ][63836_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4627 paths analyzed, 1800 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.565ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP (SLICE_X34Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.079ns (Levels of Logic = 0)
  Clock Path Skew:      -0.441ns (1.998 - 2.439)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y48.CQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_2
    SLICE_X34Y34.CX      net (fanout=4)        2.559   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<2>
    SLICE_X34Y34.CLK     Tds                  -0.005   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/sdata<5>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.520ns logic, 2.559ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X40Y28.C2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_5 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Clock Path Skew:      -0.412ns (1.999 - 2.411)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_5 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y34.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_5
    SLICE_X41Y28.B3      net (fanout=4)        1.364   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<5>
    SLICE_X41Y28.B       Tilo                  0.259   lut30079_5461
                                                       lut30079_5461
    SLICE_X40Y28.C2      net (fanout=1)        0.701   lut30079_5461
    SLICE_X40Y28.CLK     Tas                   0.349   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut30080_5462
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (1.038ns logic, 2.065ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.412ns (1.999 - 2.411)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y34.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4
    SLICE_X41Y28.B6      net (fanout=4)        0.934   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<4>
    SLICE_X41Y28.B       Tilo                  0.259   lut30079_5461
                                                       lut30079_5461
    SLICE_X40Y28.C2      net (fanout=1)        0.701   lut30079_5461
    SLICE_X40Y28.CLK     Tas                   0.349   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut30080_5462
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (1.038ns logic, 1.635ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.501ns (Levels of Logic = 2)
  Clock Path Skew:      -0.415ns (1.999 - 2.414)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y29.DQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3
    SLICE_X41Y28.B1      net (fanout=4)        0.762   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
    SLICE_X41Y28.B       Tilo                  0.259   lut30079_5461
                                                       lut30079_5461
    SLICE_X40Y28.C2      net (fanout=1)        0.701   lut30079_5461
    SLICE_X40Y28.CLK     Tas                   0.349   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut30080_5462
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.501ns (1.038ns logic, 1.463ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP (SLICE_X34Y30.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.029ns (Levels of Logic = 0)
  Clock Path Skew:      -0.436ns (2.003 - 2.439)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y48.BQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1
    SLICE_X34Y30.DI      net (fanout=4)        2.431   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<1>
    SLICE_X34Y30.CLK     Tds                   0.073   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/sdata<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (0.598ns logic, 2.431ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X34Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.904 - 0.866)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y29.AQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0
    SLICE_X34Y27.AX      net (fanout=4)        0.501   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<0>
    SLICE_X34Y27.CLK     Tdh         (-Th)     0.120   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.078ns logic, 0.501ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP (SLICE_X34Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.909 - 0.864)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y34.AQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<9>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8
    SLICE_X34Y30.AX      net (fanout=3)        0.508   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<8>
    SLICE_X34Y30.CLK     Tdh         (-Th)     0.120   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/sdata<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.080ns logic, 0.508ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (SLICE_X34Y27.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.904 - 0.866)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y29.DQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3
    SLICE_X34Y27.DI      net (fanout=4)        0.386   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
    SLICE_X34Y27.CLK     Tdh         (-Th)     0.002   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.196ns logic, 0.386ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata<1>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X22Y35.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1204 paths analyzed, 536 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.634ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (SLICE_X44Y42.C4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.482ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.584 - 0.643)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y58.AQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d
    SLICE_X44Y42.B2      net (fanout=15)       3.999   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d
    SLICE_X44Y42.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       lut28866_3871
    SLICE_X44Y42.C4      net (fanout=1)        0.330   lut28866_3871
    SLICE_X44Y42.CLK     Tas                   0.423   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7_G
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (1.153ns logic, 4.329ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.782ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4
    SLICE_X44Y42.B3      net (fanout=13)       1.250   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
    SLICE_X44Y42.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       lut28866_3871
    SLICE_X44Y42.C4      net (fanout=1)        0.330   lut28866_3871
    SLICE_X44Y42.CLK     Tas                   0.423   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7_G
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (1.202ns logic, 1.580ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.316ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.CQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1
    SLICE_X44Y42.B1      net (fanout=13)       0.784   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<1>
    SLICE_X44Y42.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       lut28866_3871
    SLICE_X44Y42.C4      net (fanout=1)        0.330   lut28866_3871
    SLICE_X44Y42.CLK     Tas                   0.423   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7_G
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (1.202ns logic, 1.114ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2 (SLICE_X45Y42.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.584 - 0.643)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y58.AQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d
    SLICE_X45Y44.A6      net (fanout=15)       3.175   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d
    SLICE_X45Y44.A       Tilo                  0.259   lut28838_5192
                                                       lut28838_5192
    SLICE_X45Y42.A1      net (fanout=5)        0.932   lut28838_5192
    SLICE_X45Y42.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut28879_5208
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (1.108ns logic, 4.107ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.584 - 0.637)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3
    SLICE_X45Y44.A4      net (fanout=14)       2.186   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3
    SLICE_X45Y44.A       Tilo                  0.259   lut28838_5192
                                                       lut28838_5192
    SLICE_X45Y42.A1      net (fanout=5)        0.932   lut28838_5192
    SLICE_X45Y42.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut28879_5208
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (1.062ns logic, 3.118ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.584 - 0.637)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2
    SLICE_X45Y44.A3      net (fanout=14)       2.037   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2
    SLICE_X45Y44.A       Tilo                  0.259   lut28838_5192
                                                       lut28838_5192
    SLICE_X45Y42.A1      net (fanout=5)        0.932   lut28838_5192
    SLICE_X45Y42.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut28879_5208
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (1.062ns logic, 2.969ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (SLICE_X44Y42.D5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.584 - 0.643)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y58.AQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d
    SLICE_X45Y43.C1      net (fanout=15)       3.552   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d
    SLICE_X45Y43.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut28855_3872
    SLICE_X44Y42.D5      net (fanout=1)        0.423   lut28855_3872
    SLICE_X44Y42.CLK     Tas                   0.449   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7_F
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (1.184ns logic, 3.975ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
    SLICE_X45Y43.C4      net (fanout=10)       1.026   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
    SLICE_X45Y43.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut28855_3872
    SLICE_X44Y42.D5      net (fanout=1)        0.423   lut28855_3872
    SLICE_X44Y42.CLK     Tas                   0.449   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7_F
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (1.138ns logic, 1.449ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4
    SLICE_X45Y43.C6      net (fanout=13)       0.797   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<4>
    SLICE_X45Y43.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut28855_3872
    SLICE_X44Y42.D5      net (fanout=1)        0.423   lut28855_3872
    SLICE_X44Y42.CLK     Tas                   0.449   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7_F
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT<3>7
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.233ns logic, 1.220ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2 (SLICE_X49Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.925 - 0.880)
  Source Clock:         hdmiRxClk rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.CQ      Tcko                  0.234   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear
    SLICE_X49Y52.AX      net (fanout=2)        0.312   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear
    SLICE_X49Y52.CLK     Tckdi       (-Th)    -0.059   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.293ns logic, 0.312ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle (SLICE_X42Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y25.DQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle
    SLICE_X42Y25.D6      net (fanout=2)        0.025   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle
    SLICE_X42Y25.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle
                                                       ][44971_5107_INV_0
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data (SLICE_X54Y55.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y55.DQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data
    SLICE_X54Y55.D6      net (fanout=3)        0.027   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data
    SLICE_X54Y55.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data
                                                       lut36593_7676
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/CK
  Location pin: SLICE_X52Y53.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter<3>/SR
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/SR
  Location pin: SLICE_X52Y53.SR
  Clock network: ][63836_50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      3.334ns|     13.293ns|            0|          587|            0|     30817411|
| TS_clkRst_CLK_100s            |     10.000ns|      9.230ns|      8.967ns|            0|            0|          936|         6351|
|  TS_withHdmiTx_Inst_hdmiOutIF_|      7.692ns|      6.898ns|          N/A|            0|            0|          106|            0|
|  xgaTiming_clkGen_clkout1     |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  clk_650                      |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|     15.385ns|     10.038ns|          N/A|            0|            0|         6245|            0|
|  xgaTiming_clkGen_clkout2     |             |             |             |             |             |             |             |
| TS_clkRst_CLK_500_n           |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_clkGen_clkout5      |     20.000ns|     10.321ns|          N/A|            0|            0|        18349|            0|
| TS_clkRst_CLK_500             |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_CLK_100c            |     10.000ns|     13.293ns|          N/A|          587|            0|     30791775|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_hdmiRxClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hdmiRxClk                   |     12.000ns|      1.052ns|     11.268ns|            0|            0|            0|         5831|
| TS_hdmiRx_n_3_                |     12.000ns|      1.052ns|     11.268ns|            0|            0|            0|         5831|
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      5.000ns|     11.268ns|            0|            0|            0|         5831|
|  eiveDecoder_rxclk            |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|     12.000ns|      7.565ns|          N/A|            0|            0|         4627|            0|
|   ceiveDecoder_pllclk1        |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|   ceiveDecoder_pllclk0        |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      6.000ns|      5.634ns|          N/A|            0|            0|         1204|            0|
|   ceiveDecoder_pllclk2        |             |             |             |             |             |             |             |
| TS_withHdmiRx_Inst_hdmiRx_rece|     12.000ns|      5.000ns|      5.332ns|            0|            0|            0|            0|
| iveDecoder_rxclk_0            |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk1_0        |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk0_0        |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      6.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk2_0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   15.469|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    7.565|         |         |         |
hdmiRx_p<3>    |    7.565|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_p<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    7.565|         |         |         |
hdmiRx_p<3>    |    7.565|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 587  Score: 788498  (Setup/Max: 788498, Hold: 0)

Constraints cover 30823246 paths, 0 nets, and 28243 connections

Design statistics:
   Minimum period:  13.293ns{1}   (Maximum frequency:  75.228MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 26 11:01:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 253 MB



