Timing Analyzer report for lab7
Sat Mar 21 21:10:56 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_clk_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'main_clk_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'main_clk_50'
 24. Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'main_clk_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'main_clk_50'
 36. Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'main_clk_50'
 43. Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'main_clk_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'main_clk_50'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 56. Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'main_clk_50'
 61. Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab7                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.4%      ;
;     Processor 3            ;   4.2%      ;
;     Processor 4            ;   3.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; lab7_soc/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sat Mar 21 21:10:52 2020 ;
; lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sat Mar 21 21:10:52 2020 ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc                ; OK     ; Sat Mar 21 21:10:52 2020 ;
; lab7(1).sdc                                                                ; OK     ; Sat Mar 21 21:10:52 2020 ;
+----------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { altera_reserved_tck }                  ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[0] } ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[1] } ;
; main_clk_50                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { CLOCK_50 }                             ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 81.63 MHz  ; 81.63 MHz       ; main_clk_50                          ;      ;
; 96.9 MHz   ; 96.9 MHz        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 151.24 MHz ; 151.24 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.000         ;
; main_clk_50                          ; 7.750  ; 0.000         ;
; altera_reserved_tck                  ; 46.694 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.383 ; 0.000         ;
; altera_reserved_tck                  ; 0.402 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.403 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 12.624 ; 0.000         ;
; main_clk_50                          ; 13.627 ; 0.000         ;
; altera_reserved_tck                  ; 97.549 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.012 ; 0.000         ;
; main_clk_50                          ; 4.746 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 5.712 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.623  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.695  ; 0.000         ;
; altera_reserved_tck                  ; 49.626 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                   ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.141  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                        ; DRAM_CLK                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.859      ;
; 9.680  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                         ; DRAM_DQ[10]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.982      ;
; 9.686  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                         ; DRAM_DQ[13]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.992      ;
; 9.686  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                          ; DRAM_DQ[6]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.342     ; 3.972      ;
; 9.691  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                         ; DRAM_DQ[31]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.347     ; 3.962      ;
; 9.696  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                          ; DRAM_DQ[5]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.342     ; 3.962      ;
; 9.697  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                         ; DRAM_DQ[30]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.952      ;
; 9.697  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                          ; DRAM_DQ[7]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.952      ;
; 9.700  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                         ; DRAM_DQ[12]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.962      ;
; 9.701  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                           ; DRAM_DQM[0]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.347     ; 3.952      ;
; 9.701  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                         ; DRAM_DQ[15]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.972      ;
; 9.703  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                          ; DRAM_DQ[2]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.345     ; 3.952      ;
; 9.705  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                         ; DRAM_DQ[27]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.942      ;
; 9.705  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                         ; DRAM_DQ[26]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.942      ;
; 9.709  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                          ; DRAM_DQ[3]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.962      ;
; 9.713  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                          ; DRAM_DQ[4]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.345     ; 3.942      ;
; 9.714  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                          ; DRAM_ADDR[3]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.952      ;
; 9.714  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                          ; DRAM_DQ[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.952      ;
; 9.717  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                           ; DRAM_CS_N                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.932      ;
; 9.721  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                          ; DRAM_DQ[9]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.952      ;
; 9.726  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                         ; DRAM_DQ[18]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.332     ; 3.942      ;
; 9.727  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                         ; DRAM_DQ[29]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.922      ;
; 9.727  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                         ; DRAM_DQ[28]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.922      ;
; 9.731  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                          ; DRAM_DQ[8]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.942      ;
; 9.734  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                         ; DRAM_DQ[19]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.324     ; 3.942      ;
; 9.735  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                         ; DRAM_DQ[25]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.912      ;
; 9.737  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                          ; DRAM_BA[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.912      ;
; 9.737  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                          ; DRAM_ADDR[0]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.912      ;
; 9.740  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                         ; DRAM_DQ[22]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.932      ;
; 9.741  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                           ; DRAM_DQM[2]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.317     ; 3.942      ;
; 9.741  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                         ; DRAM_ADDR[11]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.932      ;
; 9.744  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                         ; DRAM_DQ[20]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.324     ; 3.932      ;
; 9.750  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                         ; DRAM_DQ[16]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.922      ;
; 9.756  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                         ; DRAM_ADDR[12]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.922      ;
; 9.759  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                           ; DRAM_RAS_N                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.912      ;
; 9.759  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                          ; DRAM_DQ[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.932      ;
; 9.761  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                         ; DRAM_DQ[17]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.317     ; 3.922      ;
; 9.761  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                         ; DRAM_DQ[24]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.912      ;
; 9.761  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                         ; DRAM_DQ[11]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.297     ; 3.942      ;
; 9.763  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                          ; DRAM_ADDR[8]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.922      ;
; 9.765  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                           ; DRAM_DQM[1]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.932      ;
; 9.766  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                         ; DRAM_DQ[23]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.912      ;
; 9.766  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                          ; DRAM_ADDR[5]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.912      ;
; 9.769  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                          ; DRAM_ADDR[9]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.922      ;
; 9.773  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                         ; DRAM_DQ[21]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.932      ;
; 9.775  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                           ; DRAM_CAS_N                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.922      ;
; 9.780  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                           ; DRAM_WE_N                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.288     ; 3.932      ;
; 9.781  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                          ; DRAM_ADDR[4]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.297     ; 3.922      ;
; 9.791  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                          ; DRAM_ADDR[1]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.297     ; 3.912      ;
; 9.819  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                         ; DRAM_ADDR[10]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.830      ;
; 9.821  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                         ; DRAM_DQ[14]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.870      ;
; 9.831  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                          ; DRAM_ADDR[7]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.840      ;
; 9.846  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                           ; DRAM_DQM[3]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.820      ;
; 9.855  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                          ; DRAM_ADDR[6]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.830      ;
; 9.869  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                   ; DRAM_DQ[27]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.792      ;
; 9.869  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                   ; DRAM_DQ[26]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.792      ;
; 9.869  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                   ; DRAM_DQ[25]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.792      ;
; 9.871  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                   ; DRAM_DQ[30]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.871  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                    ; DRAM_DQ[7]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.871  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                   ; DRAM_DQ[29]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.871  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                   ; DRAM_DQ[28]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.875  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                   ; DRAM_DQ[31]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.333     ; 3.792      ;
; 9.877  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                    ; DRAM_DQ[2]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.331     ; 3.792      ;
; 9.877  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                    ; DRAM_DQ[4]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.331     ; 3.792      ;
; 9.880  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                    ; DRAM_DQ[6]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.792      ;
; 9.880  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                    ; DRAM_DQ[5]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.792      ;
; 9.882  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                          ; DRAM_BA[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.288     ; 3.830      ;
; 9.884  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                   ; DRAM_DQ[10]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.324     ; 3.792      ;
; 9.884  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                   ; DRAM_DQ[12]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.324     ; 3.792      ;
; 9.888  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                    ; DRAM_DQ[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.320     ; 3.792      ;
; 9.890  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                   ; DRAM_DQ[18]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.318     ; 3.792      ;
; 9.892  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                          ; DRAM_ADDR[2]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.288     ; 3.820      ;
; 9.893  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                    ; DRAM_DQ[3]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.792      ;
; 9.894  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                   ; DRAM_DQ[22]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.792      ;
; 9.894  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                   ; DRAM_DQ[16]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.792      ;
; 9.895  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                   ; DRAM_DQ[15]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.792      ;
; 9.895  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                    ; DRAM_DQ[9]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.792      ;
; 9.895  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                    ; DRAM_DQ[8]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.792      ;
; 9.895  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                   ; DRAM_DQ[24]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.792      ;
; 9.898  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                   ; DRAM_DQ[19]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.310     ; 3.792      ;
; 9.898  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                   ; DRAM_DQ[20]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.310     ; 3.792      ;
; 9.900  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                   ; DRAM_DQ[23]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.308     ; 3.792      ;
; 9.900  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                   ; DRAM_DQ[13]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.308     ; 3.792      ;
; 9.905  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                   ; DRAM_DQ[17]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.792      ;
; 9.913  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                 ; DRAM_DQ[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.792      ;
; 9.925  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_11                                                                   ; DRAM_DQ[11]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.283     ; 3.792      ;
; 9.927  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                   ; DRAM_DQ[21]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.281     ; 3.792      ;
; 9.944  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 9.828      ;
; 9.966  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 9.841      ;
; 9.974  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 9.833      ;
; 9.975  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 9.791      ;
; 9.998  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 9.762      ;
; 10.003 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_14                                                                   ; DRAM_DQ[14]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.702      ;
; 10.057 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 9.715      ;
; 10.060 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 9.699      ;
; 10.064 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 9.692      ;
; 10.083 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 9.638      ;
; 10.100 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 9.616      ;
; 10.100 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 9.616      ;
; 10.112 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 9.601      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.750 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 12.135     ;
; 8.035 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                          ; LEDG[6]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.071     ; 6.894      ;
; 8.055 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.894     ;
; 8.094 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.573     ; 11.351     ;
; 8.141 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.071     ; 6.788      ;
; 8.160 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                          ; LEDG[0]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.071     ; 6.769      ;
; 8.247 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                          ; LEDG[1]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.071     ; 6.682      ;
; 8.247 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.702     ;
; 8.285 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.071     ; 6.644      ;
; 8.294 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 11.684     ;
; 8.305 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 11.628     ;
; 8.334 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.071     ; 6.595      ;
; 8.351 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.544     ; 11.123     ;
; 8.355 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                          ; LEDG[3]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.071     ; 6.574      ;
; 8.388 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.561     ;
; 8.459 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.478     ;
; 8.476 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 11.502     ;
; 8.493 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 11.475     ;
; 8.494 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 11.474     ;
; 8.504 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.433     ;
; 8.520 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.417     ;
; 8.534 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 11.428     ;
; 8.550 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.554     ; 10.914     ;
; 8.551 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.554     ; 10.913     ;
; 8.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.374     ;
; 8.578 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.330      ; 11.770     ;
; 8.602 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.347     ;
; 8.617 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 11.361     ;
; 8.653 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                          ; LEDG[7]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.071     ; 6.276      ;
; 8.675 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 11.293     ;
; 8.676 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 11.292     ;
; 8.688 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.278     ;
; 8.707 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 11.261     ;
; 8.707 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.230     ;
; 8.715 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.234     ;
; 8.733 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.233     ;
; 8.733 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 11.219     ;
; 8.734 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 11.218     ;
; 8.749 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.217     ;
; 8.764 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.554     ; 10.700     ;
; 8.804 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 11.174     ;
; 8.807 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.377      ; 11.588     ;
; 8.816 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 11.152     ;
; 8.817 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 11.151     ;
; 8.831 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 11.147     ;
; 8.841 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.096     ;
; 8.877 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 11.031     ;
; 8.885 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.377      ; 11.510     ;
; 8.887 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 11.069     ;
; 8.888 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 11.068     ;
; 8.889 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 11.079     ;
; 8.932 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 11.024     ;
; 8.933 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 11.023     ;
; 8.936 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 11.030     ;
; 8.944 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 11.034     ;
; 8.947 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 11.005     ;
; 8.948 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 11.008     ;
; 8.949 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 11.007     ;
; 8.956 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 11.012     ;
; 8.961 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 10.980     ;
; 8.990 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.978     ;
; 8.990 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 10.951     ;
; 9.003 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.965     ;
; 9.004 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.964     ;
; 9.013 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.554     ; 10.451     ;
; 9.014 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.371      ; 11.375     ;
; 9.030 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.938     ;
; 9.030 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.938     ;
; 9.031 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.937     ;
; 9.047 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.554     ; 10.417     ;
; 9.070 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 10.896     ;
; 9.085 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 10.885     ;
; 9.091 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 10.885     ;
; 9.100 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 10.820     ;
; 9.101 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.855     ;
; 9.127 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 10.843     ;
; 9.130 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.546     ; 10.342     ;
; 9.135 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.821     ;
; 9.136 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.538     ; 10.344     ;
; 9.136 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.820     ;
; 9.138 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.830     ;
; 9.143 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.825     ;
; 9.144 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.824     ;
; 9.146 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.810     ;
; 9.162 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.794     ;
; 9.164 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.773     ;
; 9.166 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.366      ; 11.218     ;
; 9.172 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.796     ;
; 9.196 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.756     ;
; 9.217 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.751     ;
; 9.220 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 10.721     ;
; 9.228 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.371      ; 11.161     ;
; 9.230 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.722     ;
; 9.237 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 10.646     ;
; 9.237 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 10.646     ;
; 9.244 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.724     ;
; 9.269 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.687     ;
; 9.270 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.686     ;
; 9.279 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 10.689     ;
; 9.280 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 10.640     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 3.415      ;
; 46.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 3.404      ;
; 46.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.320      ;
; 47.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.095      ;
; 47.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 2.938      ;
; 47.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.897      ;
; 47.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 2.737      ;
; 47.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 2.713      ;
; 47.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.682      ;
; 47.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 2.588      ;
; 47.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.426      ;
; 47.825 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 2.302      ;
; 48.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.024      ;
; 48.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 1.762      ;
; 94.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.535      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.490      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.490      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.490      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.490      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.490      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.490      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.490      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.490      ;
; 94.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.490      ;
; 94.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.380      ;
; 94.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.380      ;
; 94.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.380      ;
; 94.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.380      ;
; 94.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.380      ;
; 94.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.380      ;
; 94.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.380      ;
; 94.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.380      ;
; 94.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.380      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.206      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.206      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.206      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.206      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.206      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.206      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.206      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.206      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.206      ;
; 94.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.044      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.042      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.042      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.042      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.042      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.042      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.042      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.042      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.042      ;
; 94.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.042      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.038      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.038      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.038      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.038      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.038      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.038      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.038      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.038      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.038      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.938      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.938      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.938      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.938      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.938      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.938      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.938      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.938      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.938      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.764      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.764      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.764      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.764      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.764      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.764      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.764      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.764      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.764      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.467      ;
; 95.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.229      ;
; 95.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.223      ;
; 95.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.189      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.190      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.190      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.190      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.190      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.190      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.156      ;
; 95.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.124      ;
; 95.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.124      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 0.669      ;
; 0.385 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 0.674      ;
; 0.389 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 0.674      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.695      ;
; 0.413 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.696      ;
; 0.424 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.707      ;
; 0.425 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.708      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[6]                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[5]                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[3]                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.698      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.412 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.696      ;
; 0.420 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.703      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.713      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.723      ;
; 0.461 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.728      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.822      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.834      ;
; 0.576 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.577 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.577 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.850      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.855      ;
; 0.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.861      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.604 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.870      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.869      ;
; 0.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.886      ;
; 0.624 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.889      ;
; 0.625 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.890      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.912      ;
; 0.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.917      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.922      ;
; 0.660 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.925      ;
; 0.662 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.928      ;
; 0.666 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.931      ;
; 0.666 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.931      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.932      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.937      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.941      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.941      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.941      ;
; 0.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.942      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.943      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.953      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.953      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.956      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.956      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.957      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.962      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.964      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[2]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.431 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.433 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.701      ;
; 0.437 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.439 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.443 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[61]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.708      ;
; 0.444 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.709      ;
; 0.446 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.712      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.455 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.721      ;
; 0.458 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.458 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.723      ;
; 0.462 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.727      ;
; 0.475 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.740      ;
; 0.484 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.749      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[34]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[33]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[56]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.816      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[59]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.816      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[35]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[32]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[36]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.817      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.817      ;
; 0.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[53]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.817      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[12]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[3]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[39]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.553 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[51]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.554 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[56]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.818      ;
; 0.554 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[58]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.818      ;
; 0.554 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[4]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.822      ;
; 0.557 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.822      ;
; 0.585 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.851      ;
; 0.586 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[40]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.851      ;
; 0.586 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[57]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.851      ;
; 0.586 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.851      ;
; 0.587 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.852      ;
; 0.590 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[5]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.855      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 12.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 7.028      ;
; 12.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 7.025      ;
; 12.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 7.025      ;
; 12.624 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 7.028      ;
; 12.628 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 7.152      ;
; 12.628 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 7.152      ;
; 12.629 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 7.013      ;
; 12.632 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 7.141      ;
; 12.632 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 7.138      ;
; 12.632 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 7.138      ;
; 12.632 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 7.141      ;
; 12.637 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 7.126      ;
; 12.637 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 7.126      ;
; 12.637 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.238     ; 7.020      ;
; 12.643 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 7.003      ;
; 12.645 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 7.133      ;
; 12.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.274     ; 6.972      ;
; 12.651 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 7.116      ;
; 12.657 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 7.085      ;
; 12.658 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 7.001      ;
; 12.664 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.195     ; 7.036      ;
; 12.664 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.195     ; 7.036      ;
; 12.664 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.195     ; 7.036      ;
; 12.666 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 7.108      ;
; 12.666 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 7.114      ;
; 12.666 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 7.114      ;
; 12.666 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 7.102      ;
; 12.666 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 7.102      ;
; 12.667 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 7.119      ;
; 12.667 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 7.119      ;
; 12.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 7.020      ;
; 12.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 7.020      ;
; 12.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.204     ; 7.023      ;
; 12.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.199     ; 7.028      ;
; 12.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.204     ; 7.023      ;
; 12.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 7.123      ;
; 12.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 7.123      ;
; 12.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.216     ; 7.010      ;
; 12.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.195     ; 7.031      ;
; 12.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.201     ; 7.025      ;
; 12.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.201     ; 7.025      ;
; 12.670 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 7.127      ;
; 12.670 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 7.006      ;
; 12.670 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 7.006      ;
; 12.670 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 7.006      ;
; 12.670 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 6.989      ;
; 12.670 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 7.006      ;
; 12.670 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 6.977      ;
; 12.672 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 7.149      ;
; 12.672 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 7.149      ;
; 12.672 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 7.149      ;
; 12.672 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 7.149      ;
; 12.672 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 7.148      ;
; 12.676 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 7.141      ;
; 12.676 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 7.141      ;
; 12.676 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 7.133      ;
; 12.676 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 7.133      ;
; 12.676 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 7.136      ;
; 12.676 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 7.136      ;
; 12.677 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 7.144      ;
; 12.677 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 7.138      ;
; 12.677 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 7.123      ;
; 12.677 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 7.138      ;
; 12.677 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 7.144      ;
; 12.678 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 7.119      ;
; 12.678 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 7.119      ;
; 12.678 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 7.102      ;
; 12.678 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 7.090      ;
; 12.678 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 7.119      ;
; 12.678 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 7.119      ;
; 12.680 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 7.081      ;
; 12.680 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 7.081      ;
; 12.680 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 7.021      ;
; 12.680 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 7.021      ;
; 12.680 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 7.021      ;
; 12.683 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 7.117      ;
; 12.685 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 6.998      ;
; 12.686 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 6.985      ;
; 12.688 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 7.134      ;
; 12.688 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 7.134      ;
; 12.688 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 7.134      ;
; 12.693 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 7.111      ;
; 12.694 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 7.098      ;
; 12.766 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 7.191      ;
; 12.766 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 7.191      ;
; 12.766 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 7.191      ;
; 12.766 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 7.191      ;
; 12.766 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 7.191      ;
; 12.793 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 7.157      ;
; 12.793 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 7.157      ;
; 12.793 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 7.157      ;
; 12.793 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 7.157      ;
; 12.793 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 7.157      ;
; 12.793 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 7.157      ;
; 12.796 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 7.129      ;
; 12.797 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.161      ;
; 12.797 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.161      ;
; 12.797 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.161      ;
; 12.797 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.161      ;
; 12.797 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.161      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.627 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 6.304      ;
; 13.627 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 6.304      ;
; 13.627 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 6.304      ;
; 13.627 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[0]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 6.304      ;
; 13.627 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 6.304      ;
; 13.627 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[0]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 6.304      ;
; 13.627 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[0]                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 6.304      ;
; 13.627 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 6.304      ;
; 13.628 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 6.292      ;
; 13.628 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 6.292      ;
; 13.635 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.315      ;
; 13.635 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.315      ;
; 13.636 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.320      ;
; 13.647 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 6.266      ;
; 13.647 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 6.266      ;
; 13.647 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 6.266      ;
; 13.647 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 6.266      ;
; 13.658 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 6.260      ;
; 13.658 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 6.260      ;
; 13.658 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 6.260      ;
; 13.658 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 6.260      ;
; 13.658 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 6.260      ;
; 13.666 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 6.272      ;
; 13.666 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 6.272      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 6.267      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.249      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.249      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.249      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.249      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 6.267      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.251      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.261      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.261      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.249      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.261      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.261      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.251      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.261      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.251      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 6.257      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 6.267      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 6.267      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 6.267      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 6.267      ;
; 13.668 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_accum:accum|readdata[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 6.259      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.252      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.252      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.252      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.252      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.252      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.252      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.252      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.252      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.669 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.257      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.240      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.240      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.240      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.240      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.248      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.248      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.248      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.248      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.242      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.246      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.244      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.253      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.253      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.253      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.253      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.253      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.253      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.253      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.244      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.244      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.244      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.253      ;
; 13.675 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.253      ;
; 14.045 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|read_latency_shift_reg[0]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.887      ;
; 14.045 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem_used[1]                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.887      ;
; 14.045 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem_used[0]                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.887      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.381      ;
; 97.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.068      ;
; 97.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.068      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.878      ;
; 98.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.852      ;
; 98.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.852      ;
; 98.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.852      ;
; 98.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.852      ;
; 98.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.852      ;
; 98.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.852      ;
; 98.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.430      ;
; 98.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.430      ;
; 98.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.430      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.278      ;
; 1.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.278      ;
; 1.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.278      ;
; 1.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.722      ;
; 1.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.722      ;
; 1.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.722      ;
; 1.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.722      ;
; 1.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.722      ;
; 1.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.722      ;
; 1.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.738      ;
; 1.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.954      ;
; 1.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.954      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
; 1.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.241      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.746 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.545      ; 5.477      ;
; 4.746 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.545      ; 5.477      ;
; 4.747 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.534      ; 5.467      ;
; 4.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 5.467      ;
; 4.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.505      ; 5.467      ;
; 4.777 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.512      ; 5.475      ;
; 4.777 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.512      ; 5.475      ;
; 4.779 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.520      ; 5.485      ;
; 4.779 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.520      ; 5.485      ;
; 4.779 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.520      ; 5.485      ;
; 4.786 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.510      ; 5.482      ;
; 4.786 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.510      ; 5.482      ;
; 4.786 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.510      ; 5.482      ;
; 4.786 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.510      ; 5.482      ;
; 4.786 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.510      ; 5.482      ;
; 4.788 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.490      ; 5.464      ;
; 4.788 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.490      ; 5.464      ;
; 4.789 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 5.473      ;
; 4.789 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 5.473      ;
; 4.789 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 5.473      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.485      ; 5.483      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.485      ; 5.483      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.485      ; 5.483      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.485      ; 5.483      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.485      ; 5.483      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.485      ; 5.483      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.485      ; 5.483      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.812 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 5.485      ;
; 4.821 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.473      ; 5.480      ;
; 4.821 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.473      ; 5.480      ;
; 4.821 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.473      ; 5.480      ;
; 4.822 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 5.473      ;
; 4.822 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 5.473      ;
; 4.822 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 5.473      ;
; 4.823 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.472      ; 5.481      ;
; 4.823 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.472      ; 5.481      ;
; 4.823 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.462      ; 5.471      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 5.483      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 5.483      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 5.483      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 5.483      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.474      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.474      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.474      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.474      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.474      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.474      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.484      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.484      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[4]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[3]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[5]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[7]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[6]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[2]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[1]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.474      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[2]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.475      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.474      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.475      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.475      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.485      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.473      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 5.477      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[7]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.475      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.475      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 5.477      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 5.477      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.484      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 5.477      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 5.477      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.475      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.475      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.484      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.465      ;
; 5.208 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.475      ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.712 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 6.443      ;
; 5.712 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 6.443      ;
; 5.712 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 6.443      ;
; 5.712 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 6.443      ;
; 5.712 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 6.443      ;
; 5.712 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 6.443      ;
; 5.712 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 6.443      ;
; 5.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 6.433      ;
; 5.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 6.433      ;
; 5.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 6.433      ;
; 5.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 6.433      ;
; 5.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 6.433      ;
; 5.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 6.433      ;
; 5.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 6.434      ;
; 5.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 6.434      ;
; 5.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 6.434      ;
; 5.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 6.456      ;
; 5.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 6.456      ;
; 5.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 6.456      ;
; 5.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 6.456      ;
; 5.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 6.456      ;
; 5.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 6.456      ;
; 5.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 6.456      ;
; 5.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 6.456      ;
; 5.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 6.456      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.169 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 6.461      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.439      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.449      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.448      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.448      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.448      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.449      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.448      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.448      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.449      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.448      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.439      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.439      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.447      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.447      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.010000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[0]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.001000000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.452      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.439      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 6.463      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 6.463      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 6.464      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 6.464      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 6.463      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 6.463      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[0]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[1]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 6.444      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[2]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 6.444      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[3]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[5]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[6]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[7]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 6.444      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[11]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[12]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 6.443      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.439      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.010                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 6.436      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 6.436      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 6.436      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 6.436      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 6.436      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 6.436      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 6.436      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.439      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.439      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 6.436      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.439      ;
; 6.170 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.439      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 33.350 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 87.85 MHz  ; 87.85 MHz       ; main_clk_50                          ;      ;
; 107.11 MHz ; 107.11 MHz      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 170.88 MHz ; 170.88 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.692  ; 0.000         ;
; main_clk_50                          ; 8.617  ; 0.000         ;
; altera_reserved_tck                  ; 47.074 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.337 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.353 ; 0.000         ;
; altera_reserved_tck                  ; 0.354 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 13.280 ; 0.000         ;
; main_clk_50                          ; 14.300 ; 0.000         ;
; altera_reserved_tck                  ; 97.732 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.914 ; 0.000         ;
; main_clk_50                          ; 4.317 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 5.104 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.644  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.684  ; 0.000         ;
; altera_reserved_tck                  ; 49.567 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                   ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.692  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                        ; DRAM_CLK                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.308      ;
; 10.664 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 9.156      ;
; 10.676 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 9.095      ;
; 10.685 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                         ; DRAM_DQ[10]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.827     ; 3.488      ;
; 10.692 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                         ; DRAM_DQ[13]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.498      ;
; 10.692 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                          ; DRAM_DQ[6]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.478      ;
; 10.697 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                         ; DRAM_DQ[31]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.835     ; 3.468      ;
; 10.700 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                         ; DRAM_DQ[30]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.458      ;
; 10.700 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                          ; DRAM_DQ[7]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.458      ;
; 10.702 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                          ; DRAM_DQ[5]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.468      ;
; 10.705 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                         ; DRAM_DQ[12]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.827     ; 3.468      ;
; 10.707 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                           ; DRAM_DQM[0]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.835     ; 3.458      ;
; 10.707 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                         ; DRAM_DQ[15]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.478      ;
; 10.709 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                          ; DRAM_DQ[2]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.833     ; 3.458      ;
; 10.710 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                         ; DRAM_DQ[27]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.448      ;
; 10.710 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                         ; DRAM_DQ[26]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.448      ;
; 10.713 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                          ; DRAM_DQ[3]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.468      ;
; 10.713 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 9.070      ;
; 10.715 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 9.062      ;
; 10.717 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                          ; DRAM_ADDR[3]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.825     ; 3.458      ;
; 10.719 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                          ; DRAM_DQ[4]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.833     ; 3.448      ;
; 10.719 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                          ; DRAM_DQ[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.823     ; 3.458      ;
; 10.721 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                           ; DRAM_CS_N                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.438      ;
; 10.727 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                          ; DRAM_DQ[9]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.458      ;
; 10.729 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                         ; DRAM_DQ[18]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.823     ; 3.448      ;
; 10.730 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                         ; DRAM_DQ[28]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.428      ;
; 10.732 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                         ; DRAM_DQ[29]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.840     ; 3.428      ;
; 10.737 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                          ; DRAM_DQ[8]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.448      ;
; 10.738 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                         ; DRAM_DQ[19]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.448      ;
; 10.740 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                         ; DRAM_DQ[25]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.418      ;
; 10.740 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                          ; DRAM_ADDR[0]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.418      ;
; 10.741 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                          ; DRAM_BA[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.418      ;
; 10.745 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                         ; DRAM_DQ[22]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.438      ;
; 10.746 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                           ; DRAM_DQM[2]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.448      ;
; 10.747 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                         ; DRAM_ADDR[11]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.438      ;
; 10.748 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                         ; DRAM_DQ[20]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.438      ;
; 10.755 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                         ; DRAM_DQ[16]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.428      ;
; 10.757 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 9.019      ;
; 10.762 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                         ; DRAM_ADDR[12]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.428      ;
; 10.763 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                           ; DRAM_RAS_N                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.418      ;
; 10.765 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                          ; DRAM_DQ[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.438      ;
; 10.766 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                         ; DRAM_DQ[17]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.428      ;
; 10.767 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                         ; DRAM_DQ[24]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.418      ;
; 10.768 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                         ; DRAM_DQ[11]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.448      ;
; 10.769 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                          ; DRAM_ADDR[8]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.428      ;
; 10.771 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                           ; DRAM_DQM[1]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.791     ; 3.438      ;
; 10.772 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                         ; DRAM_DQ[23]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.418      ;
; 10.772 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                          ; DRAM_ADDR[5]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.418      ;
; 10.775 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                          ; DRAM_ADDR[9]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.428      ;
; 10.778 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                         ; DRAM_DQ[21]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.438      ;
; 10.779 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 8.978      ;
; 10.781 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                           ; DRAM_CAS_N                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.791     ; 3.428      ;
; 10.785 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                           ; DRAM_WE_N                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.777     ; 3.438      ;
; 10.788 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                          ; DRAM_ADDR[4]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.428      ;
; 10.798 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                          ; DRAM_ADDR[1]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.418      ;
; 10.798 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 8.942      ;
; 10.813 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 8.960      ;
; 10.814 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 8.920      ;
; 10.814 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 8.920      ;
; 10.825 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 8.906      ;
; 10.825 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 8.906      ;
; 10.828 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 8.896      ;
; 10.838 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                         ; DRAM_ADDR[10]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.840     ; 3.322      ;
; 10.841 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                         ; DRAM_DQ[14]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.362      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                   ; DRAM_DQ[30]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                    ; DRAM_DQ[7]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                   ; DRAM_DQ[27]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                   ; DRAM_DQ[26]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                   ; DRAM_DQ[28]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                   ; DRAM_DQ[25]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.846 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                   ; DRAM_DQ[29]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.827     ; 3.327      ;
; 10.849 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 8.972      ;
; 10.849 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                          ; DRAM_ADDR[7]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.332      ;
; 10.851 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                   ; DRAM_DQ[31]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.822     ; 3.327      ;
; 10.853 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                    ; DRAM_DQ[2]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.820     ; 3.327      ;
; 10.853 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                    ; DRAM_DQ[4]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.820     ; 3.327      ;
; 10.856 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                    ; DRAM_DQ[6]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.327      ;
; 10.856 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                    ; DRAM_DQ[5]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.327      ;
; 10.859 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 8.961      ;
; 10.859 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                   ; DRAM_DQ[10]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.327      ;
; 10.859 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                   ; DRAM_DQ[12]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.327      ;
; 10.863 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                           ; DRAM_DQM[3]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.825     ; 3.312      ;
; 10.863 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                   ; DRAM_DQ[18]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.327      ;
; 10.863 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                    ; DRAM_DQ[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.327      ;
; 10.867 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                    ; DRAM_DQ[3]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.327      ;
; 10.869 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                   ; DRAM_DQ[22]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.804     ; 3.327      ;
; 10.869 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                   ; DRAM_DQ[16]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.804     ; 3.327      ;
; 10.871 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                   ; DRAM_DQ[15]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.871 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                    ; DRAM_DQ[9]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.871 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                    ; DRAM_DQ[8]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.871 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                   ; DRAM_DQ[24]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.872 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                   ; DRAM_DQ[19]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.801     ; 3.327      ;
; 10.872 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                   ; DRAM_DQ[20]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.801     ; 3.327      ;
; 10.875 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                          ; DRAM_ADDR[6]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.322      ;
; 10.876 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                   ; DRAM_DQ[23]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.327      ;
; 10.876 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                   ; DRAM_DQ[13]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.327      ;
; 10.880 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                   ; DRAM_DQ[17]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.793     ; 3.327      ;
; 10.889 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                 ; DRAM_DQ[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.327      ;
; 10.901 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                          ; DRAM_BA[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.777     ; 3.322      ;
; 10.902 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                   ; DRAM_DQ[21]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.771     ; 3.327      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.617  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 11.281     ;
; 8.906  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.528     ; 10.585     ;
; 8.935  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 11.025     ;
; 9.007  ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                          ; LEDG[6]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.784     ; 6.209      ;
; 9.074  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 10.886     ;
; 9.134  ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.784     ; 6.082      ;
; 9.149  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.795     ;
; 9.168  ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                          ; LEDG[0]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.784     ; 6.048      ;
; 9.202  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.498     ; 10.319     ;
; 9.220  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 10.740     ;
; 9.231  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 10.759     ;
; 9.249  ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                          ; LEDG[1]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.784     ; 5.967      ;
; 9.256  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.689     ;
; 9.276  ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.784     ; 5.940      ;
; 9.285  ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.784     ; 5.931      ;
; 9.299  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.646     ;
; 9.308  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.637     ;
; 9.312  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 10.648     ;
; 9.342  ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                          ; LEDG[3]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.784     ; 5.874      ;
; 9.370  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 10.620     ;
; 9.376  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.305      ; 10.948     ;
; 9.386  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.509     ; 10.124     ;
; 9.393  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 10.567     ;
; 9.407  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.509     ; 10.103     ;
; 9.415  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.564     ;
; 9.436  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.543     ;
; 9.445  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 10.529     ;
; 9.472  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.473     ;
; 9.486  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 10.474     ;
; 9.516  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 10.474     ;
; 9.552  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 10.423     ;
; 9.554  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.425     ;
; 9.568  ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                          ; LEDG[7]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.784     ; 5.648      ;
; 9.575  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.404     ;
; 9.595  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 10.380     ;
; 9.600  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.509     ; 9.910      ;
; 9.604  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 10.371     ;
; 9.608  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 10.382     ;
; 9.618  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.327     ;
; 9.629  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 10.334     ;
; 9.629  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.350     ;
; 9.650  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 10.313     ;
; 9.665  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 10.252     ;
; 9.676  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.354      ; 10.697     ;
; 9.689  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 10.301     ;
; 9.700  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.279     ;
; 9.721  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.258     ;
; 9.734  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.354      ; 10.639     ;
; 9.736  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.228     ;
; 9.757  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.207     ;
; 9.768  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 10.207     ;
; 9.768  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.211     ;
; 9.773  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.176     ;
; 9.779  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.185     ;
; 9.782  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 10.208     ;
; 9.788  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.176     ;
; 9.792  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.187     ;
; 9.800  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.164     ;
; 9.809  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.155     ;
; 9.811  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.138     ;
; 9.813  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.166     ;
; 9.832  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.509     ; 9.678      ;
; 9.837  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 10.094     ;
; 9.839  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.348      ; 10.528     ;
; 9.843  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 10.120     ;
; 9.860  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.509     ; 9.650      ;
; 9.861  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.118     ;
; 9.873  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.106     ;
; 9.883  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.500     ; 9.636      ;
; 9.889  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.090     ;
; 9.894  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.085     ;
; 9.904  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.495     ; 9.620      ;
; 9.912  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 10.076     ;
; 9.914  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 10.061     ;
; 9.914  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.065     ;
; 9.950  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.014     ;
; 9.952  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.012     ;
; 9.961  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 9.986      ;
; 9.966  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 10.013     ;
; 9.973  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 9.991      ;
; 9.978  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.348      ; 10.389     ;
; 9.980  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.342      ; 10.381     ;
; 9.986  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 9.963      ;
; 9.987  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 9.992      ;
; 9.993  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 9.971      ;
; 9.993  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 9.938      ;
; 10.000 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 9.979      ;
; 10.002 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 9.962      ;
; 10.006 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 9.973      ;
; 10.010 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 9.969      ;
; 10.013 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 9.880      ;
; 10.013 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 9.880      ;
; 10.028 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 9.951      ;
; 10.048 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 9.931      ;
; 10.051 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 9.937      ;
; 10.053 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.298     ;
; 10.060 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.495     ; 9.464      ;
; 10.075 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 9.888      ;
; 10.087 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 9.892      ;
; 10.098 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 9.866      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.106      ;
; 47.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.090      ;
; 47.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.043      ;
; 47.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.824      ;
; 47.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.694      ;
; 47.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.648      ;
; 47.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.468      ;
; 47.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.454      ;
; 47.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.405      ;
; 47.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.314      ;
; 47.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.194      ;
; 48.066 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 2.130      ;
; 48.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.817      ;
; 48.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.575      ;
; 94.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.119      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.109      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.109      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.109      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.109      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.109      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.109      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.109      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.109      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.109      ;
; 94.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.061      ;
; 94.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.061      ;
; 94.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.061      ;
; 94.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.061      ;
; 94.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.061      ;
; 94.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.061      ;
; 94.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.061      ;
; 94.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.061      ;
; 94.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.061      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.004      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.004      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.004      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.004      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.004      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.004      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.004      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.004      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.004      ;
; 95.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.759      ;
; 95.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.759      ;
; 95.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.759      ;
; 95.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.759      ;
; 95.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.759      ;
; 95.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.759      ;
; 95.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.759      ;
; 95.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.759      ;
; 95.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.759      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.694      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.694      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.694      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.694      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.694      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.694      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.694      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.694      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.694      ;
; 95.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.640      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.646      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.646      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.646      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.646      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.646      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.646      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.646      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.646      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.646      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.589      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.589      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.589      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.589      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.589      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.589      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.589      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.589      ;
; 95.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.589      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.173      ;
; 96.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.882      ;
; 96.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.880      ;
; 96.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.905      ;
; 96.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.905      ;
; 96.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.905      ;
; 96.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.905      ;
; 96.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.905      ;
; 96.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.860      ;
; 96.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.773      ;
; 96.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.773      ;
; 96.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.773      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.348 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.608      ;
; 0.348 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.608      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.639      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.631      ;
; 0.389 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.631      ;
; 0.390 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.649      ;
; 0.391 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.650      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[6]                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[5]                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[3]                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.641      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.630      ;
; 0.394 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[2]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[61]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.410 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.654      ;
; 0.414 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.421 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.664      ;
; 0.422 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.665      ;
; 0.424 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.667      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.670      ;
; 0.444 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.687      ;
; 0.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[59]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[34]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[33]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[12]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[3]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[36]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[56]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[53]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[35]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[32]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[39]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[56]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[58]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[51]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[4]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.508 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.528 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.536 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.779      ;
; 0.539 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[57]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.782      ;
; 0.540 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[40]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.783      ;
; 0.544 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[5]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.788      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.638      ;
; 0.381 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.639      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.646      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.655      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.664      ;
; 0.425 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.679      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.763      ;
; 0.529 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.530 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.779      ;
; 0.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.787      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.554 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.796      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.801      ;
; 0.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.800      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.805      ;
; 0.570 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.812      ;
; 0.571 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.813      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.822      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.834      ;
; 0.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.838      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.843      ;
; 0.603 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.852      ;
; 0.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.857      ;
; 0.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.858      ;
; 0.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.860      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.861      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.861      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.860      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.864      ;
; 0.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.872      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.873      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.873      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.873      ;
; 0.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.876      ;
; 0.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.876      ;
; 0.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.879      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 13.280 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 6.396      ;
; 13.280 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 6.396      ;
; 13.281 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 6.392      ;
; 13.281 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 6.392      ;
; 13.284 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 6.382      ;
; 13.295 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 6.387      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 6.372      ;
; 13.304 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 6.341      ;
; 13.309 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 6.368      ;
; 13.312 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 6.488      ;
; 13.312 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 6.488      ;
; 13.313 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 6.479      ;
; 13.313 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 6.479      ;
; 13.314 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 6.475      ;
; 13.314 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 6.475      ;
; 13.317 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 6.465      ;
; 13.317 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 6.465      ;
; 13.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.202     ; 6.379      ;
; 13.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.180     ; 6.401      ;
; 13.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.191     ; 6.390      ;
; 13.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.180     ; 6.401      ;
; 13.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.180     ; 6.401      ;
; 13.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 6.395      ;
; 13.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.191     ; 6.390      ;
; 13.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.188     ; 6.393      ;
; 13.319 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.188     ; 6.393      ;
; 13.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 6.386      ;
; 13.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 6.386      ;
; 13.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.182     ; 6.398      ;
; 13.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 6.357      ;
; 13.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 6.373      ;
; 13.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 6.373      ;
; 13.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 6.373      ;
; 13.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 6.373      ;
; 13.322 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 6.342      ;
; 13.328 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 6.470      ;
; 13.331 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 6.455      ;
; 13.335 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 6.386      ;
; 13.335 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 6.386      ;
; 13.335 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 6.386      ;
; 13.335 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.198     ; 6.367      ;
; 13.336 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.211     ; 6.353      ;
; 13.337 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 6.424      ;
; 13.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 6.440      ;
; 13.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 6.440      ;
; 13.341 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 6.446      ;
; 13.342 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 6.451      ;
; 13.342 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 6.451      ;
; 13.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 6.456      ;
; 13.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 6.456      ;
; 13.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 6.462      ;
; 13.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 6.462      ;
; 13.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 6.466      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 6.478      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 6.478      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.484      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.484      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.484      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 6.473      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 6.473      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 6.476      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 6.462      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 6.476      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.484      ;
; 13.352 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 6.483      ;
; 13.353 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 6.481      ;
; 13.353 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 6.440      ;
; 13.353 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 6.469      ;
; 13.353 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 6.469      ;
; 13.353 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 6.481      ;
; 13.354 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 6.456      ;
; 13.354 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 6.456      ;
; 13.354 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 6.456      ;
; 13.354 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 6.456      ;
; 13.354 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 6.419      ;
; 13.354 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 6.419      ;
; 13.355 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 6.425      ;
; 13.360 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 6.454      ;
; 13.368 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 6.469      ;
; 13.368 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 6.469      ;
; 13.368 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 6.469      ;
; 13.368 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 6.450      ;
; 13.369 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 6.436      ;
; 13.373 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 6.591      ;
; 13.373 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 6.591      ;
; 13.373 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 6.591      ;
; 13.373 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 6.591      ;
; 13.373 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 6.591      ;
; 13.399 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.558      ;
; 13.399 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.558      ;
; 13.399 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.558      ;
; 13.399 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.558      ;
; 13.399 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.558      ;
; 13.399 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.558      ;
; 13.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.563      ;
; 13.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.563      ;
; 13.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.563      ;
; 13.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.563      ;
; 13.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.563      ;
; 13.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.563      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.300 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.639      ;
; 14.300 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.639      ;
; 14.300 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.639      ;
; 14.300 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[0]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.639      ;
; 14.300 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.639      ;
; 14.300 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[0]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.639      ;
; 14.300 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[0]                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.639      ;
; 14.300 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.639      ;
; 14.303 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.624      ;
; 14.303 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.624      ;
; 14.312 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 5.654      ;
; 14.313 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.648      ;
; 14.313 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.648      ;
; 14.318 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.604      ;
; 14.318 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.604      ;
; 14.318 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.604      ;
; 14.318 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.604      ;
; 14.328 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.597      ;
; 14.328 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.597      ;
; 14.328 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.597      ;
; 14.328 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.597      ;
; 14.328 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.597      ;
; 14.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.596      ;
; 14.338 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.596      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 5.608      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.586      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.586      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.586      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.586      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.588      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.586      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.588      ;
; 14.339 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.588      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 5.589      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 5.589      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 5.589      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 5.589      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 5.589      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 5.589      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 5.589      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 5.589      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.598      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.598      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.598      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.598      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.598      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.594      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.340 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_accum:accum|readdata[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.596      ;
; 14.341 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.603      ;
; 14.341 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.603      ;
; 14.341 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.603      ;
; 14.341 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.603      ;
; 14.341 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.603      ;
; 14.341 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.603      ;
; 14.342 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 5.589      ;
; 14.342 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 5.589      ;
; 14.342 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 5.589      ;
; 14.342 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 5.589      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.581      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.581      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.581      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.581      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 5.583      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 5.587      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 5.585      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.595      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.595      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.595      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.595      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.595      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.595      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.595      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 5.585      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 5.585      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 5.585      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.595      ;
; 14.343 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.595      ;
; 14.673 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.266      ;
; 14.673 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 5.266      ;
; 14.673 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 5.256      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.207      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.875      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.875      ;
; 98.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.705      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.669      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.669      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.669      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.669      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.669      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.669      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.290      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.290      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.290      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.157      ;
; 0.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.157      ;
; 0.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.157      ;
; 1.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.585      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.578      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.578      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.578      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.578      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.578      ;
; 1.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.578      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.783      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.783      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.002      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.317 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 4.986      ;
; 4.317 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 4.986      ;
; 4.318 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 4.976      ;
; 4.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.462      ; 4.977      ;
; 4.344 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.462      ; 4.977      ;
; 4.348 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.466      ; 4.985      ;
; 4.348 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.466      ; 4.985      ;
; 4.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.476      ; 4.996      ;
; 4.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.476      ; 4.996      ;
; 4.349 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.476      ; 4.996      ;
; 4.357 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 4.993      ;
; 4.357 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 4.993      ;
; 4.357 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 4.993      ;
; 4.357 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 4.993      ;
; 4.357 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 4.993      ;
; 4.358 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.453      ; 4.982      ;
; 4.358 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.453      ; 4.982      ;
; 4.358 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.453      ; 4.982      ;
; 4.358 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.444      ; 4.973      ;
; 4.358 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.444      ; 4.973      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 4.994      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 4.994      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 4.994      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 4.994      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 4.994      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 4.994      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 4.994      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.383 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 4.996      ;
; 4.392 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.428      ; 4.991      ;
; 4.392 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.428      ; 4.991      ;
; 4.392 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.428      ; 4.991      ;
; 4.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.426      ; 4.990      ;
; 4.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.426      ; 4.990      ;
; 4.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.420      ; 4.984      ;
; 4.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.420      ; 4.984      ;
; 4.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.420      ; 4.984      ;
; 4.393 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.417      ; 4.981      ;
; 4.741 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.994      ;
; 4.741 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.994      ;
; 4.741 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.994      ;
; 4.741 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[1]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.994      ;
; 4.741 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.994      ;
; 4.741 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.994      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 4.996      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 4.996      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 4.984      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 4.984      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 4.984      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|read_latency_shift_reg[0]                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 4.984      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 4.984      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 4.984      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 4.988      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 4.988      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 4.988      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 4.988      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 4.986      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 4.986      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 4.986      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 4.984      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 4.984      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.997      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.998      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.998      ;
; 4.742 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.998      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 4.986      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.988      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.988      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.988      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.988      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 4.986      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 4.986      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 4.986      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.988      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.988      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.988      ;
; 4.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.988      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 4.976      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 4.976      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 4.976      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 4.976      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 4.976      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 4.972      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 4.972      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 4.972      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 4.976      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 4.980      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 4.980      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 4.980      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 4.980      ;
; 4.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 4.978      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 5.776      ;
; 5.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 5.776      ;
; 5.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 5.776      ;
; 5.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 5.776      ;
; 5.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 5.776      ;
; 5.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 5.776      ;
; 5.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 5.776      ;
; 5.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 5.768      ;
; 5.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 5.768      ;
; 5.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 5.768      ;
; 5.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 5.768      ;
; 5.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 5.768      ;
; 5.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 5.768      ;
; 5.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 5.767      ;
; 5.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 5.767      ;
; 5.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 5.767      ;
; 5.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 5.789      ;
; 5.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 5.789      ;
; 5.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 5.789      ;
; 5.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 5.789      ;
; 5.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 5.789      ;
; 5.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 5.789      ;
; 5.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 5.789      ;
; 5.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 5.789      ;
; 5.166 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 5.789      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.796      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 5.791      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 5.791      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.789      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.789      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.789      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.789      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.789      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.793      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.795      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.789      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.789      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 5.791      ;
; 5.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 5.791      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.773      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.785      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.785      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.785      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.785      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.773      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.773      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 5.783      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 5.783      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.785      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.785      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.779      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.779      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.777      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.779      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.777      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.777      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.777      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.779      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.773      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.785      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.797      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.779      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.797      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.797      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.797      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.797      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.797      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[1]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.778      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[2]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.778      ;
; 5.526 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[7]                                                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.778      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 33.941 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 5.328  ; 0.000         ;
; main_clk_50                          ; 12.523 ; 0.000         ;
; altera_reserved_tck                  ; 48.614 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.173 ; 0.000         ;
; altera_reserved_tck                  ; 0.180 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.181 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 15.991 ; 0.000         ;
; main_clk_50                          ; 16.525 ; 0.000         ;
; altera_reserved_tck                  ; 98.748 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.493 ; 0.000         ;
; main_clk_50                          ; 2.488 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 2.927 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.372  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.780  ; 0.000         ;
; altera_reserved_tck                  ; 49.476 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                   ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.328  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                        ; DRAM_CLK                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 2.672      ;
; 13.446 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                         ; DRAM_DQ[10]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.215      ;
; 13.452 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                          ; DRAM_DQ[6]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.205      ;
; 13.454 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                         ; DRAM_DQ[13]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.225      ;
; 13.457 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                         ; DRAM_DQ[31]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.195      ;
; 13.461 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                         ; DRAM_DQ[30]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.185      ;
; 13.461 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                          ; DRAM_DQ[7]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.185      ;
; 13.462 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                          ; DRAM_DQ[5]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.195      ;
; 13.466 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                         ; DRAM_DQ[12]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.195      ;
; 13.467 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                           ; DRAM_DQM[0]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.185      ;
; 13.469 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                         ; DRAM_DQ[15]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.205      ;
; 13.469 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                          ; DRAM_DQ[2]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.185      ;
; 13.470 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                         ; DRAM_DQ[27]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.175      ;
; 13.470 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                         ; DRAM_DQ[26]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.175      ;
; 13.473 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                          ; DRAM_DQ[3]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.195      ;
; 13.474 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                          ; DRAM_ADDR[3]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.341     ; 2.185      ;
; 13.479 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                          ; DRAM_DQ[4]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.175      ;
; 13.479 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                          ; DRAM_DQ[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.185      ;
; 13.482 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                           ; DRAM_CS_N                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.165      ;
; 13.486 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                         ; DRAM_DQ[18]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.175      ;
; 13.489 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                          ; DRAM_DQ[9]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.185      ;
; 13.491 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                         ; DRAM_DQ[28]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.155      ;
; 13.493 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                         ; DRAM_DQ[29]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.155      ;
; 13.495 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                         ; DRAM_DQ[19]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.175      ;
; 13.499 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                          ; DRAM_DQ[8]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.175      ;
; 13.500 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                         ; DRAM_DQ[25]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.145      ;
; 13.501 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                         ; DRAM_DQ[22]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.334     ; 2.165      ;
; 13.501 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                          ; DRAM_ADDR[0]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.145      ;
; 13.502 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                          ; DRAM_BA[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.145      ;
; 13.503 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                           ; DRAM_DQM[2]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.175      ;
; 13.505 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                         ; DRAM_DQ[20]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.165      ;
; 13.509 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                         ; DRAM_ADDR[11]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.165      ;
; 13.511 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                         ; DRAM_DQ[16]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.334     ; 2.155      ;
; 13.523 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                         ; DRAM_DQ[17]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.155      ;
; 13.523 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                           ; DRAM_RAS_N                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.145      ;
; 13.524 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                         ; DRAM_ADDR[12]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.155      ;
; 13.524 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                          ; DRAM_DQ[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.165      ;
; 13.528 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                         ; DRAM_DQ[23]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.327     ; 2.145      ;
; 13.528 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                         ; DRAM_DQ[11]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.175      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                         ; DRAM_DQ[24]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.145      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                          ; DRAM_ADDR[8]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.316     ; 2.155      ;
; 13.531 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                           ; DRAM_DQM[1]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.165      ;
; 13.534 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                         ; DRAM_DQ[21]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.301     ; 2.165      ;
; 13.534 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                          ; DRAM_ADDR[9]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.155      ;
; 13.534 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                          ; DRAM_ADDR[5]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.145      ;
; 13.541 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                           ; DRAM_CAS_N                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.155      ;
; 13.546 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                           ; DRAM_WE_N                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.165      ;
; 13.547 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                         ; DRAM_ADDR[10]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.101      ;
; 13.548 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                         ; DRAM_DQ[14]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.141      ;
; 13.548 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                          ; DRAM_ADDR[4]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.155      ;
; 13.557 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                          ; DRAM_ADDR[7]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.111      ;
; 13.558 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                          ; DRAM_ADDR[1]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.145      ;
; 13.563 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                   ; DRAM_DQ[27]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.090      ;
; 13.563 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                   ; DRAM_DQ[26]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.090      ;
; 13.563 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                   ; DRAM_DQ[25]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.090      ;
; 13.564 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                   ; DRAM_DQ[30]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.564 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                    ; DRAM_DQ[7]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.564 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                   ; DRAM_DQ[28]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.566 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                   ; DRAM_DQ[29]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.090      ;
; 13.568 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                           ; DRAM_DQM[3]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.341     ; 2.091      ;
; 13.570 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                   ; DRAM_DQ[31]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.090      ;
; 13.572 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                    ; DRAM_DQ[2]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.090      ;
; 13.572 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                    ; DRAM_DQ[4]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.090      ;
; 13.575 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                    ; DRAM_DQ[6]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.090      ;
; 13.575 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                    ; DRAM_DQ[5]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.090      ;
; 13.579 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                   ; DRAM_DQ[18]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.579 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                   ; DRAM_DQ[10]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.579 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                   ; DRAM_DQ[12]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.582 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                    ; DRAM_DQ[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.328     ; 2.090      ;
; 13.583 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                          ; DRAM_ADDR[6]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.316     ; 2.101      ;
; 13.584 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                   ; DRAM_DQ[22]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.090      ;
; 13.584 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                   ; DRAM_DQ[16]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.090      ;
; 13.586 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                    ; DRAM_DQ[3]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.324     ; 2.090      ;
; 13.588 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                   ; DRAM_DQ[19]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.090      ;
; 13.588 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                   ; DRAM_DQ[20]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.090      ;
; 13.591 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                   ; DRAM_DQ[23]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.319     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                   ; DRAM_DQ[15]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                    ; DRAM_DQ[9]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                    ; DRAM_DQ[8]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                   ; DRAM_DQ[24]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.596 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                   ; DRAM_DQ[17]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.314     ; 2.090      ;
; 13.597 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                   ; DRAM_DQ[13]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.313     ; 2.090      ;
; 13.607 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                 ; DRAM_DQ[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.090      ;
; 13.610 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                          ; DRAM_BA[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.101      ;
; 13.617 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                   ; DRAM_DQ[21]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.293     ; 2.090      ;
; 13.620 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                          ; DRAM_ADDR[2]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.091      ;
; 13.621 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_11                                                                   ; DRAM_DQ[11]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.090      ;
; 13.662 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_14                                                                   ; DRAM_DQ[14]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.035      ;
; 14.822 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.057      ;
; 14.836 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.031      ;
; 14.838 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.028      ;
; 14.844 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 5.030      ;
; 14.848 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 5.013      ;
; 14.848 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 5.013      ;
; 14.857 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.000      ;
; 14.857 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.000      ;
; 14.858 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 4.991      ;
; 14.882 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 5.033      ;
; 14.882 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 4.995      ;
; 14.897 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 5.018      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.523 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                          ; LEDG[6]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.629     ; 3.848      ;
; 12.580 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.629     ; 3.791      ;
; 12.613 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                          ; LEDG[0]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.629     ; 3.758      ;
; 12.661 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.629     ; 3.710      ;
; 12.665 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                          ; LEDG[1]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.629     ; 3.706      ;
; 12.697 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.629     ; 3.674      ;
; 12.705 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                          ; LEDG[3]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.629     ; 3.666      ;
; 12.873 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                          ; LEDG[7]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.629     ; 3.498      ;
; 13.660 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.287      ;
; 13.874 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.285     ; 5.848      ;
; 13.969 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 6.008      ;
; 14.031 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.255     ; 5.721      ;
; 14.053 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.924      ;
; 14.088 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 5.873      ;
; 14.106 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.871      ;
; 14.126 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.000      ; 5.881      ;
; 14.136 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.827      ;
; 14.139 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.838      ;
; 14.150 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.154      ; 6.011      ;
; 14.165 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.798      ;
; 14.165 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.798      ;
; 14.166 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.265     ; 5.576      ;
; 14.175 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.265     ; 5.567      ;
; 14.210 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.000      ; 5.797      ;
; 14.236 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.741      ;
; 14.245 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.016     ; 5.746      ;
; 14.261 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.736      ;
; 14.262 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.701      ;
; 14.262 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.715      ;
; 14.263 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.000      ; 5.744      ;
; 14.270 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.727      ;
; 14.281 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.265     ; 5.461      ;
; 14.293 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.014     ; 5.700      ;
; 14.296 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.000      ; 5.711      ;
; 14.322 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.014     ; 5.671      ;
; 14.322 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.014     ; 5.671      ;
; 14.341 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.622      ;
; 14.345 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.652      ;
; 14.346 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.199      ; 5.860      ;
; 14.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.643      ;
; 14.364 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 5.572      ;
; 14.371 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.199      ; 5.835      ;
; 14.376 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.621      ;
; 14.380 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.265     ; 5.362      ;
; 14.380 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 5.601      ;
; 14.389 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 5.592      ;
; 14.393 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.000      ; 5.614      ;
; 14.398 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.599      ;
; 14.399 ; SW[6]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[6]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.572      ; 4.180      ;
; 14.399 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.265     ; 5.343      ;
; 14.407 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.590      ;
; 14.416 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.257     ; 5.334      ;
; 14.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.014     ; 5.574      ;
; 14.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.000      ; 5.588      ;
; 14.428 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.555      ;
; 14.431 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.566      ;
; 14.435 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.532      ;
; 14.437 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.546      ;
; 14.440 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.557      ;
; 14.450 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.517      ;
; 14.457 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.526      ;
; 14.457 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.526      ;
; 14.460 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.537      ;
; 14.466 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.517      ;
; 14.466 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.517      ;
; 14.467 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.195      ; 5.735      ;
; 14.475 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.522      ;
; 14.487 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.450      ;
; 14.487 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.450      ;
; 14.492 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.274     ; 5.241      ;
; 14.494 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.503      ;
; 14.495 ; SW[5]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[5]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.572      ; 4.084      ;
; 14.495 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 5.486      ;
; 14.498 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.014     ; 5.495      ;
; 14.498 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.191      ; 5.700      ;
; 14.508 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 5.450      ;
; 14.511 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.002     ; 5.494      ;
; 14.513 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.484      ;
; 14.521 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.445      ;
; 14.528 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.469      ;
; 14.537 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.460      ;
; 14.543 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.440      ;
; 14.546 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.451      ;
; 14.547 ; SW[0]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.572      ; 4.032      ;
; 14.550 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.281     ; 5.176      ;
; 14.550 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.281     ; 5.176      ;
; 14.551 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.416      ;
; 14.551 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.195      ; 5.651      ;
; 14.554 ; KEY[2]                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_accum:accum_reset|readdata[0]                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.573      ; 4.026      ;
; 14.554 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.429      ;
; 14.554 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.443      ;
; 14.559 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.438      ;
; 14.563 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.420      ;
; 14.563 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.434      ;
; 14.572 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.411      ;
; 14.572 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.411      ;
; 14.573 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.274     ; 5.160      ;
; 14.578 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.010     ; 5.419      ;
; 14.586 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.179      ; 5.600      ;
; 14.589 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.362      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.666      ;
; 48.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.644      ;
; 48.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.634      ;
; 48.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.489      ;
; 48.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.457      ;
; 48.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.435      ;
; 48.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.337      ;
; 48.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.337      ;
; 48.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.312      ;
; 49.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.274      ;
; 49.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.196      ;
; 49.120 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 1.176      ;
; 49.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.988      ;
; 49.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 0.852      ;
; 97.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.877      ;
; 97.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.877      ;
; 97.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.877      ;
; 97.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.877      ;
; 97.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.877      ;
; 97.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.877      ;
; 97.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.877      ;
; 97.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.877      ;
; 97.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.877      ;
; 97.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.854      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.814      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.814      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.814      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.814      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.814      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.814      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.814      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.814      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.814      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.774      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.774      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.774      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.774      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.774      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.774      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.774      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.774      ;
; 97.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.774      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.617      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.617      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.617      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.617      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.617      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.617      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.617      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.617      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.617      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.596      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.596      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.596      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.596      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.596      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.596      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.596      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.596      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.596      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.554      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.554      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.554      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.554      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.554      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.554      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.554      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.554      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.554      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.528      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.514      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.514      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.514      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.514      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.514      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.514      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.514      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.514      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.514      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.336      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.336      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.336      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.336      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.336      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.336      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.336      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.336      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.336      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.336      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.236      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.228      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.151      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.119      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.090      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.113      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.113      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.113      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.113      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.113      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.085      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.321      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[6]                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.322      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[5]                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[3]                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.322      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.185 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.205 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.333      ;
; 0.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.346      ;
; 0.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.373      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.260 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.396      ;
; 0.274 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.276 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.401      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.422      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.430      ;
; 0.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.433      ;
; 0.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.434      ;
; 0.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.434      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.435      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.437      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.439      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.440      ;
; 0.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.444      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.445      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.445      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.447      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[2]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[0]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.194 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.197 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[61]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.207 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.217 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.342      ;
; 0.221 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.346      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[33]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[56]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[59]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[35]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[34]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[32]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[12]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[3]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[36]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[39]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[56]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[58]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[53]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[51]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.251 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[4]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.376      ;
; 0.252 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.376      ;
; 0.254 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[57]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[30]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[27]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[40]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.379      ;
; 0.255 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[47]                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.257 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[5]                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 15.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 3.912      ;
; 15.991 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 3.912      ;
; 15.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 3.903      ;
; 15.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 3.899      ;
; 15.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 3.899      ;
; 15.993 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 3.903      ;
; 15.995 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 3.845      ;
; 15.995 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 3.841      ;
; 15.995 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 3.841      ;
; 15.995 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 3.845      ;
; 15.997 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 3.887      ;
; 15.997 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 3.887      ;
; 15.999 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 3.829      ;
; 16.000 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.901      ;
; 16.002 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 3.843      ;
; 16.004 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.885      ;
; 16.006 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 3.827      ;
; 16.008 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 3.867      ;
; 16.008 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 3.867      ;
; 16.009 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.873      ;
; 16.009 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 3.855      ;
; 16.009 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 3.885      ;
; 16.009 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 3.885      ;
; 16.010 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.879      ;
; 16.010 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.879      ;
; 16.010 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.889      ;
; 16.010 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.889      ;
; 16.010 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 3.893      ;
; 16.011 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 3.797      ;
; 16.012 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 3.821      ;
; 16.017 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 3.911      ;
; 16.017 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 3.911      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.906      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.906      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 3.912      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 3.912      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 3.885      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 3.885      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 3.885      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 3.885      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 3.912      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 3.912      ;
; 16.018 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 3.911      ;
; 16.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 3.897      ;
; 16.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 3.897      ;
; 16.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 3.901      ;
; 16.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 3.901      ;
; 16.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 3.903      ;
; 16.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 3.903      ;
; 16.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 3.853      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.889      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.889      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 3.854      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 3.827      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 3.827      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 3.827      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 3.854      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 3.854      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 3.848      ;
; 16.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 3.827      ;
; 16.021 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 3.839      ;
; 16.021 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 3.839      ;
; 16.021 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 3.843      ;
; 16.021 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 3.843      ;
; 16.021 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 3.845      ;
; 16.021 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 3.845      ;
; 16.022 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.867      ;
; 16.022 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 3.853      ;
; 16.022 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 3.846      ;
; 16.022 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 3.846      ;
; 16.022 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 3.831      ;
; 16.024 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 3.809      ;
; 16.024 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 3.795      ;
; 16.027 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 3.904      ;
; 16.027 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 3.904      ;
; 16.027 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 3.904      ;
; 16.027 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 3.886      ;
; 16.028 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.871      ;
; 16.029 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 3.846      ;
; 16.029 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 3.846      ;
; 16.029 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 3.846      ;
; 16.029 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.828      ;
; 16.030 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 3.813      ;
; 16.037 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 3.943      ;
; 16.037 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 3.943      ;
; 16.037 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 3.943      ;
; 16.037 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 3.943      ;
; 16.037 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 3.943      ;
; 16.051 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 3.922      ;
; 16.051 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 3.922      ;
; 16.051 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 3.922      ;
; 16.051 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 3.922      ;
; 16.051 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 3.922      ;
; 16.051 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 3.922      ;
; 16.056 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.926      ;
; 16.056 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.926      ;
; 16.056 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.926      ;
; 16.056 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.926      ;
; 16.056 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.926      ;
; 16.056 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.926      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.438      ;
; 16.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.438      ;
; 16.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.438      ;
; 16.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switch_pio:switch_pio|readdata[0]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.438      ;
; 16.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.438      ;
; 16.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[0]                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.438      ;
; 16.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[0]                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.438      ;
; 16.525 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.438      ;
; 16.528 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 3.460      ;
; 16.529 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.451      ;
; 16.529 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.451      ;
; 16.532 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.416      ;
; 16.532 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.416      ;
; 16.540 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.402      ;
; 16.540 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.402      ;
; 16.540 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.402      ;
; 16.540 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.402      ;
; 16.545 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.401      ;
; 16.545 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.401      ;
; 16.545 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.401      ;
; 16.545 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.401      ;
; 16.545 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.401      ;
; 16.549 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.418      ;
; 16.549 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.418      ;
; 16.550 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 3.404      ;
; 16.550 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 3.404      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.412      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 3.394      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 3.394      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 3.394      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 3.394      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.412      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.396      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 3.406      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 3.406      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 3.394      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 3.406      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 3.406      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.396      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 3.406      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.396      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.412      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.412      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.412      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 3.412      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 3.405      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 3.405      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 3.405      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 3.405      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 3.405      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 3.405      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 3.405      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 3.405      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 3.405      ;
; 16.551 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_accum:accum|readdata[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 3.404      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.397      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.397      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.397      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.397      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.397      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.397      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.397      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.397      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.401      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.406      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.406      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.406      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.406      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.406      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.406      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.406      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.406      ;
; 16.552 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.406      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.391      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.391      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.391      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.391      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 3.402      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 3.402      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 3.402      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 3.402      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.393      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.397      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.395      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.395      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.395      ;
; 16.553 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.395      ;
; 16.747 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|packet_in_progress                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.197      ;
; 16.747 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_break                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.197      ;
; 16.747 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.204      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.214      ;
; 98.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.049      ;
; 98.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.049      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.950      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.933      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.933      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.933      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.933      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.933      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.933      ;
; 99.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.699      ;
; 99.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.699      ;
; 99.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.699      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.619      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.619      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.619      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.820      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.823      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.823      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.823      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.823      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.823      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.823      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.927      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.927      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
; 0.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.039      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.488 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.255      ; 2.827      ;
; 2.488 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.245      ; 2.817      ;
; 2.488 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.255      ; 2.827      ;
; 2.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 2.817      ;
; 2.497 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 2.817      ;
; 2.499 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.244      ; 2.827      ;
; 2.499 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.244      ; 2.827      ;
; 2.502 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.251      ; 2.837      ;
; 2.502 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.251      ; 2.837      ;
; 2.502 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.251      ; 2.837      ;
; 2.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.244      ; 2.834      ;
; 2.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.244      ; 2.834      ;
; 2.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.244      ; 2.834      ;
; 2.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.244      ; 2.834      ;
; 2.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.244      ; 2.834      ;
; 2.507 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.819      ;
; 2.507 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.819      ;
; 2.507 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.819      ;
; 2.507 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.224      ; 2.815      ;
; 2.507 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.224      ; 2.815      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 2.834      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 2.834      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 2.834      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 2.834      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 2.834      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 2.834      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 2.834      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.514 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 2.837      ;
; 2.520 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 2.826      ;
; 2.520 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 2.826      ;
; 2.520 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.832      ;
; 2.520 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.832      ;
; 2.520 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.832      ;
; 2.521 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.217      ; 2.822      ;
; 2.522 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.219      ; 2.825      ;
; 2.522 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.219      ; 2.825      ;
; 2.522 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.219      ; 2.825      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.834      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.834      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.834      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.834      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.817      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.838      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.838      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.838      ;
; 2.701 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.838      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.837      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.837      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.837      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.837      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.837      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 2.836      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 2.836      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.817      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.817      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 2.800      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 2.800      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 2.800      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 2.800      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 2.800      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 2.800      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.817      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.817      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.817      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.827      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 2.813      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 2.813      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 2.813      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.828      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.828      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.828      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.828      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.827      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.827      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 2.811      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 2.811      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 2.811      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 2.811      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.826      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.826      ;
; 2.702 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.817      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 3.267      ;
; 2.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 3.267      ;
; 2.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 3.267      ;
; 2.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 3.267      ;
; 2.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 3.267      ;
; 2.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 3.267      ;
; 2.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 3.267      ;
; 2.937 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 3.258      ;
; 2.937 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 3.258      ;
; 2.937 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 3.258      ;
; 2.937 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 3.258      ;
; 2.937 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 3.258      ;
; 2.937 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 3.258      ;
; 2.938 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 3.258      ;
; 2.938 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 3.258      ;
; 2.938 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 3.258      ;
; 2.953 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.283      ;
; 2.953 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.283      ;
; 2.953 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.283      ;
; 2.953 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.283      ;
; 2.953 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.283      ;
; 2.953 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.283      ;
; 2.953 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.283      ;
; 2.953 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.283      ;
; 2.953 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.283      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.284      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.284      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000001000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.279      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000010000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.279      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.279      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.275      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.275      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.279      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.278      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000010                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 3.272      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.100000000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.279      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|f_pop                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 3.272      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.292      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.284      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 3.263      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 3.263      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.275      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.284      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.287      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.287      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 3.272      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.284      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.284      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.287      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.274      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.274      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.274      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.274      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.274      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.274      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 3.263      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 3.263      ;
; 3.138 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 3.263      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.266      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.279      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.282      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.282      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.282      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.282      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.278      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.278      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.279      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.277      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.277      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.277      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.278      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.278      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.277      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.279      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.277      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.278      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.279      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.278      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.278      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.278      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.280      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.266      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.266      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000010000                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.280      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000001000                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.280      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000000001                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.280      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.010000000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.280      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.280      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.001000000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.280      ;
; 3.139 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.280      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 36.788 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 3.141  ; 0.173 ; 12.624   ; 0.493   ; 9.372               ;
;  altera_reserved_tck                  ; 46.694 ; 0.180 ; 97.549   ; 0.493   ; 49.476              ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.181 ; 12.624   ; 2.927   ; 9.684               ;
;  main_clk_50                          ; 7.750  ; 0.173 ; 13.627   ; 2.488   ; 9.372               ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1087       ; 0          ; 34       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30354      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 49422      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1087       ; 0          ; 34       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30354      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 49422      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 24       ; 0        ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 683      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 24       ; 0        ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 683      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                  ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; Target                               ; Clock                                ; Type      ; Status      ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; CLOCK_50                             ; main_clk_50                          ; Base      ; Constrained ;
; altera_reserved_tck                  ; altera_reserved_tck                  ; Base      ; Constrained ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
+--------------------------------------+--------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 21 21:10:49 2020
Info: Command: quartus_sta lab7 -c lab7
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'lab7(1).sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab7(1).sdc(252): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 252
Warning (332174): Ignored filter at lab7(1).sdc(252): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 252
Warning (332049): Ignored set_false_path at lab7(1).sdc(252): Argument <from> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 252
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 252
Warning (332049): Ignored set_false_path at lab7(1).sdc(252): Argument <to> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 252
Warning (332174): Ignored filter at lab7(1).sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 253
Warning (332174): Ignored filter at lab7(1).sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 253
Warning (332049): Ignored set_false_path at lab7(1).sdc(253): Argument <from> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 253
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}] File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 253
Warning (332049): Ignored set_false_path at lab7(1).sdc(253): Argument <to> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 253
Warning (332174): Ignored filter at lab7(1).sdc(254): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 254
Warning (332174): Ignored filter at lab7(1).sdc(254): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 254
Warning (332049): Ignored set_false_path at lab7(1).sdc(254): Argument <from> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 254
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}] File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 254
Warning (332049): Ignored set_false_path at lab7(1).sdc(254): Argument <to> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 254
Warning (332174): Ignored filter at lab7(1).sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 255
Warning (332174): Ignored filter at lab7(1).sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 255
Warning (332049): Ignored set_false_path at lab7(1).sdc(255): Argument <from> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 255
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}] File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 255
Warning (332049): Ignored set_false_path at lab7(1).sdc(255): Argument <to> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 255
Warning (332174): Ignored filter at lab7(1).sdc(256): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 256
Warning (332049): Ignored set_false_path at lab7(1).sdc(256): Argument <from> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 256
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 256
Warning (332049): Ignored set_false_path at lab7(1).sdc(256): Argument <to> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 256
Warning (332174): Ignored filter at lab7(1).sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 257
Warning (332049): Ignored set_false_path at lab7(1).sdc(257): Argument <from> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 257
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}] File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 257
Warning (332049): Ignored set_false_path at lab7(1).sdc(257): Argument <to> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 257
Warning (332174): Ignored filter at lab7(1).sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 258
Warning (332049): Ignored set_false_path at lab7(1).sdc(258): Argument <to> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 258
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}] File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 258
Warning (332174): Ignored filter at lab7(1).sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 259
Warning (332049): Ignored set_false_path at lab7(1).sdc(259): Argument <to> is an empty collection File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 259
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}] File: D:/Ishaan/Desktop/Network_Drive/ECE385_Projects/Lab7-yeet/lab7(1).sdc Line: 259
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.141               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     7.750               0.000 main_clk_50 
    Info (332119):    46.694               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 main_clk_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 12.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.624               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    13.627               0.000 main_clk_50 
    Info (332119):    97.549               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.012               0.000 altera_reserved_tck 
    Info (332119):     4.746               0.000 main_clk_50 
    Info (332119):     5.712               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.623               0.000 main_clk_50 
    Info (332119):     9.695               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.626               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 33.350 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.692               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     8.617               0.000 main_clk_50 
    Info (332119):    47.074               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 main_clk_50 
    Info (332119):     0.353               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.280               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    14.300               0.000 main_clk_50 
    Info (332119):    97.732               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.914
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.914               0.000 altera_reserved_tck 
    Info (332119):     4.317               0.000 main_clk_50 
    Info (332119):     5.104               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.644               0.000 main_clk_50 
    Info (332119):     9.684               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.567               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 33.941 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.328               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    12.523               0.000 main_clk_50 
    Info (332119):    48.614               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 main_clk_50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 15.991
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.991               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    16.525               0.000 main_clk_50 
    Info (332119):    98.748               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 altera_reserved_tck 
    Info (332119):     2.488               0.000 main_clk_50 
    Info (332119):     2.927               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 main_clk_50 
    Info (332119):     9.780               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.476               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 36.788 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Sat Mar 21 21:10:56 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


