// Seed: 1426682473
module module_0;
  logic ["" : -1] id_1;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd65,
    parameter id_3 = 32'd59
) (
    output supply0 _id_0,
    input wand id_1,
    inout tri0 id_2,
    input uwire _id_3,
    output tri id_4,
    output supply1 id_5,
    output tri0 id_6
);
  logic [id_0 : ~  id_3] id_8;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd1
) (
    input tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri _id_3,
    output supply0 id_4
);
  wire id_6;
  wire [id_3 : id_3] id_7;
  wire id_8;
  ;
  module_0 modCall_1 ();
endmodule
