// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "10/15/2017 13:08:45"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module NoES (
	PPU_D,
	CLOCK_50,
	CIRAM_A10,
	CIRAM_CE,
	IRQ,
	CPU_D,
	CPU_RW,
	PPU_RD,
	SYSTEM_CLK,
	M2,
	ROMSEL,
	PPU_WR,
	PPU_A13,
	CPU_A,
	PPU_A,
	SW,
	LEDG,
	CON1_D1);
inout 	[7:0] PPU_D;
input 	CLOCK_50;
input 	CIRAM_A10;
input 	CIRAM_CE;
input 	IRQ;
inout 	[7:0] CPU_D;
output 	CPU_RW;
output 	PPU_RD;
output 	SYSTEM_CLK;
output 	M2;
output 	ROMSEL;
output 	PPU_WR;
output 	PPU_A13;
output 	[14:0] CPU_A;
output 	[13:0] PPU_A;
input 	[9:0] SW;
output 	[7:0] LEDG;
output 	CON1_D1;

// Design Ports Information
// CPU_D[0]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[1]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[2]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[3]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[4]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[5]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[6]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[5]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[7]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CIRAM_A10	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CIRAM_CE	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IRQ	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_RW	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_RD	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SYSTEM_CLK	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// M2	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ROMSEL	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_WR	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A13	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[0]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[1]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[2]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[3]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[4]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[5]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[6]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[7]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[8]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[9]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[10]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[11]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[12]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[13]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[14]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[0]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[1]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[2]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[3]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[4]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[5]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[6]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[7]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[8]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[9]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[10]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[11]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[12]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[13]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CON1_D1	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("NoES_v_fast.sdo");
// synopsys translate_on

wire \uart|transmitReg[8]~7_combout ;
wire \uart|divider[3]~33_combout ;
wire \uart|divider[5]~37_combout ;
wire \uart|divider[9]~45_combout ;
wire \uart|divider[18]~63_combout ;
wire \uart|divider[25]~78 ;
wire \uart|divider[26]~79_combout ;
wire \uart|always0~0_combout ;
wire \uart|transmitReg~9_combout ;
wire \data[1]~feeder_combout ;
wire \data[2]~feeder_combout ;
wire \data[4]~feeder_combout ;
wire \data[7]~feeder_combout ;
wire \PPU_D[0]~0 ;
wire \PPU_D[1]~1 ;
wire \PPU_D[2]~2 ;
wire \PPU_D[3]~3 ;
wire \PPU_D[4]~4 ;
wire \PPU_D[5]~5 ;
wire \PPU_D[6]~6 ;
wire \PPU_D[7]~7 ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \address[0]~15_combout ;
wire \address[0]~16 ;
wire \address[1]~18_combout ;
wire \address[1]~19 ;
wire \address[2]~21 ;
wire \address[3]~22_combout ;
wire \address[3]~23 ;
wire \address[4]~25 ;
wire \address[5]~27 ;
wire \address[6]~28_combout ;
wire \address[6]~29 ;
wire \address[7]~31 ;
wire \address[8]~32_combout ;
wire \address[8]~33 ;
wire \address[9]~35 ;
wire \address[10]~36_combout ;
wire \address[10]~37 ;
wire \address[11]~39 ;
wire \address[12]~40_combout ;
wire \address[12]~41 ;
wire \address[13]~42_combout ;
wire \address[13]~43 ;
wire \address[14]~44_combout ;
wire \data[6]~feeder_combout ;
wire \newData~regout ;
wire \always0~0_combout ;
wire \uart|divider[0]~28 ;
wire \uart|divider[1]~29_combout ;
wire \uart|divider[7]~41_combout ;
wire \uart|divider[2]~31_combout ;
wire \uart|divider[0]~27_combout ;
wire \uart|LessThan0~0_combout ;
wire \uart|LessThan0~1_combout ;
wire \uart|LessThan0~2_combout ;
wire \uart|LessThan0~3_combout ;
wire \uart|always0~5_combout ;
wire \uart|divider[1]~30 ;
wire \uart|divider[2]~32 ;
wire \uart|divider[3]~34 ;
wire \uart|divider[4]~35_combout ;
wire \uart|divider[4]~36 ;
wire \uart|divider[5]~38 ;
wire \uart|divider[6]~39_combout ;
wire \uart|divider[6]~40 ;
wire \uart|divider[7]~42 ;
wire \uart|divider[8]~43_combout ;
wire \uart|divider[8]~44 ;
wire \uart|divider[9]~46 ;
wire \uart|divider[10]~47_combout ;
wire \uart|divider[10]~48 ;
wire \uart|divider[11]~49_combout ;
wire \uart|divider[11]~50 ;
wire \uart|divider[12]~51_combout ;
wire \uart|divider[12]~52 ;
wire \uart|divider[13]~53_combout ;
wire \uart|divider[13]~54 ;
wire \uart|divider[14]~55_combout ;
wire \uart|divider[14]~56 ;
wire \uart|divider[15]~57_combout ;
wire \uart|divider[15]~58 ;
wire \uart|divider[16]~59_combout ;
wire \uart|divider[16]~60 ;
wire \uart|divider[17]~61_combout ;
wire \uart|divider[17]~62 ;
wire \uart|divider[18]~64 ;
wire \uart|divider[19]~66 ;
wire \uart|divider[20]~67_combout ;
wire \uart|divider[19]~65_combout ;
wire \uart|always0~1_combout ;
wire \uart|divider[20]~68 ;
wire \uart|divider[21]~70 ;
wire \uart|divider[22]~71_combout ;
wire \uart|divider[22]~72 ;
wire \uart|divider[23]~74 ;
wire \uart|divider[24]~75_combout ;
wire \uart|divider[24]~76 ;
wire \uart|divider[25]~77_combout ;
wire \uart|divider[21]~69_combout ;
wire \uart|divider[23]~73_combout ;
wire \uart|always0~2_combout ;
wire \uart|always0~3_combout ;
wire \uart|always0~4_combout ;
wire \uart|tx~0_combout ;
wire \uart|transmitReg[7]~6_combout ;
wire \uart|transmitReg[1]~10_combout ;
wire \data[5]~feeder_combout ;
wire \uart|transmitReg[6]~5_combout ;
wire \uart|transmitReg[5]~4_combout ;
wire \data[3]~feeder_combout ;
wire \uart|transmitReg[4]~3_combout ;
wire \uart|transmitReg[3]~2_combout ;
wire \uart|WideOr0~1_combout ;
wire \uart|transmitReg[0]~8_combout ;
wire \uart|transmitReg[2]~1_combout ;
wire \data[0]~feeder_combout ;
wire \uart|transmitReg[1]~0_combout ;
wire \uart|WideOr0~0_combout ;
wire \uart|WideOr0~2_combout ;
wire \address[0]~17_combout ;
wire \address[2]~20_combout ;
wire \address[4]~24_combout ;
wire \address[5]~26_combout ;
wire \address[7]~30_combout ;
wire \address[9]~34_combout ;
wire \address[11]~38_combout ;
wire \uart|tx~1_combout ;
wire \uart|tx~regout ;
wire [9:0] \SW~combout ;
wire [9:0] \uart|transmitReg ;
wire [7:0] data;
wire [14:0] address;
wire [26:0] \uart|divider ;


// Location: LCFF_X45_Y21_N13
cycloneii_lcell_ff \uart|transmitReg[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg[8]~7_combout ),
	.sdata(\uart|transmitReg [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\uart|transmitReg[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [8]));

// Location: LCFF_X44_Y21_N25
cycloneii_lcell_ff \uart|divider[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[9]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [9]));

// Location: LCFF_X44_Y21_N17
cycloneii_lcell_ff \uart|divider[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[5]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [5]));

// Location: LCFF_X44_Y21_N13
cycloneii_lcell_ff \uart|divider[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[3]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [3]));

// Location: LCFF_X44_Y20_N11
cycloneii_lcell_ff \uart|divider[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[18]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [18]));

// Location: LCFF_X44_Y20_N27
cycloneii_lcell_ff \uart|divider[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[26]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [26]));

// Location: LCCOMB_X45_Y21_N12
cycloneii_lcell_comb \uart|transmitReg[8]~7 (
// Equation(s):
// \uart|transmitReg[8]~7_combout  = (\uart|tx~0_combout  & (data[7])) # (!\uart|tx~0_combout  & ((\uart|transmitReg [9])))

	.dataa(data[7]),
	.datab(\uart|transmitReg [9]),
	.datac(vcc),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[8]~7 .lut_mask = 16'hAACC;
defparam \uart|transmitReg[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
cycloneii_lcell_comb \uart|divider[3]~33 (
// Equation(s):
// \uart|divider[3]~33_combout  = (\uart|divider [3] & (!\uart|divider[2]~32 )) # (!\uart|divider [3] & ((\uart|divider[2]~32 ) # (GND)))
// \uart|divider[3]~34  = CARRY((!\uart|divider[2]~32 ) # (!\uart|divider [3]))

	.dataa(\uart|divider [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[2]~32 ),
	.combout(\uart|divider[3]~33_combout ),
	.cout(\uart|divider[3]~34 ));
// synopsys translate_off
defparam \uart|divider[3]~33 .lut_mask = 16'h5A5F;
defparam \uart|divider[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneii_lcell_comb \uart|divider[5]~37 (
// Equation(s):
// \uart|divider[5]~37_combout  = (\uart|divider [5] & (!\uart|divider[4]~36 )) # (!\uart|divider [5] & ((\uart|divider[4]~36 ) # (GND)))
// \uart|divider[5]~38  = CARRY((!\uart|divider[4]~36 ) # (!\uart|divider [5]))

	.dataa(\uart|divider [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[4]~36 ),
	.combout(\uart|divider[5]~37_combout ),
	.cout(\uart|divider[5]~38 ));
// synopsys translate_off
defparam \uart|divider[5]~37 .lut_mask = 16'h5A5F;
defparam \uart|divider[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
cycloneii_lcell_comb \uart|divider[9]~45 (
// Equation(s):
// \uart|divider[9]~45_combout  = (\uart|divider [9] & (!\uart|divider[8]~44 )) # (!\uart|divider [9] & ((\uart|divider[8]~44 ) # (GND)))
// \uart|divider[9]~46  = CARRY((!\uart|divider[8]~44 ) # (!\uart|divider [9]))

	.dataa(\uart|divider [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[8]~44 ),
	.combout(\uart|divider[9]~45_combout ),
	.cout(\uart|divider[9]~46 ));
// synopsys translate_off
defparam \uart|divider[9]~45 .lut_mask = 16'h5A5F;
defparam \uart|divider[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
cycloneii_lcell_comb \uart|divider[18]~63 (
// Equation(s):
// \uart|divider[18]~63_combout  = (\uart|divider [18] & (\uart|divider[17]~62  $ (GND))) # (!\uart|divider [18] & (!\uart|divider[17]~62  & VCC))
// \uart|divider[18]~64  = CARRY((\uart|divider [18] & !\uart|divider[17]~62 ))

	.dataa(\uart|divider [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[17]~62 ),
	.combout(\uart|divider[18]~63_combout ),
	.cout(\uart|divider[18]~64 ));
// synopsys translate_off
defparam \uart|divider[18]~63 .lut_mask = 16'hA50A;
defparam \uart|divider[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
cycloneii_lcell_comb \uart|divider[25]~77 (
// Equation(s):
// \uart|divider[25]~77_combout  = (\uart|divider [25] & (!\uart|divider[24]~76 )) # (!\uart|divider [25] & ((\uart|divider[24]~76 ) # (GND)))
// \uart|divider[25]~78  = CARRY((!\uart|divider[24]~76 ) # (!\uart|divider [25]))

	.dataa(\uart|divider [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[24]~76 ),
	.combout(\uart|divider[25]~77_combout ),
	.cout(\uart|divider[25]~78 ));
// synopsys translate_off
defparam \uart|divider[25]~77 .lut_mask = 16'h5A5F;
defparam \uart|divider[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
cycloneii_lcell_comb \uart|divider[26]~79 (
// Equation(s):
// \uart|divider[26]~79_combout  = \uart|divider[25]~78  $ (!\uart|divider [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart|divider [26]),
	.cin(\uart|divider[25]~78 ),
	.combout(\uart|divider[26]~79_combout ),
	.cout());
// synopsys translate_off
defparam \uart|divider[26]~79 .lut_mask = 16'hF00F;
defparam \uart|divider[26]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y21_N25
cycloneii_lcell_ff \uart|transmitReg[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [9]));

// Location: LCCOMB_X44_Y20_N28
cycloneii_lcell_comb \uart|always0~0 (
// Equation(s):
// \uart|always0~0_combout  = (!\uart|divider [16] & (!\uart|divider [13] & (!\uart|divider [15] & !\uart|divider [14])))

	.dataa(\uart|divider [16]),
	.datab(\uart|divider [13]),
	.datac(\uart|divider [15]),
	.datad(\uart|divider [14]),
	.cin(gnd),
	.combout(\uart|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|always0~0 .lut_mask = 16'h0001;
defparam \uart|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N24
cycloneii_lcell_comb \uart|transmitReg~9 (
// Equation(s):
// \uart|transmitReg~9_combout  = (\uart|tx~0_combout  & ((\uart|transmitReg [9]) # ((\newData~regout  & !\uart|WideOr0~2_combout ))))

	.dataa(\newData~regout ),
	.datab(\uart|WideOr0~2_combout ),
	.datac(\uart|transmitReg [9]),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg~9 .lut_mask = 16'hF200;
defparam \uart|transmitReg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N7
cycloneii_lcell_ff \data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[1]));

// Location: LCFF_X46_Y21_N17
cycloneii_lcell_ff \data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\data[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[2]));

// Location: LCFF_X46_Y21_N9
cycloneii_lcell_ff \data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\data[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[4]));

// Location: LCFF_X46_Y21_N27
cycloneii_lcell_ff \data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\data[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[7]));

// Location: LCCOMB_X46_Y21_N6
cycloneii_lcell_comb \data[1]~feeder (
// Equation(s):
// \data[1]~feeder_combout  = \PPU_D[1]~1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PPU_D[1]~1 ),
	.cin(gnd),
	.combout(\data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data[1]~feeder .lut_mask = 16'hFF00;
defparam \data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N16
cycloneii_lcell_comb \data[2]~feeder (
// Equation(s):
// \data[2]~feeder_combout  = \PPU_D[2]~2 

	.dataa(vcc),
	.datab(vcc),
	.datac(\PPU_D[2]~2 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data[2]~feeder .lut_mask = 16'hF0F0;
defparam \data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N8
cycloneii_lcell_comb \data[4]~feeder (
// Equation(s):
// \data[4]~feeder_combout  = \PPU_D[4]~4 

	.dataa(vcc),
	.datab(vcc),
	.datac(\PPU_D[4]~4 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data[4]~feeder .lut_mask = 16'hF0F0;
defparam \data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N26
cycloneii_lcell_comb \data[7]~feeder (
// Equation(s):
// \data[7]~feeder_combout  = \PPU_D[7]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PPU_D[7]~7 ),
	.cin(gnd),
	.combout(\data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data[7]~feeder .lut_mask = 16'hFF00;
defparam \data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PPU_D[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[0]));
// synopsys translate_off
defparam \PPU_D[0]~I .input_async_reset = "none";
defparam \PPU_D[0]~I .input_power_up = "low";
defparam \PPU_D[0]~I .input_register_mode = "none";
defparam \PPU_D[0]~I .input_sync_reset = "none";
defparam \PPU_D[0]~I .oe_async_reset = "none";
defparam \PPU_D[0]~I .oe_power_up = "low";
defparam \PPU_D[0]~I .oe_register_mode = "none";
defparam \PPU_D[0]~I .oe_sync_reset = "none";
defparam \PPU_D[0]~I .open_drain_output = "true";
defparam \PPU_D[0]~I .operation_mode = "bidir";
defparam \PPU_D[0]~I .output_async_reset = "none";
defparam \PPU_D[0]~I .output_power_up = "low";
defparam \PPU_D[0]~I .output_register_mode = "none";
defparam \PPU_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PPU_D[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[1]));
// synopsys translate_off
defparam \PPU_D[1]~I .input_async_reset = "none";
defparam \PPU_D[1]~I .input_power_up = "low";
defparam \PPU_D[1]~I .input_register_mode = "none";
defparam \PPU_D[1]~I .input_sync_reset = "none";
defparam \PPU_D[1]~I .oe_async_reset = "none";
defparam \PPU_D[1]~I .oe_power_up = "low";
defparam \PPU_D[1]~I .oe_register_mode = "none";
defparam \PPU_D[1]~I .oe_sync_reset = "none";
defparam \PPU_D[1]~I .open_drain_output = "true";
defparam \PPU_D[1]~I .operation_mode = "bidir";
defparam \PPU_D[1]~I .output_async_reset = "none";
defparam \PPU_D[1]~I .output_power_up = "low";
defparam \PPU_D[1]~I .output_register_mode = "none";
defparam \PPU_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PPU_D[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[2]));
// synopsys translate_off
defparam \PPU_D[2]~I .input_async_reset = "none";
defparam \PPU_D[2]~I .input_power_up = "low";
defparam \PPU_D[2]~I .input_register_mode = "none";
defparam \PPU_D[2]~I .input_sync_reset = "none";
defparam \PPU_D[2]~I .oe_async_reset = "none";
defparam \PPU_D[2]~I .oe_power_up = "low";
defparam \PPU_D[2]~I .oe_register_mode = "none";
defparam \PPU_D[2]~I .oe_sync_reset = "none";
defparam \PPU_D[2]~I .open_drain_output = "true";
defparam \PPU_D[2]~I .operation_mode = "bidir";
defparam \PPU_D[2]~I .output_async_reset = "none";
defparam \PPU_D[2]~I .output_power_up = "low";
defparam \PPU_D[2]~I .output_register_mode = "none";
defparam \PPU_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PPU_D[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[3]));
// synopsys translate_off
defparam \PPU_D[3]~I .input_async_reset = "none";
defparam \PPU_D[3]~I .input_power_up = "low";
defparam \PPU_D[3]~I .input_register_mode = "none";
defparam \PPU_D[3]~I .input_sync_reset = "none";
defparam \PPU_D[3]~I .oe_async_reset = "none";
defparam \PPU_D[3]~I .oe_power_up = "low";
defparam \PPU_D[3]~I .oe_register_mode = "none";
defparam \PPU_D[3]~I .oe_sync_reset = "none";
defparam \PPU_D[3]~I .open_drain_output = "true";
defparam \PPU_D[3]~I .operation_mode = "bidir";
defparam \PPU_D[3]~I .output_async_reset = "none";
defparam \PPU_D[3]~I .output_power_up = "low";
defparam \PPU_D[3]~I .output_register_mode = "none";
defparam \PPU_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PPU_D[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[4]));
// synopsys translate_off
defparam \PPU_D[4]~I .input_async_reset = "none";
defparam \PPU_D[4]~I .input_power_up = "low";
defparam \PPU_D[4]~I .input_register_mode = "none";
defparam \PPU_D[4]~I .input_sync_reset = "none";
defparam \PPU_D[4]~I .oe_async_reset = "none";
defparam \PPU_D[4]~I .oe_power_up = "low";
defparam \PPU_D[4]~I .oe_register_mode = "none";
defparam \PPU_D[4]~I .oe_sync_reset = "none";
defparam \PPU_D[4]~I .open_drain_output = "true";
defparam \PPU_D[4]~I .operation_mode = "bidir";
defparam \PPU_D[4]~I .output_async_reset = "none";
defparam \PPU_D[4]~I .output_power_up = "low";
defparam \PPU_D[4]~I .output_register_mode = "none";
defparam \PPU_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PPU_D[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[5]));
// synopsys translate_off
defparam \PPU_D[5]~I .input_async_reset = "none";
defparam \PPU_D[5]~I .input_power_up = "low";
defparam \PPU_D[5]~I .input_register_mode = "none";
defparam \PPU_D[5]~I .input_sync_reset = "none";
defparam \PPU_D[5]~I .oe_async_reset = "none";
defparam \PPU_D[5]~I .oe_power_up = "low";
defparam \PPU_D[5]~I .oe_register_mode = "none";
defparam \PPU_D[5]~I .oe_sync_reset = "none";
defparam \PPU_D[5]~I .open_drain_output = "true";
defparam \PPU_D[5]~I .operation_mode = "bidir";
defparam \PPU_D[5]~I .output_async_reset = "none";
defparam \PPU_D[5]~I .output_power_up = "low";
defparam \PPU_D[5]~I .output_register_mode = "none";
defparam \PPU_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PPU_D[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[6]));
// synopsys translate_off
defparam \PPU_D[6]~I .input_async_reset = "none";
defparam \PPU_D[6]~I .input_power_up = "low";
defparam \PPU_D[6]~I .input_register_mode = "none";
defparam \PPU_D[6]~I .input_sync_reset = "none";
defparam \PPU_D[6]~I .oe_async_reset = "none";
defparam \PPU_D[6]~I .oe_power_up = "low";
defparam \PPU_D[6]~I .oe_register_mode = "none";
defparam \PPU_D[6]~I .oe_sync_reset = "none";
defparam \PPU_D[6]~I .open_drain_output = "true";
defparam \PPU_D[6]~I .operation_mode = "bidir";
defparam \PPU_D[6]~I .output_async_reset = "none";
defparam \PPU_D[6]~I .output_power_up = "low";
defparam \PPU_D[6]~I .output_register_mode = "none";
defparam \PPU_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PPU_D[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[7]));
// synopsys translate_off
defparam \PPU_D[7]~I .input_async_reset = "none";
defparam \PPU_D[7]~I .input_power_up = "low";
defparam \PPU_D[7]~I .input_register_mode = "none";
defparam \PPU_D[7]~I .input_sync_reset = "none";
defparam \PPU_D[7]~I .oe_async_reset = "none";
defparam \PPU_D[7]~I .oe_power_up = "low";
defparam \PPU_D[7]~I .oe_register_mode = "none";
defparam \PPU_D[7]~I .oe_sync_reset = "none";
defparam \PPU_D[7]~I .open_drain_output = "true";
defparam \PPU_D[7]~I .operation_mode = "bidir";
defparam \PPU_D[7]~I .output_async_reset = "none";
defparam \PPU_D[7]~I .output_power_up = "low";
defparam \PPU_D[7]~I .output_register_mode = "none";
defparam \PPU_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N2
cycloneii_lcell_comb \address[0]~15 (
// Equation(s):
// \address[0]~15_combout  = address[0] $ (VCC)
// \address[0]~16  = CARRY(address[0])

	.dataa(vcc),
	.datab(address[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\address[0]~15_combout ),
	.cout(\address[0]~16 ));
// synopsys translate_off
defparam \address[0]~15 .lut_mask = 16'h33CC;
defparam \address[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N4
cycloneii_lcell_comb \address[1]~18 (
// Equation(s):
// \address[1]~18_combout  = (address[1] & (!\address[0]~16 )) # (!address[1] & ((\address[0]~16 ) # (GND)))
// \address[1]~19  = CARRY((!\address[0]~16 ) # (!address[1]))

	.dataa(vcc),
	.datab(address[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[0]~16 ),
	.combout(\address[1]~18_combout ),
	.cout(\address[1]~19 ));
// synopsys translate_off
defparam \address[1]~18 .lut_mask = 16'h3C3F;
defparam \address[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y21_N5
cycloneii_lcell_ff \address[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[1]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[1]));

// Location: LCCOMB_X49_Y21_N6
cycloneii_lcell_comb \address[2]~20 (
// Equation(s):
// \address[2]~20_combout  = (address[2] & (\address[1]~19  $ (GND))) # (!address[2] & (!\address[1]~19  & VCC))
// \address[2]~21  = CARRY((address[2] & !\address[1]~19 ))

	.dataa(address[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[1]~19 ),
	.combout(\address[2]~20_combout ),
	.cout(\address[2]~21 ));
// synopsys translate_off
defparam \address[2]~20 .lut_mask = 16'hA50A;
defparam \address[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
cycloneii_lcell_comb \address[3]~22 (
// Equation(s):
// \address[3]~22_combout  = (address[3] & (!\address[2]~21 )) # (!address[3] & ((\address[2]~21 ) # (GND)))
// \address[3]~23  = CARRY((!\address[2]~21 ) # (!address[3]))

	.dataa(vcc),
	.datab(address[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[2]~21 ),
	.combout(\address[3]~22_combout ),
	.cout(\address[3]~23 ));
// synopsys translate_off
defparam \address[3]~22 .lut_mask = 16'h3C3F;
defparam \address[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y21_N9
cycloneii_lcell_ff \address[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[3]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[3]));

// Location: LCCOMB_X49_Y21_N10
cycloneii_lcell_comb \address[4]~24 (
// Equation(s):
// \address[4]~24_combout  = (address[4] & (\address[3]~23  $ (GND))) # (!address[4] & (!\address[3]~23  & VCC))
// \address[4]~25  = CARRY((address[4] & !\address[3]~23 ))

	.dataa(address[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[3]~23 ),
	.combout(\address[4]~24_combout ),
	.cout(\address[4]~25 ));
// synopsys translate_off
defparam \address[4]~24 .lut_mask = 16'hA50A;
defparam \address[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N12
cycloneii_lcell_comb \address[5]~26 (
// Equation(s):
// \address[5]~26_combout  = (address[5] & (!\address[4]~25 )) # (!address[5] & ((\address[4]~25 ) # (GND)))
// \address[5]~27  = CARRY((!\address[4]~25 ) # (!address[5]))

	.dataa(address[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[4]~25 ),
	.combout(\address[5]~26_combout ),
	.cout(\address[5]~27 ));
// synopsys translate_off
defparam \address[5]~26 .lut_mask = 16'h5A5F;
defparam \address[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
cycloneii_lcell_comb \address[6]~28 (
// Equation(s):
// \address[6]~28_combout  = (address[6] & (\address[5]~27  $ (GND))) # (!address[6] & (!\address[5]~27  & VCC))
// \address[6]~29  = CARRY((address[6] & !\address[5]~27 ))

	.dataa(vcc),
	.datab(address[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[5]~27 ),
	.combout(\address[6]~28_combout ),
	.cout(\address[6]~29 ));
// synopsys translate_off
defparam \address[6]~28 .lut_mask = 16'hC30C;
defparam \address[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y21_N15
cycloneii_lcell_ff \address[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[6]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[6]));

// Location: LCCOMB_X49_Y21_N16
cycloneii_lcell_comb \address[7]~30 (
// Equation(s):
// \address[7]~30_combout  = (address[7] & (!\address[6]~29 )) # (!address[7] & ((\address[6]~29 ) # (GND)))
// \address[7]~31  = CARRY((!\address[6]~29 ) # (!address[7]))

	.dataa(address[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[6]~29 ),
	.combout(\address[7]~30_combout ),
	.cout(\address[7]~31 ));
// synopsys translate_off
defparam \address[7]~30 .lut_mask = 16'h5A5F;
defparam \address[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N18
cycloneii_lcell_comb \address[8]~32 (
// Equation(s):
// \address[8]~32_combout  = (address[8] & (\address[7]~31  $ (GND))) # (!address[8] & (!\address[7]~31  & VCC))
// \address[8]~33  = CARRY((address[8] & !\address[7]~31 ))

	.dataa(vcc),
	.datab(address[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[7]~31 ),
	.combout(\address[8]~32_combout ),
	.cout(\address[8]~33 ));
// synopsys translate_off
defparam \address[8]~32 .lut_mask = 16'hC30C;
defparam \address[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y21_N19
cycloneii_lcell_ff \address[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[8]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[8]));

// Location: LCCOMB_X49_Y21_N20
cycloneii_lcell_comb \address[9]~34 (
// Equation(s):
// \address[9]~34_combout  = (address[9] & (!\address[8]~33 )) # (!address[9] & ((\address[8]~33 ) # (GND)))
// \address[9]~35  = CARRY((!\address[8]~33 ) # (!address[9]))

	.dataa(address[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[8]~33 ),
	.combout(\address[9]~34_combout ),
	.cout(\address[9]~35 ));
// synopsys translate_off
defparam \address[9]~34 .lut_mask = 16'h5A5F;
defparam \address[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N22
cycloneii_lcell_comb \address[10]~36 (
// Equation(s):
// \address[10]~36_combout  = (address[10] & (\address[9]~35  $ (GND))) # (!address[10] & (!\address[9]~35  & VCC))
// \address[10]~37  = CARRY((address[10] & !\address[9]~35 ))

	.dataa(vcc),
	.datab(address[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[9]~35 ),
	.combout(\address[10]~36_combout ),
	.cout(\address[10]~37 ));
// synopsys translate_off
defparam \address[10]~36 .lut_mask = 16'hC30C;
defparam \address[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y21_N23
cycloneii_lcell_ff \address[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[10]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[10]));

// Location: LCCOMB_X49_Y21_N24
cycloneii_lcell_comb \address[11]~38 (
// Equation(s):
// \address[11]~38_combout  = (address[11] & (!\address[10]~37 )) # (!address[11] & ((\address[10]~37 ) # (GND)))
// \address[11]~39  = CARRY((!\address[10]~37 ) # (!address[11]))

	.dataa(address[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[10]~37 ),
	.combout(\address[11]~38_combout ),
	.cout(\address[11]~39 ));
// synopsys translate_off
defparam \address[11]~38 .lut_mask = 16'h5A5F;
defparam \address[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N26
cycloneii_lcell_comb \address[12]~40 (
// Equation(s):
// \address[12]~40_combout  = (address[12] & (\address[11]~39  $ (GND))) # (!address[12] & (!\address[11]~39  & VCC))
// \address[12]~41  = CARRY((address[12] & !\address[11]~39 ))

	.dataa(vcc),
	.datab(address[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[11]~39 ),
	.combout(\address[12]~40_combout ),
	.cout(\address[12]~41 ));
// synopsys translate_off
defparam \address[12]~40 .lut_mask = 16'hC30C;
defparam \address[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y21_N27
cycloneii_lcell_ff \address[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[12]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[12]));

// Location: LCCOMB_X49_Y21_N28
cycloneii_lcell_comb \address[13]~42 (
// Equation(s):
// \address[13]~42_combout  = (address[13] & (!\address[12]~41 )) # (!address[13] & ((\address[12]~41 ) # (GND)))
// \address[13]~43  = CARRY((!\address[12]~41 ) # (!address[13]))

	.dataa(vcc),
	.datab(address[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\address[12]~41 ),
	.combout(\address[13]~42_combout ),
	.cout(\address[13]~43 ));
// synopsys translate_off
defparam \address[13]~42 .lut_mask = 16'h3C3F;
defparam \address[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y21_N29
cycloneii_lcell_ff \address[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[13]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[13]));

// Location: LCCOMB_X49_Y21_N30
cycloneii_lcell_comb \address[14]~44 (
// Equation(s):
// \address[14]~44_combout  = \address[13]~43  $ (!address[14])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(address[14]),
	.cin(\address[13]~43 ),
	.combout(\address[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \address[14]~44 .lut_mask = 16'hF00F;
defparam \address[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y21_N31
cycloneii_lcell_ff \address[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[14]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[14]));

// Location: LCCOMB_X46_Y21_N4
cycloneii_lcell_comb \data[6]~feeder (
// Equation(s):
// \data[6]~feeder_combout  = \PPU_D[6]~6 

	.dataa(vcc),
	.datab(vcc),
	.datac(\PPU_D[6]~6 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data[6]~feeder .lut_mask = 16'hF0F0;
defparam \data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N29
cycloneii_lcell_ff newData(
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\always0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\newData~regout ));

// Location: LCCOMB_X46_Y21_N28
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\SW~combout [0] & (!address[14] & (!\newData~regout  & !\uart|WideOr0~2_combout )))

	.dataa(\SW~combout [0]),
	.datab(address[14]),
	.datac(\newData~regout ),
	.datad(\uart|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0002;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N5
cycloneii_lcell_ff \data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\data[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[6]));

// Location: LCCOMB_X44_Y21_N6
cycloneii_lcell_comb \uart|divider[0]~27 (
// Equation(s):
// \uart|divider[0]~27_combout  = \uart|divider [0] $ (VCC)
// \uart|divider[0]~28  = CARRY(\uart|divider [0])

	.dataa(\uart|divider [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart|divider[0]~27_combout ),
	.cout(\uart|divider[0]~28 ));
// synopsys translate_off
defparam \uart|divider[0]~27 .lut_mask = 16'h55AA;
defparam \uart|divider[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneii_lcell_comb \uart|divider[1]~29 (
// Equation(s):
// \uart|divider[1]~29_combout  = (\uart|divider [1] & (!\uart|divider[0]~28 )) # (!\uart|divider [1] & ((\uart|divider[0]~28 ) # (GND)))
// \uart|divider[1]~30  = CARRY((!\uart|divider[0]~28 ) # (!\uart|divider [1]))

	.dataa(vcc),
	.datab(\uart|divider [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[0]~28 ),
	.combout(\uart|divider[1]~29_combout ),
	.cout(\uart|divider[1]~30 ));
// synopsys translate_off
defparam \uart|divider[1]~29 .lut_mask = 16'h3C3F;
defparam \uart|divider[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneii_lcell_comb \uart|divider[7]~41 (
// Equation(s):
// \uart|divider[7]~41_combout  = (\uart|divider [7] & (!\uart|divider[6]~40 )) # (!\uart|divider [7] & ((\uart|divider[6]~40 ) # (GND)))
// \uart|divider[7]~42  = CARRY((!\uart|divider[6]~40 ) # (!\uart|divider [7]))

	.dataa(\uart|divider [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[6]~40 ),
	.combout(\uart|divider[7]~41_combout ),
	.cout(\uart|divider[7]~42 ));
// synopsys translate_off
defparam \uart|divider[7]~41 .lut_mask = 16'h5A5F;
defparam \uart|divider[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y21_N21
cycloneii_lcell_ff \uart|divider[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[7]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [7]));

// Location: LCCOMB_X44_Y21_N10
cycloneii_lcell_comb \uart|divider[2]~31 (
// Equation(s):
// \uart|divider[2]~31_combout  = (\uart|divider [2] & (\uart|divider[1]~30  $ (GND))) # (!\uart|divider [2] & (!\uart|divider[1]~30  & VCC))
// \uart|divider[2]~32  = CARRY((\uart|divider [2] & !\uart|divider[1]~30 ))

	.dataa(\uart|divider [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[1]~30 ),
	.combout(\uart|divider[2]~31_combout ),
	.cout(\uart|divider[2]~32 ));
// synopsys translate_off
defparam \uart|divider[2]~31 .lut_mask = 16'hA50A;
defparam \uart|divider[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y21_N11
cycloneii_lcell_ff \uart|divider[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[2]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [2]));

// Location: LCFF_X44_Y21_N7
cycloneii_lcell_ff \uart|divider[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[0]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [0]));

// Location: LCCOMB_X44_Y21_N0
cycloneii_lcell_comb \uart|LessThan0~0 (
// Equation(s):
// \uart|LessThan0~0_combout  = (!\uart|divider [3] & (((!\uart|divider [0]) # (!\uart|divider [2])) # (!\uart|divider [1])))

	.dataa(\uart|divider [3]),
	.datab(\uart|divider [1]),
	.datac(\uart|divider [2]),
	.datad(\uart|divider [0]),
	.cin(gnd),
	.combout(\uart|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|LessThan0~0 .lut_mask = 16'h1555;
defparam \uart|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
cycloneii_lcell_comb \uart|LessThan0~1 (
// Equation(s):
// \uart|LessThan0~1_combout  = (\uart|divider [6] & ((\uart|divider [5]) # ((\uart|divider [4] & !\uart|LessThan0~0_combout ))))

	.dataa(\uart|divider [5]),
	.datab(\uart|divider [6]),
	.datac(\uart|divider [4]),
	.datad(\uart|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\uart|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|LessThan0~1 .lut_mask = 16'h88C8;
defparam \uart|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
cycloneii_lcell_comb \uart|LessThan0~2 (
// Equation(s):
// \uart|LessThan0~2_combout  = (\uart|divider [9]) # ((\uart|divider [8]) # ((\uart|divider [7]) # (\uart|LessThan0~1_combout )))

	.dataa(\uart|divider [9]),
	.datab(\uart|divider [8]),
	.datac(\uart|divider [7]),
	.datad(\uart|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\uart|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \uart|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N26
cycloneii_lcell_comb \uart|LessThan0~3 (
// Equation(s):
// \uart|LessThan0~3_combout  = ((!\uart|divider [11] & ((!\uart|divider [10]) # (!\uart|LessThan0~2_combout )))) # (!\uart|divider [12])

	.dataa(\uart|divider [12]),
	.datab(\uart|divider [11]),
	.datac(\uart|LessThan0~2_combout ),
	.datad(\uart|divider [10]),
	.cin(gnd),
	.combout(\uart|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|LessThan0~3 .lut_mask = 16'h5777;
defparam \uart|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N10
cycloneii_lcell_comb \uart|always0~5 (
// Equation(s):
// \uart|always0~5_combout  = (!\uart|LessThan0~3_combout ) # (!\uart|always0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\uart|always0~4_combout ),
	.datad(\uart|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\uart|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart|always0~5 .lut_mask = 16'h0FFF;
defparam \uart|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N9
cycloneii_lcell_ff \uart|divider[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[1]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [1]));

// Location: LCCOMB_X44_Y21_N14
cycloneii_lcell_comb \uart|divider[4]~35 (
// Equation(s):
// \uart|divider[4]~35_combout  = (\uart|divider [4] & (\uart|divider[3]~34  $ (GND))) # (!\uart|divider [4] & (!\uart|divider[3]~34  & VCC))
// \uart|divider[4]~36  = CARRY((\uart|divider [4] & !\uart|divider[3]~34 ))

	.dataa(vcc),
	.datab(\uart|divider [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[3]~34 ),
	.combout(\uart|divider[4]~35_combout ),
	.cout(\uart|divider[4]~36 ));
// synopsys translate_off
defparam \uart|divider[4]~35 .lut_mask = 16'hC30C;
defparam \uart|divider[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y21_N15
cycloneii_lcell_ff \uart|divider[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[4]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [4]));

// Location: LCCOMB_X44_Y21_N18
cycloneii_lcell_comb \uart|divider[6]~39 (
// Equation(s):
// \uart|divider[6]~39_combout  = (\uart|divider [6] & (\uart|divider[5]~38  $ (GND))) # (!\uart|divider [6] & (!\uart|divider[5]~38  & VCC))
// \uart|divider[6]~40  = CARRY((\uart|divider [6] & !\uart|divider[5]~38 ))

	.dataa(vcc),
	.datab(\uart|divider [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[5]~38 ),
	.combout(\uart|divider[6]~39_combout ),
	.cout(\uart|divider[6]~40 ));
// synopsys translate_off
defparam \uart|divider[6]~39 .lut_mask = 16'hC30C;
defparam \uart|divider[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y21_N19
cycloneii_lcell_ff \uart|divider[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[6]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [6]));

// Location: LCCOMB_X44_Y21_N22
cycloneii_lcell_comb \uart|divider[8]~43 (
// Equation(s):
// \uart|divider[8]~43_combout  = (\uart|divider [8] & (\uart|divider[7]~42  $ (GND))) # (!\uart|divider [8] & (!\uart|divider[7]~42  & VCC))
// \uart|divider[8]~44  = CARRY((\uart|divider [8] & !\uart|divider[7]~42 ))

	.dataa(vcc),
	.datab(\uart|divider [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[7]~42 ),
	.combout(\uart|divider[8]~43_combout ),
	.cout(\uart|divider[8]~44 ));
// synopsys translate_off
defparam \uart|divider[8]~43 .lut_mask = 16'hC30C;
defparam \uart|divider[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y21_N23
cycloneii_lcell_ff \uart|divider[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[8]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [8]));

// Location: LCCOMB_X44_Y21_N26
cycloneii_lcell_comb \uart|divider[10]~47 (
// Equation(s):
// \uart|divider[10]~47_combout  = (\uart|divider [10] & (\uart|divider[9]~46  $ (GND))) # (!\uart|divider [10] & (!\uart|divider[9]~46  & VCC))
// \uart|divider[10]~48  = CARRY((\uart|divider [10] & !\uart|divider[9]~46 ))

	.dataa(vcc),
	.datab(\uart|divider [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[9]~46 ),
	.combout(\uart|divider[10]~47_combout ),
	.cout(\uart|divider[10]~48 ));
// synopsys translate_off
defparam \uart|divider[10]~47 .lut_mask = 16'hC30C;
defparam \uart|divider[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y21_N27
cycloneii_lcell_ff \uart|divider[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[10]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [10]));

// Location: LCCOMB_X44_Y21_N28
cycloneii_lcell_comb \uart|divider[11]~49 (
// Equation(s):
// \uart|divider[11]~49_combout  = (\uart|divider [11] & (!\uart|divider[10]~48 )) # (!\uart|divider [11] & ((\uart|divider[10]~48 ) # (GND)))
// \uart|divider[11]~50  = CARRY((!\uart|divider[10]~48 ) # (!\uart|divider [11]))

	.dataa(vcc),
	.datab(\uart|divider [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[10]~48 ),
	.combout(\uart|divider[11]~49_combout ),
	.cout(\uart|divider[11]~50 ));
// synopsys translate_off
defparam \uart|divider[11]~49 .lut_mask = 16'h3C3F;
defparam \uart|divider[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y21_N29
cycloneii_lcell_ff \uart|divider[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[11]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [11]));

// Location: LCCOMB_X44_Y21_N30
cycloneii_lcell_comb \uart|divider[12]~51 (
// Equation(s):
// \uart|divider[12]~51_combout  = (\uart|divider [12] & (\uart|divider[11]~50  $ (GND))) # (!\uart|divider [12] & (!\uart|divider[11]~50  & VCC))
// \uart|divider[12]~52  = CARRY((\uart|divider [12] & !\uart|divider[11]~50 ))

	.dataa(vcc),
	.datab(\uart|divider [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[11]~50 ),
	.combout(\uart|divider[12]~51_combout ),
	.cout(\uart|divider[12]~52 ));
// synopsys translate_off
defparam \uart|divider[12]~51 .lut_mask = 16'hC30C;
defparam \uart|divider[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y21_N31
cycloneii_lcell_ff \uart|divider[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[12]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [12]));

// Location: LCCOMB_X44_Y20_N0
cycloneii_lcell_comb \uart|divider[13]~53 (
// Equation(s):
// \uart|divider[13]~53_combout  = (\uart|divider [13] & (!\uart|divider[12]~52 )) # (!\uart|divider [13] & ((\uart|divider[12]~52 ) # (GND)))
// \uart|divider[13]~54  = CARRY((!\uart|divider[12]~52 ) # (!\uart|divider [13]))

	.dataa(vcc),
	.datab(\uart|divider [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[12]~52 ),
	.combout(\uart|divider[13]~53_combout ),
	.cout(\uart|divider[13]~54 ));
// synopsys translate_off
defparam \uart|divider[13]~53 .lut_mask = 16'h3C3F;
defparam \uart|divider[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y20_N1
cycloneii_lcell_ff \uart|divider[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[13]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [13]));

// Location: LCCOMB_X44_Y20_N2
cycloneii_lcell_comb \uart|divider[14]~55 (
// Equation(s):
// \uart|divider[14]~55_combout  = (\uart|divider [14] & (\uart|divider[13]~54  $ (GND))) # (!\uart|divider [14] & (!\uart|divider[13]~54  & VCC))
// \uart|divider[14]~56  = CARRY((\uart|divider [14] & !\uart|divider[13]~54 ))

	.dataa(vcc),
	.datab(\uart|divider [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[13]~54 ),
	.combout(\uart|divider[14]~55_combout ),
	.cout(\uart|divider[14]~56 ));
// synopsys translate_off
defparam \uart|divider[14]~55 .lut_mask = 16'hC30C;
defparam \uart|divider[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y20_N3
cycloneii_lcell_ff \uart|divider[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[14]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [14]));

// Location: LCCOMB_X44_Y20_N4
cycloneii_lcell_comb \uart|divider[15]~57 (
// Equation(s):
// \uart|divider[15]~57_combout  = (\uart|divider [15] & (!\uart|divider[14]~56 )) # (!\uart|divider [15] & ((\uart|divider[14]~56 ) # (GND)))
// \uart|divider[15]~58  = CARRY((!\uart|divider[14]~56 ) # (!\uart|divider [15]))

	.dataa(vcc),
	.datab(\uart|divider [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[14]~56 ),
	.combout(\uart|divider[15]~57_combout ),
	.cout(\uart|divider[15]~58 ));
// synopsys translate_off
defparam \uart|divider[15]~57 .lut_mask = 16'h3C3F;
defparam \uart|divider[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y20_N5
cycloneii_lcell_ff \uart|divider[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[15]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [15]));

// Location: LCCOMB_X44_Y20_N6
cycloneii_lcell_comb \uart|divider[16]~59 (
// Equation(s):
// \uart|divider[16]~59_combout  = (\uart|divider [16] & (\uart|divider[15]~58  $ (GND))) # (!\uart|divider [16] & (!\uart|divider[15]~58  & VCC))
// \uart|divider[16]~60  = CARRY((\uart|divider [16] & !\uart|divider[15]~58 ))

	.dataa(vcc),
	.datab(\uart|divider [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[15]~58 ),
	.combout(\uart|divider[16]~59_combout ),
	.cout(\uart|divider[16]~60 ));
// synopsys translate_off
defparam \uart|divider[16]~59 .lut_mask = 16'hC30C;
defparam \uart|divider[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y20_N7
cycloneii_lcell_ff \uart|divider[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[16]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [16]));

// Location: LCCOMB_X44_Y20_N8
cycloneii_lcell_comb \uart|divider[17]~61 (
// Equation(s):
// \uart|divider[17]~61_combout  = (\uart|divider [17] & (!\uart|divider[16]~60 )) # (!\uart|divider [17] & ((\uart|divider[16]~60 ) # (GND)))
// \uart|divider[17]~62  = CARRY((!\uart|divider[16]~60 ) # (!\uart|divider [17]))

	.dataa(vcc),
	.datab(\uart|divider [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[16]~60 ),
	.combout(\uart|divider[17]~61_combout ),
	.cout(\uart|divider[17]~62 ));
// synopsys translate_off
defparam \uart|divider[17]~61 .lut_mask = 16'h3C3F;
defparam \uart|divider[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y20_N9
cycloneii_lcell_ff \uart|divider[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[17]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [17]));

// Location: LCCOMB_X44_Y20_N12
cycloneii_lcell_comb \uart|divider[19]~65 (
// Equation(s):
// \uart|divider[19]~65_combout  = (\uart|divider [19] & (!\uart|divider[18]~64 )) # (!\uart|divider [19] & ((\uart|divider[18]~64 ) # (GND)))
// \uart|divider[19]~66  = CARRY((!\uart|divider[18]~64 ) # (!\uart|divider [19]))

	.dataa(\uart|divider [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[18]~64 ),
	.combout(\uart|divider[19]~65_combout ),
	.cout(\uart|divider[19]~66 ));
// synopsys translate_off
defparam \uart|divider[19]~65 .lut_mask = 16'h5A5F;
defparam \uart|divider[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
cycloneii_lcell_comb \uart|divider[20]~67 (
// Equation(s):
// \uart|divider[20]~67_combout  = (\uart|divider [20] & (\uart|divider[19]~66  $ (GND))) # (!\uart|divider [20] & (!\uart|divider[19]~66  & VCC))
// \uart|divider[20]~68  = CARRY((\uart|divider [20] & !\uart|divider[19]~66 ))

	.dataa(vcc),
	.datab(\uart|divider [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[19]~66 ),
	.combout(\uart|divider[20]~67_combout ),
	.cout(\uart|divider[20]~68 ));
// synopsys translate_off
defparam \uart|divider[20]~67 .lut_mask = 16'hC30C;
defparam \uart|divider[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y20_N15
cycloneii_lcell_ff \uart|divider[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[20]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [20]));

// Location: LCFF_X44_Y20_N13
cycloneii_lcell_ff \uart|divider[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[19]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [19]));

// Location: LCCOMB_X44_Y20_N30
cycloneii_lcell_comb \uart|always0~1 (
// Equation(s):
// \uart|always0~1_combout  = (!\uart|divider [18] & (!\uart|divider [20] & (!\uart|divider [17] & !\uart|divider [19])))

	.dataa(\uart|divider [18]),
	.datab(\uart|divider [20]),
	.datac(\uart|divider [17]),
	.datad(\uart|divider [19]),
	.cin(gnd),
	.combout(\uart|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|always0~1 .lut_mask = 16'h0001;
defparam \uart|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
cycloneii_lcell_comb \uart|divider[21]~69 (
// Equation(s):
// \uart|divider[21]~69_combout  = (\uart|divider [21] & (!\uart|divider[20]~68 )) # (!\uart|divider [21] & ((\uart|divider[20]~68 ) # (GND)))
// \uart|divider[21]~70  = CARRY((!\uart|divider[20]~68 ) # (!\uart|divider [21]))

	.dataa(\uart|divider [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[20]~68 ),
	.combout(\uart|divider[21]~69_combout ),
	.cout(\uart|divider[21]~70 ));
// synopsys translate_off
defparam \uart|divider[21]~69 .lut_mask = 16'h5A5F;
defparam \uart|divider[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
cycloneii_lcell_comb \uart|divider[22]~71 (
// Equation(s):
// \uart|divider[22]~71_combout  = (\uart|divider [22] & (\uart|divider[21]~70  $ (GND))) # (!\uart|divider [22] & (!\uart|divider[21]~70  & VCC))
// \uart|divider[22]~72  = CARRY((\uart|divider [22] & !\uart|divider[21]~70 ))

	.dataa(vcc),
	.datab(\uart|divider [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[21]~70 ),
	.combout(\uart|divider[22]~71_combout ),
	.cout(\uart|divider[22]~72 ));
// synopsys translate_off
defparam \uart|divider[22]~71 .lut_mask = 16'hC30C;
defparam \uart|divider[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y20_N19
cycloneii_lcell_ff \uart|divider[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[22]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [22]));

// Location: LCCOMB_X44_Y20_N20
cycloneii_lcell_comb \uart|divider[23]~73 (
// Equation(s):
// \uart|divider[23]~73_combout  = (\uart|divider [23] & (!\uart|divider[22]~72 )) # (!\uart|divider [23] & ((\uart|divider[22]~72 ) # (GND)))
// \uart|divider[23]~74  = CARRY((!\uart|divider[22]~72 ) # (!\uart|divider [23]))

	.dataa(\uart|divider [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[22]~72 ),
	.combout(\uart|divider[23]~73_combout ),
	.cout(\uart|divider[23]~74 ));
// synopsys translate_off
defparam \uart|divider[23]~73 .lut_mask = 16'h5A5F;
defparam \uart|divider[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
cycloneii_lcell_comb \uart|divider[24]~75 (
// Equation(s):
// \uart|divider[24]~75_combout  = (\uart|divider [24] & (\uart|divider[23]~74  $ (GND))) # (!\uart|divider [24] & (!\uart|divider[23]~74  & VCC))
// \uart|divider[24]~76  = CARRY((\uart|divider [24] & !\uart|divider[23]~74 ))

	.dataa(vcc),
	.datab(\uart|divider [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart|divider[23]~74 ),
	.combout(\uart|divider[24]~75_combout ),
	.cout(\uart|divider[24]~76 ));
// synopsys translate_off
defparam \uart|divider[24]~75 .lut_mask = 16'hC30C;
defparam \uart|divider[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y20_N23
cycloneii_lcell_ff \uart|divider[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[24]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [24]));

// Location: LCFF_X44_Y20_N25
cycloneii_lcell_ff \uart|divider[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[25]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [25]));

// Location: LCFF_X44_Y20_N17
cycloneii_lcell_ff \uart|divider[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[21]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [21]));

// Location: LCFF_X44_Y20_N21
cycloneii_lcell_ff \uart|divider[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|divider[23]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\uart|always0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|divider [23]));

// Location: LCCOMB_X45_Y21_N28
cycloneii_lcell_comb \uart|always0~2 (
// Equation(s):
// \uart|always0~2_combout  = (!\uart|divider [22] & (!\uart|divider [24] & (!\uart|divider [21] & !\uart|divider [23])))

	.dataa(\uart|divider [22]),
	.datab(\uart|divider [24]),
	.datac(\uart|divider [21]),
	.datad(\uart|divider [23]),
	.cin(gnd),
	.combout(\uart|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|always0~2 .lut_mask = 16'h0001;
defparam \uart|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N6
cycloneii_lcell_comb \uart|always0~3 (
// Equation(s):
// \uart|always0~3_combout  = (!\uart|divider [26] & (!\uart|divider [25] & \uart|always0~2_combout ))

	.dataa(\uart|divider [26]),
	.datab(vcc),
	.datac(\uart|divider [25]),
	.datad(\uart|always0~2_combout ),
	.cin(gnd),
	.combout(\uart|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|always0~3 .lut_mask = 16'h0500;
defparam \uart|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N4
cycloneii_lcell_comb \uart|always0~4 (
// Equation(s):
// \uart|always0~4_combout  = (\uart|always0~0_combout  & (\uart|always0~1_combout  & (\uart|WideOr0~2_combout  & \uart|always0~3_combout )))

	.dataa(\uart|always0~0_combout ),
	.datab(\uart|always0~1_combout ),
	.datac(\uart|WideOr0~2_combout ),
	.datad(\uart|always0~3_combout ),
	.cin(gnd),
	.combout(\uart|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart|always0~4 .lut_mask = 16'h8000;
defparam \uart|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N2
cycloneii_lcell_comb \uart|tx~0 (
// Equation(s):
// \uart|tx~0_combout  = ((\uart|always0~4_combout  & \uart|LessThan0~3_combout )) # (!\uart|WideOr0~2_combout )

	.dataa(\uart|WideOr0~2_combout ),
	.datab(vcc),
	.datac(\uart|always0~4_combout ),
	.datad(\uart|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\uart|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx~0 .lut_mask = 16'hF555;
defparam \uart|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N22
cycloneii_lcell_comb \uart|transmitReg[7]~6 (
// Equation(s):
// \uart|transmitReg[7]~6_combout  = (\uart|tx~0_combout  & ((data[6]))) # (!\uart|tx~0_combout  & (\uart|transmitReg [8]))

	.dataa(\uart|transmitReg [8]),
	.datab(data[6]),
	.datac(vcc),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[7]~6 .lut_mask = 16'hCCAA;
defparam \uart|transmitReg[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N0
cycloneii_lcell_comb \uart|transmitReg[1]~10 (
// Equation(s):
// \uart|transmitReg[1]~10_combout  = (\uart|WideOr0~2_combout  & (((\uart|always0~4_combout  & \uart|LessThan0~3_combout )))) # (!\uart|WideOr0~2_combout  & (((\uart|always0~4_combout  & \uart|LessThan0~3_combout )) # (!\newData~regout )))

	.dataa(\uart|WideOr0~2_combout ),
	.datab(\newData~regout ),
	.datac(\uart|always0~4_combout ),
	.datad(\uart|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[1]~10 .lut_mask = 16'hF111;
defparam \uart|transmitReg[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N23
cycloneii_lcell_ff \uart|transmitReg[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg[7]~6_combout ),
	.sdata(\uart|transmitReg [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\uart|transmitReg[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [7]));

// Location: LCCOMB_X46_Y21_N14
cycloneii_lcell_comb \data[5]~feeder (
// Equation(s):
// \data[5]~feeder_combout  = \PPU_D[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PPU_D[5]~5 ),
	.cin(gnd),
	.combout(\data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data[5]~feeder .lut_mask = 16'hFF00;
defparam \data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N15
cycloneii_lcell_ff \data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\data[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[5]));

// Location: LCCOMB_X45_Y21_N20
cycloneii_lcell_comb \uart|transmitReg[6]~5 (
// Equation(s):
// \uart|transmitReg[6]~5_combout  = (\uart|tx~0_combout  & ((data[5]))) # (!\uart|tx~0_combout  & (\uart|transmitReg [7]))

	.dataa(\uart|transmitReg [7]),
	.datab(data[5]),
	.datac(vcc),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[6]~5 .lut_mask = 16'hCCAA;
defparam \uart|transmitReg[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N21
cycloneii_lcell_ff \uart|transmitReg[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg[6]~5_combout ),
	.sdata(\uart|transmitReg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\uart|transmitReg[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [6]));

// Location: LCCOMB_X45_Y21_N18
cycloneii_lcell_comb \uart|transmitReg[5]~4 (
// Equation(s):
// \uart|transmitReg[5]~4_combout  = (\uart|tx~0_combout  & (data[4])) # (!\uart|tx~0_combout  & ((\uart|transmitReg [6])))

	.dataa(data[4]),
	.datab(\uart|transmitReg [6]),
	.datac(vcc),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[5]~4 .lut_mask = 16'hAACC;
defparam \uart|transmitReg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N19
cycloneii_lcell_ff \uart|transmitReg[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg[5]~4_combout ),
	.sdata(\uart|transmitReg [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\uart|transmitReg[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [5]));

// Location: LCCOMB_X46_Y21_N18
cycloneii_lcell_comb \data[3]~feeder (
// Equation(s):
// \data[3]~feeder_combout  = \PPU_D[3]~3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PPU_D[3]~3 ),
	.cin(gnd),
	.combout(\data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data[3]~feeder .lut_mask = 16'hFF00;
defparam \data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N19
cycloneii_lcell_ff \data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[3]));

// Location: LCCOMB_X46_Y21_N20
cycloneii_lcell_comb \uart|transmitReg[4]~3 (
// Equation(s):
// \uart|transmitReg[4]~3_combout  = (\uart|tx~0_combout  & ((data[3]))) # (!\uart|tx~0_combout  & (\uart|transmitReg [5]))

	.dataa(\uart|transmitReg [5]),
	.datab(data[3]),
	.datac(vcc),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[4]~3 .lut_mask = 16'hCCAA;
defparam \uart|transmitReg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N21
cycloneii_lcell_ff \uart|transmitReg[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg[4]~3_combout ),
	.sdata(\uart|transmitReg [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\uart|transmitReg[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [4]));

// Location: LCCOMB_X45_Y21_N8
cycloneii_lcell_comb \uart|transmitReg[3]~2 (
// Equation(s):
// \uart|transmitReg[3]~2_combout  = (\uart|tx~0_combout  & (data[2])) # (!\uart|tx~0_combout  & ((\uart|transmitReg [4])))

	.dataa(data[2]),
	.datab(\uart|transmitReg [4]),
	.datac(vcc),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[3]~2 .lut_mask = 16'hAACC;
defparam \uart|transmitReg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N9
cycloneii_lcell_ff \uart|transmitReg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg[3]~2_combout ),
	.sdata(\uart|transmitReg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\uart|transmitReg[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [3]));

// Location: LCCOMB_X45_Y21_N14
cycloneii_lcell_comb \uart|WideOr0~1 (
// Equation(s):
// \uart|WideOr0~1_combout  = (\uart|transmitReg [6]) # ((\uart|transmitReg [5]) # ((\uart|transmitReg [3]) # (\uart|transmitReg [4])))

	.dataa(\uart|transmitReg [6]),
	.datab(\uart|transmitReg [5]),
	.datac(\uart|transmitReg [3]),
	.datad(\uart|transmitReg [4]),
	.cin(gnd),
	.combout(\uart|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \uart|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N2
cycloneii_lcell_comb \uart|transmitReg[0]~8 (
// Equation(s):
// \uart|transmitReg[0]~8_combout  = (\uart|always0~4_combout  & ((\uart|LessThan0~3_combout  & ((\uart|transmitReg [0]))) # (!\uart|LessThan0~3_combout  & (\uart|transmitReg [1])))) # (!\uart|always0~4_combout  & (\uart|transmitReg [1]))

	.dataa(\uart|transmitReg [1]),
	.datab(\uart|always0~4_combout ),
	.datac(\uart|transmitReg [0]),
	.datad(\uart|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[0]~8 .lut_mask = 16'hE2AA;
defparam \uart|transmitReg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N3
cycloneii_lcell_ff \uart|transmitReg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg[0]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [0]));

// Location: LCCOMB_X45_Y21_N30
cycloneii_lcell_comb \uart|transmitReg[2]~1 (
// Equation(s):
// \uart|transmitReg[2]~1_combout  = (\uart|tx~0_combout  & (data[1])) # (!\uart|tx~0_combout  & ((\uart|transmitReg [3])))

	.dataa(data[1]),
	.datab(\uart|transmitReg [3]),
	.datac(vcc),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[2]~1 .lut_mask = 16'hAACC;
defparam \uart|transmitReg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N31
cycloneii_lcell_ff \uart|transmitReg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg[2]~1_combout ),
	.sdata(\uart|transmitReg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\uart|transmitReg[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [2]));

// Location: LCCOMB_X46_Y21_N0
cycloneii_lcell_comb \data[0]~feeder (
// Equation(s):
// \data[0]~feeder_combout  = \PPU_D[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PPU_D[0]~0 ),
	.cin(gnd),
	.combout(\data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data[0]~feeder .lut_mask = 16'hFF00;
defparam \data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N1
cycloneii_lcell_ff \data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\data[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[0]));

// Location: LCCOMB_X45_Y21_N24
cycloneii_lcell_comb \uart|transmitReg[1]~0 (
// Equation(s):
// \uart|transmitReg[1]~0_combout  = (\uart|tx~0_combout  & ((data[0]))) # (!\uart|tx~0_combout  & (\uart|transmitReg [2]))

	.dataa(\uart|transmitReg [2]),
	.datab(data[0]),
	.datac(vcc),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|transmitReg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|transmitReg[1]~0 .lut_mask = 16'hCCAA;
defparam \uart|transmitReg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N25
cycloneii_lcell_ff \uart|transmitReg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|transmitReg[1]~0_combout ),
	.sdata(\uart|transmitReg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\uart|transmitReg[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|transmitReg [1]));

// Location: LCCOMB_X46_Y21_N30
cycloneii_lcell_comb \uart|WideOr0~0 (
// Equation(s):
// \uart|WideOr0~0_combout  = (\uart|transmitReg [9]) # ((\uart|transmitReg [0]) # ((\uart|transmitReg [2]) # (\uart|transmitReg [1])))

	.dataa(\uart|transmitReg [9]),
	.datab(\uart|transmitReg [0]),
	.datac(\uart|transmitReg [2]),
	.datad(\uart|transmitReg [1]),
	.cin(gnd),
	.combout(\uart|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \uart|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N16
cycloneii_lcell_comb \uart|WideOr0~2 (
// Equation(s):
// \uart|WideOr0~2_combout  = (\uart|transmitReg [8]) # ((\uart|transmitReg [7]) # ((\uart|WideOr0~1_combout ) # (\uart|WideOr0~0_combout )))

	.dataa(\uart|transmitReg [8]),
	.datab(\uart|transmitReg [7]),
	.datac(\uart|WideOr0~1_combout ),
	.datad(\uart|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\uart|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \uart|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N0
cycloneii_lcell_comb \address[0]~17 (
// Equation(s):
// \address[0]~17_combout  = ((!\newData~regout  & (!address[14] & !\uart|WideOr0~2_combout ))) # (!\SW~combout [0])

	.dataa(\newData~regout ),
	.datab(address[14]),
	.datac(\SW~combout [0]),
	.datad(\uart|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\address[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \address[0]~17 .lut_mask = 16'h0F1F;
defparam \address[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N3
cycloneii_lcell_ff \address[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[0]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[0]));

// Location: LCFF_X49_Y21_N7
cycloneii_lcell_ff \address[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[2]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[2]));

// Location: LCFF_X49_Y21_N11
cycloneii_lcell_ff \address[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[4]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[4]));

// Location: LCFF_X49_Y21_N13
cycloneii_lcell_ff \address[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[5]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[5]));

// Location: LCFF_X49_Y21_N17
cycloneii_lcell_ff \address[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[7]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[7]));

// Location: LCFF_X49_Y21_N21
cycloneii_lcell_ff \address[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[9]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[9]));

// Location: LCFF_X49_Y21_N25
cycloneii_lcell_ff \address[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\address[11]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\SW~combout [0]),
	.sload(gnd),
	.ena(\address[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address[11]));

// Location: LCCOMB_X46_Y21_N22
cycloneii_lcell_comb \uart|tx~1 (
// Equation(s):
// \uart|tx~1_combout  = (\uart|tx~0_combout  & ((\uart|tx~regout ))) # (!\uart|tx~0_combout  & (\uart|transmitReg [0]))

	.dataa(vcc),
	.datab(\uart|transmitReg [0]),
	.datac(\uart|tx~regout ),
	.datad(\uart|tx~0_combout ),
	.cin(gnd),
	.combout(\uart|tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx~1 .lut_mask = 16'hF0CC;
defparam \uart|tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N23
cycloneii_lcell_ff \uart|tx (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\uart|tx~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart|tx~regout ));

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[0]));
// synopsys translate_off
defparam \CPU_D[0]~I .input_async_reset = "none";
defparam \CPU_D[0]~I .input_power_up = "low";
defparam \CPU_D[0]~I .input_register_mode = "none";
defparam \CPU_D[0]~I .input_sync_reset = "none";
defparam \CPU_D[0]~I .oe_async_reset = "none";
defparam \CPU_D[0]~I .oe_power_up = "low";
defparam \CPU_D[0]~I .oe_register_mode = "none";
defparam \CPU_D[0]~I .oe_sync_reset = "none";
defparam \CPU_D[0]~I .open_drain_output = "true";
defparam \CPU_D[0]~I .operation_mode = "bidir";
defparam \CPU_D[0]~I .output_async_reset = "none";
defparam \CPU_D[0]~I .output_power_up = "low";
defparam \CPU_D[0]~I .output_register_mode = "none";
defparam \CPU_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[1]));
// synopsys translate_off
defparam \CPU_D[1]~I .input_async_reset = "none";
defparam \CPU_D[1]~I .input_power_up = "low";
defparam \CPU_D[1]~I .input_register_mode = "none";
defparam \CPU_D[1]~I .input_sync_reset = "none";
defparam \CPU_D[1]~I .oe_async_reset = "none";
defparam \CPU_D[1]~I .oe_power_up = "low";
defparam \CPU_D[1]~I .oe_register_mode = "none";
defparam \CPU_D[1]~I .oe_sync_reset = "none";
defparam \CPU_D[1]~I .open_drain_output = "true";
defparam \CPU_D[1]~I .operation_mode = "bidir";
defparam \CPU_D[1]~I .output_async_reset = "none";
defparam \CPU_D[1]~I .output_power_up = "low";
defparam \CPU_D[1]~I .output_register_mode = "none";
defparam \CPU_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[2]));
// synopsys translate_off
defparam \CPU_D[2]~I .input_async_reset = "none";
defparam \CPU_D[2]~I .input_power_up = "low";
defparam \CPU_D[2]~I .input_register_mode = "none";
defparam \CPU_D[2]~I .input_sync_reset = "none";
defparam \CPU_D[2]~I .oe_async_reset = "none";
defparam \CPU_D[2]~I .oe_power_up = "low";
defparam \CPU_D[2]~I .oe_register_mode = "none";
defparam \CPU_D[2]~I .oe_sync_reset = "none";
defparam \CPU_D[2]~I .open_drain_output = "true";
defparam \CPU_D[2]~I .operation_mode = "bidir";
defparam \CPU_D[2]~I .output_async_reset = "none";
defparam \CPU_D[2]~I .output_power_up = "low";
defparam \CPU_D[2]~I .output_register_mode = "none";
defparam \CPU_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[3]));
// synopsys translate_off
defparam \CPU_D[3]~I .input_async_reset = "none";
defparam \CPU_D[3]~I .input_power_up = "low";
defparam \CPU_D[3]~I .input_register_mode = "none";
defparam \CPU_D[3]~I .input_sync_reset = "none";
defparam \CPU_D[3]~I .oe_async_reset = "none";
defparam \CPU_D[3]~I .oe_power_up = "low";
defparam \CPU_D[3]~I .oe_register_mode = "none";
defparam \CPU_D[3]~I .oe_sync_reset = "none";
defparam \CPU_D[3]~I .open_drain_output = "true";
defparam \CPU_D[3]~I .operation_mode = "bidir";
defparam \CPU_D[3]~I .output_async_reset = "none";
defparam \CPU_D[3]~I .output_power_up = "low";
defparam \CPU_D[3]~I .output_register_mode = "none";
defparam \CPU_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[4]));
// synopsys translate_off
defparam \CPU_D[4]~I .input_async_reset = "none";
defparam \CPU_D[4]~I .input_power_up = "low";
defparam \CPU_D[4]~I .input_register_mode = "none";
defparam \CPU_D[4]~I .input_sync_reset = "none";
defparam \CPU_D[4]~I .oe_async_reset = "none";
defparam \CPU_D[4]~I .oe_power_up = "low";
defparam \CPU_D[4]~I .oe_register_mode = "none";
defparam \CPU_D[4]~I .oe_sync_reset = "none";
defparam \CPU_D[4]~I .open_drain_output = "true";
defparam \CPU_D[4]~I .operation_mode = "bidir";
defparam \CPU_D[4]~I .output_async_reset = "none";
defparam \CPU_D[4]~I .output_power_up = "low";
defparam \CPU_D[4]~I .output_register_mode = "none";
defparam \CPU_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[5]));
// synopsys translate_off
defparam \CPU_D[5]~I .input_async_reset = "none";
defparam \CPU_D[5]~I .input_power_up = "low";
defparam \CPU_D[5]~I .input_register_mode = "none";
defparam \CPU_D[5]~I .input_sync_reset = "none";
defparam \CPU_D[5]~I .oe_async_reset = "none";
defparam \CPU_D[5]~I .oe_power_up = "low";
defparam \CPU_D[5]~I .oe_register_mode = "none";
defparam \CPU_D[5]~I .oe_sync_reset = "none";
defparam \CPU_D[5]~I .open_drain_output = "true";
defparam \CPU_D[5]~I .operation_mode = "bidir";
defparam \CPU_D[5]~I .output_async_reset = "none";
defparam \CPU_D[5]~I .output_power_up = "low";
defparam \CPU_D[5]~I .output_register_mode = "none";
defparam \CPU_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[6]));
// synopsys translate_off
defparam \CPU_D[6]~I .input_async_reset = "none";
defparam \CPU_D[6]~I .input_power_up = "low";
defparam \CPU_D[6]~I .input_register_mode = "none";
defparam \CPU_D[6]~I .input_sync_reset = "none";
defparam \CPU_D[6]~I .oe_async_reset = "none";
defparam \CPU_D[6]~I .oe_power_up = "low";
defparam \CPU_D[6]~I .oe_register_mode = "none";
defparam \CPU_D[6]~I .oe_sync_reset = "none";
defparam \CPU_D[6]~I .open_drain_output = "true";
defparam \CPU_D[6]~I .operation_mode = "bidir";
defparam \CPU_D[6]~I .output_async_reset = "none";
defparam \CPU_D[6]~I .output_power_up = "low";
defparam \CPU_D[6]~I .output_register_mode = "none";
defparam \CPU_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[7]));
// synopsys translate_off
defparam \CPU_D[7]~I .input_async_reset = "none";
defparam \CPU_D[7]~I .input_power_up = "low";
defparam \CPU_D[7]~I .input_register_mode = "none";
defparam \CPU_D[7]~I .input_sync_reset = "none";
defparam \CPU_D[7]~I .oe_async_reset = "none";
defparam \CPU_D[7]~I .oe_power_up = "low";
defparam \CPU_D[7]~I .oe_register_mode = "none";
defparam \CPU_D[7]~I .oe_sync_reset = "none";
defparam \CPU_D[7]~I .open_drain_output = "true";
defparam \CPU_D[7]~I .operation_mode = "bidir";
defparam \CPU_D[7]~I .output_async_reset = "none";
defparam \CPU_D[7]~I .output_power_up = "low";
defparam \CPU_D[7]~I .output_register_mode = "none";
defparam \CPU_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CIRAM_A10~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CIRAM_A10));
// synopsys translate_off
defparam \CIRAM_A10~I .input_async_reset = "none";
defparam \CIRAM_A10~I .input_power_up = "low";
defparam \CIRAM_A10~I .input_register_mode = "none";
defparam \CIRAM_A10~I .input_sync_reset = "none";
defparam \CIRAM_A10~I .oe_async_reset = "none";
defparam \CIRAM_A10~I .oe_power_up = "low";
defparam \CIRAM_A10~I .oe_register_mode = "none";
defparam \CIRAM_A10~I .oe_sync_reset = "none";
defparam \CIRAM_A10~I .operation_mode = "input";
defparam \CIRAM_A10~I .output_async_reset = "none";
defparam \CIRAM_A10~I .output_power_up = "low";
defparam \CIRAM_A10~I .output_register_mode = "none";
defparam \CIRAM_A10~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CIRAM_CE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CIRAM_CE));
// synopsys translate_off
defparam \CIRAM_CE~I .input_async_reset = "none";
defparam \CIRAM_CE~I .input_power_up = "low";
defparam \CIRAM_CE~I .input_register_mode = "none";
defparam \CIRAM_CE~I .input_sync_reset = "none";
defparam \CIRAM_CE~I .oe_async_reset = "none";
defparam \CIRAM_CE~I .oe_power_up = "low";
defparam \CIRAM_CE~I .oe_register_mode = "none";
defparam \CIRAM_CE~I .oe_sync_reset = "none";
defparam \CIRAM_CE~I .operation_mode = "input";
defparam \CIRAM_CE~I .output_async_reset = "none";
defparam \CIRAM_CE~I .output_power_up = "low";
defparam \CIRAM_CE~I .output_register_mode = "none";
defparam \CIRAM_CE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IRQ~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRQ));
// synopsys translate_off
defparam \IRQ~I .input_async_reset = "none";
defparam \IRQ~I .input_power_up = "low";
defparam \IRQ~I .input_register_mode = "none";
defparam \IRQ~I .input_sync_reset = "none";
defparam \IRQ~I .oe_async_reset = "none";
defparam \IRQ~I .oe_power_up = "low";
defparam \IRQ~I .oe_register_mode = "none";
defparam \IRQ~I .oe_sync_reset = "none";
defparam \IRQ~I .operation_mode = "input";
defparam \IRQ~I .output_async_reset = "none";
defparam \IRQ~I .output_power_up = "low";
defparam \IRQ~I .output_register_mode = "none";
defparam \IRQ~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_RW~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_RW));
// synopsys translate_off
defparam \CPU_RW~I .input_async_reset = "none";
defparam \CPU_RW~I .input_power_up = "low";
defparam \CPU_RW~I .input_register_mode = "none";
defparam \CPU_RW~I .input_sync_reset = "none";
defparam \CPU_RW~I .oe_async_reset = "none";
defparam \CPU_RW~I .oe_power_up = "low";
defparam \CPU_RW~I .oe_register_mode = "none";
defparam \CPU_RW~I .oe_sync_reset = "none";
defparam \CPU_RW~I .operation_mode = "output";
defparam \CPU_RW~I .output_async_reset = "none";
defparam \CPU_RW~I .output_power_up = "low";
defparam \CPU_RW~I .output_register_mode = "none";
defparam \CPU_RW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_RD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_RD));
// synopsys translate_off
defparam \PPU_RD~I .input_async_reset = "none";
defparam \PPU_RD~I .input_power_up = "low";
defparam \PPU_RD~I .input_register_mode = "none";
defparam \PPU_RD~I .input_sync_reset = "none";
defparam \PPU_RD~I .oe_async_reset = "none";
defparam \PPU_RD~I .oe_power_up = "low";
defparam \PPU_RD~I .oe_register_mode = "none";
defparam \PPU_RD~I .oe_sync_reset = "none";
defparam \PPU_RD~I .operation_mode = "output";
defparam \PPU_RD~I .output_async_reset = "none";
defparam \PPU_RD~I .output_power_up = "low";
defparam \PPU_RD~I .output_register_mode = "none";
defparam \PPU_RD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SYSTEM_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SYSTEM_CLK));
// synopsys translate_off
defparam \SYSTEM_CLK~I .input_async_reset = "none";
defparam \SYSTEM_CLK~I .input_power_up = "low";
defparam \SYSTEM_CLK~I .input_register_mode = "none";
defparam \SYSTEM_CLK~I .input_sync_reset = "none";
defparam \SYSTEM_CLK~I .oe_async_reset = "none";
defparam \SYSTEM_CLK~I .oe_power_up = "low";
defparam \SYSTEM_CLK~I .oe_register_mode = "none";
defparam \SYSTEM_CLK~I .oe_sync_reset = "none";
defparam \SYSTEM_CLK~I .operation_mode = "output";
defparam \SYSTEM_CLK~I .output_async_reset = "none";
defparam \SYSTEM_CLK~I .output_power_up = "low";
defparam \SYSTEM_CLK~I .output_register_mode = "none";
defparam \SYSTEM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \M2~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(M2));
// synopsys translate_off
defparam \M2~I .input_async_reset = "none";
defparam \M2~I .input_power_up = "low";
defparam \M2~I .input_register_mode = "none";
defparam \M2~I .input_sync_reset = "none";
defparam \M2~I .oe_async_reset = "none";
defparam \M2~I .oe_power_up = "low";
defparam \M2~I .oe_register_mode = "none";
defparam \M2~I .oe_sync_reset = "none";
defparam \M2~I .operation_mode = "output";
defparam \M2~I .output_async_reset = "none";
defparam \M2~I .output_power_up = "low";
defparam \M2~I .output_register_mode = "none";
defparam \M2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ROMSEL~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ROMSEL));
// synopsys translate_off
defparam \ROMSEL~I .input_async_reset = "none";
defparam \ROMSEL~I .input_power_up = "low";
defparam \ROMSEL~I .input_register_mode = "none";
defparam \ROMSEL~I .input_sync_reset = "none";
defparam \ROMSEL~I .oe_async_reset = "none";
defparam \ROMSEL~I .oe_power_up = "low";
defparam \ROMSEL~I .oe_register_mode = "none";
defparam \ROMSEL~I .oe_sync_reset = "none";
defparam \ROMSEL~I .operation_mode = "output";
defparam \ROMSEL~I .output_async_reset = "none";
defparam \ROMSEL~I .output_power_up = "low";
defparam \ROMSEL~I .output_register_mode = "none";
defparam \ROMSEL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_WR~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_WR));
// synopsys translate_off
defparam \PPU_WR~I .input_async_reset = "none";
defparam \PPU_WR~I .input_power_up = "low";
defparam \PPU_WR~I .input_register_mode = "none";
defparam \PPU_WR~I .input_sync_reset = "none";
defparam \PPU_WR~I .oe_async_reset = "none";
defparam \PPU_WR~I .oe_power_up = "low";
defparam \PPU_WR~I .oe_register_mode = "none";
defparam \PPU_WR~I .oe_sync_reset = "none";
defparam \PPU_WR~I .operation_mode = "output";
defparam \PPU_WR~I .output_async_reset = "none";
defparam \PPU_WR~I .output_power_up = "low";
defparam \PPU_WR~I .output_register_mode = "none";
defparam \PPU_WR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A13~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A13));
// synopsys translate_off
defparam \PPU_A13~I .input_async_reset = "none";
defparam \PPU_A13~I .input_power_up = "low";
defparam \PPU_A13~I .input_register_mode = "none";
defparam \PPU_A13~I .input_sync_reset = "none";
defparam \PPU_A13~I .oe_async_reset = "none";
defparam \PPU_A13~I .oe_power_up = "low";
defparam \PPU_A13~I .oe_register_mode = "none";
defparam \PPU_A13~I .oe_sync_reset = "none";
defparam \PPU_A13~I .operation_mode = "output";
defparam \PPU_A13~I .output_async_reset = "none";
defparam \PPU_A13~I .output_power_up = "low";
defparam \PPU_A13~I .output_register_mode = "none";
defparam \PPU_A13~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[0]));
// synopsys translate_off
defparam \CPU_A[0]~I .input_async_reset = "none";
defparam \CPU_A[0]~I .input_power_up = "low";
defparam \CPU_A[0]~I .input_register_mode = "none";
defparam \CPU_A[0]~I .input_sync_reset = "none";
defparam \CPU_A[0]~I .oe_async_reset = "none";
defparam \CPU_A[0]~I .oe_power_up = "low";
defparam \CPU_A[0]~I .oe_register_mode = "none";
defparam \CPU_A[0]~I .oe_sync_reset = "none";
defparam \CPU_A[0]~I .operation_mode = "output";
defparam \CPU_A[0]~I .output_async_reset = "none";
defparam \CPU_A[0]~I .output_power_up = "low";
defparam \CPU_A[0]~I .output_register_mode = "none";
defparam \CPU_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[1]));
// synopsys translate_off
defparam \CPU_A[1]~I .input_async_reset = "none";
defparam \CPU_A[1]~I .input_power_up = "low";
defparam \CPU_A[1]~I .input_register_mode = "none";
defparam \CPU_A[1]~I .input_sync_reset = "none";
defparam \CPU_A[1]~I .oe_async_reset = "none";
defparam \CPU_A[1]~I .oe_power_up = "low";
defparam \CPU_A[1]~I .oe_register_mode = "none";
defparam \CPU_A[1]~I .oe_sync_reset = "none";
defparam \CPU_A[1]~I .operation_mode = "output";
defparam \CPU_A[1]~I .output_async_reset = "none";
defparam \CPU_A[1]~I .output_power_up = "low";
defparam \CPU_A[1]~I .output_register_mode = "none";
defparam \CPU_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[2]));
// synopsys translate_off
defparam \CPU_A[2]~I .input_async_reset = "none";
defparam \CPU_A[2]~I .input_power_up = "low";
defparam \CPU_A[2]~I .input_register_mode = "none";
defparam \CPU_A[2]~I .input_sync_reset = "none";
defparam \CPU_A[2]~I .oe_async_reset = "none";
defparam \CPU_A[2]~I .oe_power_up = "low";
defparam \CPU_A[2]~I .oe_register_mode = "none";
defparam \CPU_A[2]~I .oe_sync_reset = "none";
defparam \CPU_A[2]~I .operation_mode = "output";
defparam \CPU_A[2]~I .output_async_reset = "none";
defparam \CPU_A[2]~I .output_power_up = "low";
defparam \CPU_A[2]~I .output_register_mode = "none";
defparam \CPU_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[3]));
// synopsys translate_off
defparam \CPU_A[3]~I .input_async_reset = "none";
defparam \CPU_A[3]~I .input_power_up = "low";
defparam \CPU_A[3]~I .input_register_mode = "none";
defparam \CPU_A[3]~I .input_sync_reset = "none";
defparam \CPU_A[3]~I .oe_async_reset = "none";
defparam \CPU_A[3]~I .oe_power_up = "low";
defparam \CPU_A[3]~I .oe_register_mode = "none";
defparam \CPU_A[3]~I .oe_sync_reset = "none";
defparam \CPU_A[3]~I .operation_mode = "output";
defparam \CPU_A[3]~I .output_async_reset = "none";
defparam \CPU_A[3]~I .output_power_up = "low";
defparam \CPU_A[3]~I .output_register_mode = "none";
defparam \CPU_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[4]));
// synopsys translate_off
defparam \CPU_A[4]~I .input_async_reset = "none";
defparam \CPU_A[4]~I .input_power_up = "low";
defparam \CPU_A[4]~I .input_register_mode = "none";
defparam \CPU_A[4]~I .input_sync_reset = "none";
defparam \CPU_A[4]~I .oe_async_reset = "none";
defparam \CPU_A[4]~I .oe_power_up = "low";
defparam \CPU_A[4]~I .oe_register_mode = "none";
defparam \CPU_A[4]~I .oe_sync_reset = "none";
defparam \CPU_A[4]~I .operation_mode = "output";
defparam \CPU_A[4]~I .output_async_reset = "none";
defparam \CPU_A[4]~I .output_power_up = "low";
defparam \CPU_A[4]~I .output_register_mode = "none";
defparam \CPU_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[5]));
// synopsys translate_off
defparam \CPU_A[5]~I .input_async_reset = "none";
defparam \CPU_A[5]~I .input_power_up = "low";
defparam \CPU_A[5]~I .input_register_mode = "none";
defparam \CPU_A[5]~I .input_sync_reset = "none";
defparam \CPU_A[5]~I .oe_async_reset = "none";
defparam \CPU_A[5]~I .oe_power_up = "low";
defparam \CPU_A[5]~I .oe_register_mode = "none";
defparam \CPU_A[5]~I .oe_sync_reset = "none";
defparam \CPU_A[5]~I .operation_mode = "output";
defparam \CPU_A[5]~I .output_async_reset = "none";
defparam \CPU_A[5]~I .output_power_up = "low";
defparam \CPU_A[5]~I .output_register_mode = "none";
defparam \CPU_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[6]));
// synopsys translate_off
defparam \CPU_A[6]~I .input_async_reset = "none";
defparam \CPU_A[6]~I .input_power_up = "low";
defparam \CPU_A[6]~I .input_register_mode = "none";
defparam \CPU_A[6]~I .input_sync_reset = "none";
defparam \CPU_A[6]~I .oe_async_reset = "none";
defparam \CPU_A[6]~I .oe_power_up = "low";
defparam \CPU_A[6]~I .oe_register_mode = "none";
defparam \CPU_A[6]~I .oe_sync_reset = "none";
defparam \CPU_A[6]~I .operation_mode = "output";
defparam \CPU_A[6]~I .output_async_reset = "none";
defparam \CPU_A[6]~I .output_power_up = "low";
defparam \CPU_A[6]~I .output_register_mode = "none";
defparam \CPU_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[7]));
// synopsys translate_off
defparam \CPU_A[7]~I .input_async_reset = "none";
defparam \CPU_A[7]~I .input_power_up = "low";
defparam \CPU_A[7]~I .input_register_mode = "none";
defparam \CPU_A[7]~I .input_sync_reset = "none";
defparam \CPU_A[7]~I .oe_async_reset = "none";
defparam \CPU_A[7]~I .oe_power_up = "low";
defparam \CPU_A[7]~I .oe_register_mode = "none";
defparam \CPU_A[7]~I .oe_sync_reset = "none";
defparam \CPU_A[7]~I .operation_mode = "output";
defparam \CPU_A[7]~I .output_async_reset = "none";
defparam \CPU_A[7]~I .output_power_up = "low";
defparam \CPU_A[7]~I .output_register_mode = "none";
defparam \CPU_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[8]));
// synopsys translate_off
defparam \CPU_A[8]~I .input_async_reset = "none";
defparam \CPU_A[8]~I .input_power_up = "low";
defparam \CPU_A[8]~I .input_register_mode = "none";
defparam \CPU_A[8]~I .input_sync_reset = "none";
defparam \CPU_A[8]~I .oe_async_reset = "none";
defparam \CPU_A[8]~I .oe_power_up = "low";
defparam \CPU_A[8]~I .oe_register_mode = "none";
defparam \CPU_A[8]~I .oe_sync_reset = "none";
defparam \CPU_A[8]~I .operation_mode = "output";
defparam \CPU_A[8]~I .output_async_reset = "none";
defparam \CPU_A[8]~I .output_power_up = "low";
defparam \CPU_A[8]~I .output_register_mode = "none";
defparam \CPU_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[9]));
// synopsys translate_off
defparam \CPU_A[9]~I .input_async_reset = "none";
defparam \CPU_A[9]~I .input_power_up = "low";
defparam \CPU_A[9]~I .input_register_mode = "none";
defparam \CPU_A[9]~I .input_sync_reset = "none";
defparam \CPU_A[9]~I .oe_async_reset = "none";
defparam \CPU_A[9]~I .oe_power_up = "low";
defparam \CPU_A[9]~I .oe_register_mode = "none";
defparam \CPU_A[9]~I .oe_sync_reset = "none";
defparam \CPU_A[9]~I .operation_mode = "output";
defparam \CPU_A[9]~I .output_async_reset = "none";
defparam \CPU_A[9]~I .output_power_up = "low";
defparam \CPU_A[9]~I .output_register_mode = "none";
defparam \CPU_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[10]));
// synopsys translate_off
defparam \CPU_A[10]~I .input_async_reset = "none";
defparam \CPU_A[10]~I .input_power_up = "low";
defparam \CPU_A[10]~I .input_register_mode = "none";
defparam \CPU_A[10]~I .input_sync_reset = "none";
defparam \CPU_A[10]~I .oe_async_reset = "none";
defparam \CPU_A[10]~I .oe_power_up = "low";
defparam \CPU_A[10]~I .oe_register_mode = "none";
defparam \CPU_A[10]~I .oe_sync_reset = "none";
defparam \CPU_A[10]~I .operation_mode = "output";
defparam \CPU_A[10]~I .output_async_reset = "none";
defparam \CPU_A[10]~I .output_power_up = "low";
defparam \CPU_A[10]~I .output_register_mode = "none";
defparam \CPU_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[11]));
// synopsys translate_off
defparam \CPU_A[11]~I .input_async_reset = "none";
defparam \CPU_A[11]~I .input_power_up = "low";
defparam \CPU_A[11]~I .input_register_mode = "none";
defparam \CPU_A[11]~I .input_sync_reset = "none";
defparam \CPU_A[11]~I .oe_async_reset = "none";
defparam \CPU_A[11]~I .oe_power_up = "low";
defparam \CPU_A[11]~I .oe_register_mode = "none";
defparam \CPU_A[11]~I .oe_sync_reset = "none";
defparam \CPU_A[11]~I .operation_mode = "output";
defparam \CPU_A[11]~I .output_async_reset = "none";
defparam \CPU_A[11]~I .output_power_up = "low";
defparam \CPU_A[11]~I .output_register_mode = "none";
defparam \CPU_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[12]));
// synopsys translate_off
defparam \CPU_A[12]~I .input_async_reset = "none";
defparam \CPU_A[12]~I .input_power_up = "low";
defparam \CPU_A[12]~I .input_register_mode = "none";
defparam \CPU_A[12]~I .input_sync_reset = "none";
defparam \CPU_A[12]~I .oe_async_reset = "none";
defparam \CPU_A[12]~I .oe_power_up = "low";
defparam \CPU_A[12]~I .oe_register_mode = "none";
defparam \CPU_A[12]~I .oe_sync_reset = "none";
defparam \CPU_A[12]~I .operation_mode = "output";
defparam \CPU_A[12]~I .output_async_reset = "none";
defparam \CPU_A[12]~I .output_power_up = "low";
defparam \CPU_A[12]~I .output_register_mode = "none";
defparam \CPU_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[13]));
// synopsys translate_off
defparam \CPU_A[13]~I .input_async_reset = "none";
defparam \CPU_A[13]~I .input_power_up = "low";
defparam \CPU_A[13]~I .input_register_mode = "none";
defparam \CPU_A[13]~I .input_sync_reset = "none";
defparam \CPU_A[13]~I .oe_async_reset = "none";
defparam \CPU_A[13]~I .oe_power_up = "low";
defparam \CPU_A[13]~I .oe_register_mode = "none";
defparam \CPU_A[13]~I .oe_sync_reset = "none";
defparam \CPU_A[13]~I .operation_mode = "output";
defparam \CPU_A[13]~I .output_async_reset = "none";
defparam \CPU_A[13]~I .output_power_up = "low";
defparam \CPU_A[13]~I .output_register_mode = "none";
defparam \CPU_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[14]));
// synopsys translate_off
defparam \CPU_A[14]~I .input_async_reset = "none";
defparam \CPU_A[14]~I .input_power_up = "low";
defparam \CPU_A[14]~I .input_register_mode = "none";
defparam \CPU_A[14]~I .input_sync_reset = "none";
defparam \CPU_A[14]~I .oe_async_reset = "none";
defparam \CPU_A[14]~I .oe_power_up = "low";
defparam \CPU_A[14]~I .oe_register_mode = "none";
defparam \CPU_A[14]~I .oe_sync_reset = "none";
defparam \CPU_A[14]~I .operation_mode = "output";
defparam \CPU_A[14]~I .output_async_reset = "none";
defparam \CPU_A[14]~I .output_power_up = "low";
defparam \CPU_A[14]~I .output_register_mode = "none";
defparam \CPU_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[0]~I (
	.datain(address[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[0]));
// synopsys translate_off
defparam \PPU_A[0]~I .input_async_reset = "none";
defparam \PPU_A[0]~I .input_power_up = "low";
defparam \PPU_A[0]~I .input_register_mode = "none";
defparam \PPU_A[0]~I .input_sync_reset = "none";
defparam \PPU_A[0]~I .oe_async_reset = "none";
defparam \PPU_A[0]~I .oe_power_up = "low";
defparam \PPU_A[0]~I .oe_register_mode = "none";
defparam \PPU_A[0]~I .oe_sync_reset = "none";
defparam \PPU_A[0]~I .operation_mode = "output";
defparam \PPU_A[0]~I .output_async_reset = "none";
defparam \PPU_A[0]~I .output_power_up = "low";
defparam \PPU_A[0]~I .output_register_mode = "none";
defparam \PPU_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[1]~I (
	.datain(address[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[1]));
// synopsys translate_off
defparam \PPU_A[1]~I .input_async_reset = "none";
defparam \PPU_A[1]~I .input_power_up = "low";
defparam \PPU_A[1]~I .input_register_mode = "none";
defparam \PPU_A[1]~I .input_sync_reset = "none";
defparam \PPU_A[1]~I .oe_async_reset = "none";
defparam \PPU_A[1]~I .oe_power_up = "low";
defparam \PPU_A[1]~I .oe_register_mode = "none";
defparam \PPU_A[1]~I .oe_sync_reset = "none";
defparam \PPU_A[1]~I .operation_mode = "output";
defparam \PPU_A[1]~I .output_async_reset = "none";
defparam \PPU_A[1]~I .output_power_up = "low";
defparam \PPU_A[1]~I .output_register_mode = "none";
defparam \PPU_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[2]~I (
	.datain(address[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[2]));
// synopsys translate_off
defparam \PPU_A[2]~I .input_async_reset = "none";
defparam \PPU_A[2]~I .input_power_up = "low";
defparam \PPU_A[2]~I .input_register_mode = "none";
defparam \PPU_A[2]~I .input_sync_reset = "none";
defparam \PPU_A[2]~I .oe_async_reset = "none";
defparam \PPU_A[2]~I .oe_power_up = "low";
defparam \PPU_A[2]~I .oe_register_mode = "none";
defparam \PPU_A[2]~I .oe_sync_reset = "none";
defparam \PPU_A[2]~I .operation_mode = "output";
defparam \PPU_A[2]~I .output_async_reset = "none";
defparam \PPU_A[2]~I .output_power_up = "low";
defparam \PPU_A[2]~I .output_register_mode = "none";
defparam \PPU_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[3]~I (
	.datain(address[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[3]));
// synopsys translate_off
defparam \PPU_A[3]~I .input_async_reset = "none";
defparam \PPU_A[3]~I .input_power_up = "low";
defparam \PPU_A[3]~I .input_register_mode = "none";
defparam \PPU_A[3]~I .input_sync_reset = "none";
defparam \PPU_A[3]~I .oe_async_reset = "none";
defparam \PPU_A[3]~I .oe_power_up = "low";
defparam \PPU_A[3]~I .oe_register_mode = "none";
defparam \PPU_A[3]~I .oe_sync_reset = "none";
defparam \PPU_A[3]~I .operation_mode = "output";
defparam \PPU_A[3]~I .output_async_reset = "none";
defparam \PPU_A[3]~I .output_power_up = "low";
defparam \PPU_A[3]~I .output_register_mode = "none";
defparam \PPU_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[4]~I (
	.datain(address[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[4]));
// synopsys translate_off
defparam \PPU_A[4]~I .input_async_reset = "none";
defparam \PPU_A[4]~I .input_power_up = "low";
defparam \PPU_A[4]~I .input_register_mode = "none";
defparam \PPU_A[4]~I .input_sync_reset = "none";
defparam \PPU_A[4]~I .oe_async_reset = "none";
defparam \PPU_A[4]~I .oe_power_up = "low";
defparam \PPU_A[4]~I .oe_register_mode = "none";
defparam \PPU_A[4]~I .oe_sync_reset = "none";
defparam \PPU_A[4]~I .operation_mode = "output";
defparam \PPU_A[4]~I .output_async_reset = "none";
defparam \PPU_A[4]~I .output_power_up = "low";
defparam \PPU_A[4]~I .output_register_mode = "none";
defparam \PPU_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[5]~I (
	.datain(address[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[5]));
// synopsys translate_off
defparam \PPU_A[5]~I .input_async_reset = "none";
defparam \PPU_A[5]~I .input_power_up = "low";
defparam \PPU_A[5]~I .input_register_mode = "none";
defparam \PPU_A[5]~I .input_sync_reset = "none";
defparam \PPU_A[5]~I .oe_async_reset = "none";
defparam \PPU_A[5]~I .oe_power_up = "low";
defparam \PPU_A[5]~I .oe_register_mode = "none";
defparam \PPU_A[5]~I .oe_sync_reset = "none";
defparam \PPU_A[5]~I .operation_mode = "output";
defparam \PPU_A[5]~I .output_async_reset = "none";
defparam \PPU_A[5]~I .output_power_up = "low";
defparam \PPU_A[5]~I .output_register_mode = "none";
defparam \PPU_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[6]~I (
	.datain(address[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[6]));
// synopsys translate_off
defparam \PPU_A[6]~I .input_async_reset = "none";
defparam \PPU_A[6]~I .input_power_up = "low";
defparam \PPU_A[6]~I .input_register_mode = "none";
defparam \PPU_A[6]~I .input_sync_reset = "none";
defparam \PPU_A[6]~I .oe_async_reset = "none";
defparam \PPU_A[6]~I .oe_power_up = "low";
defparam \PPU_A[6]~I .oe_register_mode = "none";
defparam \PPU_A[6]~I .oe_sync_reset = "none";
defparam \PPU_A[6]~I .operation_mode = "output";
defparam \PPU_A[6]~I .output_async_reset = "none";
defparam \PPU_A[6]~I .output_power_up = "low";
defparam \PPU_A[6]~I .output_register_mode = "none";
defparam \PPU_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[7]~I (
	.datain(address[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[7]));
// synopsys translate_off
defparam \PPU_A[7]~I .input_async_reset = "none";
defparam \PPU_A[7]~I .input_power_up = "low";
defparam \PPU_A[7]~I .input_register_mode = "none";
defparam \PPU_A[7]~I .input_sync_reset = "none";
defparam \PPU_A[7]~I .oe_async_reset = "none";
defparam \PPU_A[7]~I .oe_power_up = "low";
defparam \PPU_A[7]~I .oe_register_mode = "none";
defparam \PPU_A[7]~I .oe_sync_reset = "none";
defparam \PPU_A[7]~I .operation_mode = "output";
defparam \PPU_A[7]~I .output_async_reset = "none";
defparam \PPU_A[7]~I .output_power_up = "low";
defparam \PPU_A[7]~I .output_register_mode = "none";
defparam \PPU_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[8]~I (
	.datain(address[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[8]));
// synopsys translate_off
defparam \PPU_A[8]~I .input_async_reset = "none";
defparam \PPU_A[8]~I .input_power_up = "low";
defparam \PPU_A[8]~I .input_register_mode = "none";
defparam \PPU_A[8]~I .input_sync_reset = "none";
defparam \PPU_A[8]~I .oe_async_reset = "none";
defparam \PPU_A[8]~I .oe_power_up = "low";
defparam \PPU_A[8]~I .oe_register_mode = "none";
defparam \PPU_A[8]~I .oe_sync_reset = "none";
defparam \PPU_A[8]~I .operation_mode = "output";
defparam \PPU_A[8]~I .output_async_reset = "none";
defparam \PPU_A[8]~I .output_power_up = "low";
defparam \PPU_A[8]~I .output_register_mode = "none";
defparam \PPU_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[9]~I (
	.datain(address[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[9]));
// synopsys translate_off
defparam \PPU_A[9]~I .input_async_reset = "none";
defparam \PPU_A[9]~I .input_power_up = "low";
defparam \PPU_A[9]~I .input_register_mode = "none";
defparam \PPU_A[9]~I .input_sync_reset = "none";
defparam \PPU_A[9]~I .oe_async_reset = "none";
defparam \PPU_A[9]~I .oe_power_up = "low";
defparam \PPU_A[9]~I .oe_register_mode = "none";
defparam \PPU_A[9]~I .oe_sync_reset = "none";
defparam \PPU_A[9]~I .operation_mode = "output";
defparam \PPU_A[9]~I .output_async_reset = "none";
defparam \PPU_A[9]~I .output_power_up = "low";
defparam \PPU_A[9]~I .output_register_mode = "none";
defparam \PPU_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[10]~I (
	.datain(address[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[10]));
// synopsys translate_off
defparam \PPU_A[10]~I .input_async_reset = "none";
defparam \PPU_A[10]~I .input_power_up = "low";
defparam \PPU_A[10]~I .input_register_mode = "none";
defparam \PPU_A[10]~I .input_sync_reset = "none";
defparam \PPU_A[10]~I .oe_async_reset = "none";
defparam \PPU_A[10]~I .oe_power_up = "low";
defparam \PPU_A[10]~I .oe_register_mode = "none";
defparam \PPU_A[10]~I .oe_sync_reset = "none";
defparam \PPU_A[10]~I .operation_mode = "output";
defparam \PPU_A[10]~I .output_async_reset = "none";
defparam \PPU_A[10]~I .output_power_up = "low";
defparam \PPU_A[10]~I .output_register_mode = "none";
defparam \PPU_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[11]~I (
	.datain(address[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[11]));
// synopsys translate_off
defparam \PPU_A[11]~I .input_async_reset = "none";
defparam \PPU_A[11]~I .input_power_up = "low";
defparam \PPU_A[11]~I .input_register_mode = "none";
defparam \PPU_A[11]~I .input_sync_reset = "none";
defparam \PPU_A[11]~I .oe_async_reset = "none";
defparam \PPU_A[11]~I .oe_power_up = "low";
defparam \PPU_A[11]~I .oe_register_mode = "none";
defparam \PPU_A[11]~I .oe_sync_reset = "none";
defparam \PPU_A[11]~I .operation_mode = "output";
defparam \PPU_A[11]~I .output_async_reset = "none";
defparam \PPU_A[11]~I .output_power_up = "low";
defparam \PPU_A[11]~I .output_register_mode = "none";
defparam \PPU_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[12]~I (
	.datain(address[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[12]));
// synopsys translate_off
defparam \PPU_A[12]~I .input_async_reset = "none";
defparam \PPU_A[12]~I .input_power_up = "low";
defparam \PPU_A[12]~I .input_register_mode = "none";
defparam \PPU_A[12]~I .input_sync_reset = "none";
defparam \PPU_A[12]~I .oe_async_reset = "none";
defparam \PPU_A[12]~I .oe_power_up = "low";
defparam \PPU_A[12]~I .oe_register_mode = "none";
defparam \PPU_A[12]~I .oe_sync_reset = "none";
defparam \PPU_A[12]~I .operation_mode = "output";
defparam \PPU_A[12]~I .output_async_reset = "none";
defparam \PPU_A[12]~I .output_power_up = "low";
defparam \PPU_A[12]~I .output_register_mode = "none";
defparam \PPU_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[13]~I (
	.datain(address[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[13]));
// synopsys translate_off
defparam \PPU_A[13]~I .input_async_reset = "none";
defparam \PPU_A[13]~I .input_power_up = "low";
defparam \PPU_A[13]~I .input_register_mode = "none";
defparam \PPU_A[13]~I .input_sync_reset = "none";
defparam \PPU_A[13]~I .oe_async_reset = "none";
defparam \PPU_A[13]~I .oe_power_up = "low";
defparam \PPU_A[13]~I .oe_register_mode = "none";
defparam \PPU_A[13]~I .oe_sync_reset = "none";
defparam \PPU_A[13]~I .operation_mode = "output";
defparam \PPU_A[13]~I .output_async_reset = "none";
defparam \PPU_A[13]~I .output_power_up = "low";
defparam \PPU_A[13]~I .output_register_mode = "none";
defparam \PPU_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\PPU_D[0]~0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\PPU_D[1]~1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\PPU_D[2]~2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(\PPU_D[3]~3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(\PPU_D[4]~4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(\PPU_D[5]~5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(\PPU_D[6]~6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(\PPU_D[7]~7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CON1_D1~I (
	.datain(\uart|tx~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CON1_D1));
// synopsys translate_off
defparam \CON1_D1~I .input_async_reset = "none";
defparam \CON1_D1~I .input_power_up = "low";
defparam \CON1_D1~I .input_register_mode = "none";
defparam \CON1_D1~I .input_sync_reset = "none";
defparam \CON1_D1~I .oe_async_reset = "none";
defparam \CON1_D1~I .oe_power_up = "low";
defparam \CON1_D1~I .oe_register_mode = "none";
defparam \CON1_D1~I .oe_sync_reset = "none";
defparam \CON1_D1~I .operation_mode = "output";
defparam \CON1_D1~I .output_async_reset = "none";
defparam \CON1_D1~I .output_power_up = "low";
defparam \CON1_D1~I .output_register_mode = "none";
defparam \CON1_D1~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
