-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Sat Oct 31 12:25:33 2020
-- Host        : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_LED_Timer_0_4_sim_netlist.vhdl
-- Design      : design_1_LED_Timer_0_4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LED_Timer_v1_0_S00_AXI is
  port (
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LED_Timer_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LED_Timer_v1_0_S00_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_reg3[31]_i_2\ : label is "soft_lutpair0";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s00_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => slv_reg0(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => slv_reg0(10),
      I2 => slv_reg3(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => slv_reg0(11),
      I2 => slv_reg3(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => slv_reg0(12),
      I2 => slv_reg3(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => slv_reg0(13),
      I2 => slv_reg3(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => slv_reg0(14),
      I2 => slv_reg3(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => slv_reg0(15),
      I2 => slv_reg3(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => slv_reg0(16),
      I2 => slv_reg3(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => slv_reg0(17),
      I2 => slv_reg3(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => slv_reg0(18),
      I2 => slv_reg3(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => slv_reg0(19),
      I2 => slv_reg3(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => slv_reg0(1),
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => slv_reg0(20),
      I2 => slv_reg3(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => slv_reg0(21),
      I2 => slv_reg3(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => slv_reg0(22),
      I2 => slv_reg3(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => slv_reg0(23),
      I2 => slv_reg3(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => slv_reg0(24),
      I2 => slv_reg3(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => slv_reg0(25),
      I2 => slv_reg3(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => slv_reg0(26),
      I2 => slv_reg3(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => slv_reg0(27),
      I2 => slv_reg3(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => slv_reg0(28),
      I2 => slv_reg3(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => slv_reg0(29),
      I2 => slv_reg3(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => slv_reg0(2),
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => slv_reg0(30),
      I2 => slv_reg3(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => slv_reg0(31),
      I2 => slv_reg3(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => slv_reg0(3),
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => slv_reg0(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => slv_reg0(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => slv_reg0(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => slv_reg0(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => slv_reg0(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => slv_reg0(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(15)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(31)
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => axi_awready_i_1_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s00_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LED_Timer_v1_0 is
  port (
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    LED_signal : out STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LED_Timer_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LED_Timer_v1_0 is
  signal \^led_signal\ : STD_LOGIC;
  signal \led_state0_carry__0_i_100_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_101_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_101_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_101_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_101_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_101_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_101_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_101_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_101_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_102_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_103_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_104_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_105_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_106_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_106_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_106_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_106_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_106_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_106_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_106_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_106_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_107_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_108_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_109_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_10_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_10_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_110_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_111_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_111_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_111_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_111_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_111_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_111_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_111_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_111_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_112_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_112_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_112_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_112_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_112_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_112_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_112_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_112_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_113_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_114_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_115_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_116_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_117_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_118_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_119_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_120_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_121_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_121_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_121_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_121_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_121_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_121_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_121_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_121_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_122_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_122_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_122_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_122_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_122_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_122_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_122_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_122_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_123_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_124_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_125_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_126_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_127_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_128_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_129_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_12_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_12_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_12_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_130_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_131_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_132_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_133_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_134_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_135_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_135_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_135_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_135_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_135_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_135_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_135_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_135_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_136_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_136_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_136_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_136_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_136_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_136_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_136_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_136_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_137_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_138_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_139_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_13_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_13_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_140_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_141_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_141_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_141_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_141_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_141_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_141_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_141_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_141_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_142_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_143_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_144_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_145_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_146_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_146_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_146_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_146_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_146_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_146_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_146_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_146_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_147_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_148_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_149_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_150_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_151_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_151_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_151_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_151_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_151_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_151_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_151_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_151_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_152_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_153_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_154_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_155_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_156_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_156_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_156_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_156_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_156_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_156_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_156_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_156_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_157_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_157_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_157_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_157_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_157_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_157_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_157_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_157_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_158_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_159_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_15_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_15_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_160_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_161_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_162_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_163_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_164_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_165_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_166_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_166_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_166_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_166_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_166_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_166_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_166_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_166_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_167_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_168_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_169_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_170_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_171_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_172_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_173_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_174_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_175_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_175_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_175_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_175_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_175_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_175_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_175_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_175_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_176_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_176_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_176_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_176_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_176_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_176_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_176_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_176_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_177_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_178_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_179_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_17_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_17_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_180_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_181_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_181_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_181_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_181_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_181_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_181_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_181_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_181_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_182_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_183_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_184_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_185_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_186_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_186_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_186_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_186_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_186_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_186_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_186_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_186_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_187_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_188_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_189_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_190_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_191_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_191_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_191_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_191_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_191_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_191_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_191_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_191_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_192_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_193_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_194_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_195_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_196_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_196_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_196_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_196_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_196_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_196_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_196_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_196_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_197_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_198_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_199_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_200_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_201_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_201_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_201_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_201_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_201_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_201_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_201_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_201_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_202_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_202_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_202_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_202_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_202_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_202_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_202_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_202_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_203_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_204_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_205_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_206_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_207_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_208_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_209_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_210_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_211_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_212_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_213_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_214_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_215_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_215_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_215_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_215_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_215_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_215_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_215_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_215_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_216_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_216_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_216_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_216_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_216_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_216_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_216_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_216_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_217_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_218_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_219_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_220_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_221_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_221_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_221_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_221_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_221_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_221_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_221_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_221_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_222_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_223_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_224_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_225_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_226_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_226_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_226_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_226_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_226_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_226_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_226_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_226_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_227_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_228_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_229_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_230_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_231_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_231_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_231_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_231_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_231_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_231_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_231_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_231_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_232_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_233_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_234_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_235_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_236_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_236_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_236_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_236_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_236_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_236_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_236_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_236_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_237_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_238_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_239_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_23_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_23_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_23_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_23_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_23_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_23_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_23_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_23_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_240_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_241_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_241_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_241_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_241_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_241_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_241_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_241_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_241_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_242_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_243_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_244_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_245_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_246_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_246_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_246_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_246_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_246_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_246_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_246_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_246_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_247_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_248_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_249_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_24_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_24_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_250_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_251_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_252_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_253_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_254_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_255_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_255_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_255_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_255_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_255_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_255_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_255_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_255_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_256_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_256_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_256_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_256_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_256_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_256_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_256_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_256_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_257_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_258_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_259_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_25_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_25_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_25_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_25_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_25_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_25_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_25_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_25_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_260_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_261_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_261_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_261_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_261_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_261_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_261_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_261_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_261_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_262_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_263_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_264_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_265_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_266_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_266_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_266_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_266_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_266_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_266_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_266_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_266_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_267_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_268_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_269_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_26_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_270_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_271_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_271_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_271_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_271_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_271_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_271_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_271_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_271_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_272_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_273_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_274_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_275_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_276_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_276_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_276_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_276_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_276_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_276_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_276_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_276_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_277_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_278_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_279_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_27_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_280_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_281_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_281_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_281_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_281_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_281_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_281_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_281_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_281_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_282_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_283_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_284_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_285_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_286_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_286_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_286_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_286_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_286_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_286_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_286_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_286_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_287_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_288_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_289_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_28_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_290_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_291_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_292_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_293_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_294_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_295_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_295_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_295_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_295_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_295_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_295_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_295_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_296_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_297_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_298_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_299_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_29_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_300_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_300_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_300_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_300_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_300_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_300_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_300_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_301_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_302_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_303_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_304_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_305_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_305_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_305_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_305_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_305_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_305_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_305_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_306_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_307_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_308_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_309_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_30_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_310_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_310_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_310_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_310_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_310_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_310_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_310_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_311_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_312_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_313_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_314_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_315_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_315_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_315_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_315_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_315_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_315_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_315_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_316_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_317_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_318_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_319_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_31_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_320_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_320_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_320_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_320_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_320_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_320_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_320_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_321_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_322_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_323_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_324_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_325_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_325_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_325_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_325_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_325_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_325_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_325_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_326_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_327_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_328_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_329_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_32_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_32_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_32_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_32_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_32_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_32_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_32_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_32_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_330_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_330_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_330_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_330_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_330_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_330_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_330_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_331_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_332_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_333_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_334_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_336_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_337_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_338_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_33_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_33_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_340_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_341_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_342_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_344_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_345_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_346_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_348_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_349_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_34_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_34_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_34_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_34_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_34_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_34_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_34_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_34_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_350_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_352_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_353_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_354_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_356_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_357_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_358_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_35_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_360_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_361_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_362_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_364_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_365_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_366_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_367_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_367_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_367_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_367_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_368_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_368_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_368_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_368_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_369_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_36_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_370_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_371_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_372_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_373_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_374_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_375_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_376_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_37_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_37_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_37_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_37_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_37_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_37_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_37_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_37_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_38_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_38_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_39_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_39_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_39_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_39_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_39_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_39_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_39_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_39_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_40_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_41_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_42_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_42_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_42_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_42_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_42_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_42_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_42_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_42_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_43_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_43_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_44_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_44_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_44_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_44_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_44_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_44_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_44_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_44_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_45_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_46_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_47_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_47_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_47_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_47_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_47_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_47_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_47_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_47_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_48_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_48_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_48_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_48_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_48_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_48_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_48_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_48_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_49_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_50_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_51_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_52_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_53_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_54_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_55_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_55_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_55_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_55_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_55_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_55_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_55_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_55_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_56_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_57_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_58_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_59_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_60_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_60_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_60_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_60_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_60_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_60_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_60_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_60_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_61_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_61_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_61_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_61_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_61_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_61_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_61_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_61_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_62_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_63_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_64_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_65_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_66_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_67_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_68_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_69_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_70_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_71_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_72_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_72_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_72_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_72_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_72_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_72_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_72_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_72_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_73_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_73_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_73_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_73_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_73_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_73_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_73_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_73_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_74_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_75_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_76_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_77_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_78_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_79_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_80_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_81_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_82_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_83_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_84_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_84_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_84_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_84_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_84_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_84_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_84_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_84_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_85_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_86_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_87_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_88_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_89_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_90_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_91_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_92_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_93_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_94_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_95_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_95_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_95_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_95_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_95_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_95_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_95_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_95_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_96_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_96_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_96_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_96_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_i_96_n_4\ : STD_LOGIC;
  signal \led_state0_carry__0_i_96_n_5\ : STD_LOGIC;
  signal \led_state0_carry__0_i_96_n_6\ : STD_LOGIC;
  signal \led_state0_carry__0_i_96_n_7\ : STD_LOGIC;
  signal \led_state0_carry__0_i_97_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_98_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_99_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_i_9_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_i_9_n_3\ : STD_LOGIC;
  signal \led_state0_carry__0_n_0\ : STD_LOGIC;
  signal \led_state0_carry__0_n_1\ : STD_LOGIC;
  signal \led_state0_carry__0_n_2\ : STD_LOGIC;
  signal \led_state0_carry__0_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_100_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_101_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_101_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_101_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_101_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_101_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_101_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_101_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_101_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_102_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_103_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_104_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_105_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_106_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_106_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_106_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_106_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_106_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_106_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_106_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_106_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_107_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_108_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_109_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_10_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_10_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_110_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_111_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_111_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_111_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_111_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_111_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_111_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_111_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_111_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_112_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_112_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_112_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_112_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_112_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_112_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_112_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_112_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_113_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_114_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_115_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_116_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_117_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_118_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_119_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_120_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_121_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_121_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_121_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_121_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_121_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_121_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_121_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_121_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_122_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_122_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_122_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_122_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_122_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_122_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_122_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_122_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_123_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_124_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_125_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_126_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_127_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_128_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_129_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_12_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_12_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_12_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_130_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_131_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_132_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_133_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_134_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_135_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_135_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_135_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_135_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_135_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_135_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_135_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_135_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_136_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_136_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_136_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_136_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_136_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_136_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_136_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_136_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_137_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_138_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_139_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_13_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_13_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_140_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_141_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_141_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_141_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_141_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_141_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_141_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_141_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_141_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_142_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_143_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_144_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_145_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_146_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_146_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_146_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_146_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_146_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_146_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_146_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_146_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_147_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_148_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_149_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_150_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_151_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_151_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_151_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_151_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_151_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_151_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_151_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_151_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_152_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_153_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_154_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_155_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_156_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_156_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_156_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_156_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_156_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_156_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_156_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_156_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_157_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_157_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_157_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_157_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_157_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_157_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_157_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_157_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_158_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_159_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_15_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_15_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_160_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_161_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_162_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_163_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_164_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_165_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_166_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_166_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_166_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_166_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_166_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_166_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_166_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_166_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_167_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_168_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_169_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_170_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_171_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_172_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_173_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_174_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_175_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_175_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_175_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_175_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_175_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_175_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_175_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_175_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_176_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_176_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_176_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_176_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_176_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_176_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_176_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_176_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_177_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_178_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_179_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_17_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_17_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_180_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_181_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_181_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_181_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_181_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_181_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_181_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_181_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_181_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_182_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_183_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_184_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_185_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_186_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_186_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_186_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_186_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_186_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_186_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_186_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_186_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_187_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_188_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_189_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_190_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_191_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_191_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_191_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_191_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_191_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_191_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_191_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_191_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_192_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_193_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_194_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_195_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_196_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_196_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_196_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_196_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_196_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_196_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_196_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_196_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_197_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_198_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_199_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_19_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_200_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_201_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_201_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_201_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_201_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_201_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_201_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_201_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_201_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_202_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_202_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_202_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_202_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_202_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_202_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_202_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_202_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_203_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_204_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_205_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_206_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_207_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_208_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_209_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_20_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_210_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_211_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_212_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_213_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_214_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_215_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_215_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_215_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_215_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_215_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_215_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_215_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_215_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_216_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_216_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_216_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_216_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_216_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_216_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_216_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_216_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_217_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_218_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_219_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_21_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_220_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_221_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_221_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_221_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_221_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_221_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_221_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_221_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_221_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_222_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_223_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_224_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_225_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_226_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_226_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_226_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_226_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_226_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_226_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_226_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_226_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_227_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_228_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_229_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_22_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_230_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_231_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_231_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_231_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_231_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_231_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_231_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_231_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_231_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_232_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_233_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_234_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_235_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_236_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_236_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_236_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_236_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_236_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_236_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_236_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_236_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_237_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_238_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_239_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_23_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_23_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_23_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_23_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_23_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_23_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_23_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_23_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_240_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_241_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_241_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_241_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_241_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_241_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_241_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_241_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_241_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_242_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_243_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_244_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_245_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_246_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_246_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_246_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_246_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_246_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_246_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_246_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_246_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_247_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_248_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_249_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_24_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_24_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_250_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_251_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_252_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_253_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_254_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_255_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_255_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_255_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_255_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_255_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_255_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_255_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_255_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_256_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_256_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_256_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_256_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_256_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_256_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_256_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_256_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_257_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_258_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_259_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_25_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_25_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_25_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_25_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_25_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_25_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_25_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_25_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_260_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_261_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_261_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_261_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_261_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_261_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_261_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_261_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_261_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_262_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_263_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_264_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_265_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_266_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_266_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_266_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_266_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_266_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_266_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_266_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_266_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_267_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_268_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_269_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_26_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_270_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_271_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_271_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_271_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_271_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_271_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_271_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_271_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_271_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_272_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_273_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_274_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_275_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_276_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_276_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_276_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_276_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_276_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_276_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_276_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_276_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_277_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_278_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_279_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_27_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_280_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_281_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_281_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_281_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_281_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_281_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_281_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_281_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_281_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_282_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_283_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_284_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_285_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_286_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_286_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_286_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_286_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_286_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_286_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_286_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_286_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_287_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_288_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_289_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_28_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_290_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_291_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_292_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_293_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_294_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_295_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_295_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_295_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_295_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_295_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_295_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_295_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_296_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_297_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_298_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_299_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_29_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_300_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_300_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_300_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_300_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_300_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_300_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_300_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_301_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_302_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_303_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_304_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_305_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_305_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_305_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_305_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_305_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_305_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_305_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_306_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_307_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_308_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_309_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_30_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_310_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_310_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_310_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_310_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_310_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_310_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_310_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_311_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_312_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_313_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_314_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_315_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_315_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_315_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_315_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_315_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_315_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_315_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_316_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_317_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_318_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_319_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_31_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_320_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_320_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_320_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_320_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_320_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_320_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_320_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_321_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_322_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_323_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_324_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_325_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_325_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_325_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_325_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_325_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_325_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_325_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_326_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_327_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_328_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_329_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_32_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_32_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_32_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_32_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_32_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_32_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_32_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_32_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_330_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_330_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_330_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_330_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_330_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_330_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_330_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_331_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_332_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_333_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_334_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_336_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_337_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_338_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_33_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_33_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_340_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_341_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_342_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_344_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_345_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_346_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_348_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_349_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_34_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_34_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_34_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_34_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_34_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_34_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_34_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_34_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_350_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_352_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_353_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_354_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_356_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_357_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_358_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_35_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_360_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_361_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_362_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_364_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_365_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_366_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_367_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_367_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_367_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_367_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_368_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_368_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_369_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_36_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_370_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_371_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_372_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_373_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_374_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_375_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_37_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_37_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_37_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_37_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_37_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_37_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_37_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_37_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_38_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_38_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_39_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_39_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_39_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_39_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_39_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_39_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_39_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_39_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_40_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_41_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_42_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_42_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_42_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_42_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_42_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_42_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_42_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_42_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_43_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_43_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_44_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_44_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_44_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_44_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_44_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_44_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_44_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_44_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_45_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_46_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_47_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_47_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_47_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_47_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_47_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_47_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_47_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_47_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_48_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_48_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_48_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_48_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_48_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_48_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_48_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_48_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_49_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_50_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_51_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_52_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_53_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_54_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_55_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_55_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_55_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_55_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_55_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_55_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_55_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_55_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_56_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_57_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_58_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_59_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_60_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_60_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_60_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_60_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_60_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_60_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_60_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_60_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_61_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_61_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_61_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_61_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_61_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_61_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_61_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_61_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_62_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_63_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_64_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_65_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_66_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_67_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_68_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_69_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_70_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_71_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_72_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_72_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_72_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_72_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_72_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_72_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_72_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_72_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_73_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_73_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_73_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_73_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_73_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_73_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_73_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_73_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_74_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_75_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_76_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_77_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_78_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_79_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_80_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_81_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_82_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_83_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_84_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_84_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_84_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_84_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_84_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_84_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_84_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_84_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_85_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_86_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_87_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_88_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_89_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_90_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_91_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_92_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_93_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_94_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_95_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_95_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_95_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_95_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_95_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_95_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_95_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_95_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_96_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_96_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_96_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_96_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_i_96_n_4\ : STD_LOGIC;
  signal \led_state0_carry__1_i_96_n_5\ : STD_LOGIC;
  signal \led_state0_carry__1_i_96_n_6\ : STD_LOGIC;
  signal \led_state0_carry__1_i_96_n_7\ : STD_LOGIC;
  signal \led_state0_carry__1_i_97_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_98_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_99_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_i_9_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_i_9_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_i_9_n_3\ : STD_LOGIC;
  signal \led_state0_carry__1_n_0\ : STD_LOGIC;
  signal \led_state0_carry__1_n_1\ : STD_LOGIC;
  signal \led_state0_carry__1_n_2\ : STD_LOGIC;
  signal \led_state0_carry__1_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_100_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_101_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_102_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_103_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_104_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_105_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_106_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_107_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_108_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_109_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_109_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_109_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_109_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_109_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_109_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_109_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_109_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_10_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_10_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_110_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_110_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_110_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_110_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_110_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_110_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_110_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_110_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_111_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_112_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_113_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_114_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_115_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_116_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_117_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_118_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_119_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_119_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_119_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_119_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_119_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_119_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_119_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_119_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_120_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_120_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_120_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_120_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_120_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_120_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_120_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_120_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_121_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_122_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_123_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_124_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_125_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_126_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_127_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_128_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_129_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_12_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_12_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_12_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_130_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_131_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_132_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_133_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_133_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_133_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_133_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_133_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_133_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_133_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_133_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_134_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_134_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_134_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_134_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_134_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_134_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_134_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_134_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_135_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_136_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_137_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_138_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_139_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_13_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_13_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_140_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_141_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_142_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_143_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_144_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_145_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_146_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_147_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_147_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_147_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_147_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_147_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_147_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_147_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_147_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_148_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_148_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_148_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_148_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_148_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_148_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_148_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_148_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_149_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_150_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_151_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_152_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_153_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_154_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_155_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_156_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_157_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_157_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_157_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_157_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_157_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_157_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_157_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_157_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_158_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_159_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_15_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_15_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_160_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_161_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_162_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_163_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_164_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_165_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_166_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_166_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_166_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_166_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_166_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_166_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_166_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_166_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_167_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_167_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_167_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_167_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_167_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_167_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_167_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_167_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_168_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_169_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_170_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_171_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_172_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_173_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_174_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_175_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_176_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_177_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_178_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_179_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_17_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_17_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_180_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_180_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_180_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_180_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_180_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_180_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_180_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_180_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_181_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_181_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_181_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_181_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_181_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_181_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_181_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_181_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_182_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_183_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_184_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_185_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_186_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_187_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_188_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_189_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_190_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_191_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_192_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_193_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_194_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_194_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_194_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_194_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_194_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_194_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_194_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_194_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_195_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_195_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_195_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_195_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_195_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_195_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_195_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_195_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_196_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_197_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_198_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_199_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_19_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_200_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_201_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_202_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_203_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_204_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_205_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_206_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_207_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_208_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_208_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_208_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_208_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_208_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_208_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_208_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_208_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_209_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_20_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_210_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_211_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_212_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_213_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_214_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_215_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_216_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_217_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_217_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_217_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_217_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_217_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_217_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_217_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_217_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_218_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_218_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_218_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_218_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_218_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_218_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_218_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_218_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_219_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_21_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_220_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_221_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_222_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_223_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_224_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_225_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_226_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_227_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_228_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_229_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_22_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_22_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_22_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_22_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_22_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_22_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_22_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_22_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_230_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_231_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_232_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_233_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_234_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_235_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_235_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_235_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_235_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_235_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_235_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_235_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_235_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_236_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_237_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_238_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_239_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_240_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_241_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_242_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_243_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_244_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_245_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_246_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_247_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_248_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_249_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_24_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_24_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_24_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_24_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_24_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_24_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_24_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_24_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_250_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_252_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_253_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_254_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_255_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_25_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_26_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_27_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_28_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_29_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_30_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_31_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_31_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_31_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_31_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_31_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_31_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_31_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_31_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_32_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_32_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_33_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_33_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_33_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_33_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_33_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_33_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_33_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_33_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_34_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_35_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_36_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_36_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_36_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_36_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_36_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_36_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_36_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_36_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_37_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_37_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_38_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_38_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_38_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_38_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_38_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_38_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_38_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_38_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_39_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_40_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_41_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_41_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_41_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_41_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_41_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_41_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_41_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_41_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_42_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_42_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_43_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_43_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_43_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_43_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_43_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_43_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_43_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_43_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_44_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_45_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_46_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_46_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_46_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_46_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_46_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_46_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_46_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_46_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_47_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_47_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_47_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_47_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_47_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_47_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_47_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_47_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_48_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_49_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_50_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_51_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_52_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_53_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_54_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_55_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_56_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_57_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_58_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_59_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_60_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_60_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_60_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_60_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_60_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_60_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_60_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_60_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_61_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_61_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_61_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_61_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_61_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_61_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_61_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_61_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_62_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_63_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_64_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_65_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_66_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_67_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_68_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_69_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_70_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_71_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_72_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_72_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_72_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_72_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_72_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_72_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_72_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_72_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_73_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_73_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_73_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_73_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_73_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_73_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_73_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_73_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_74_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_75_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_76_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_77_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_78_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_79_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_80_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_81_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_82_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_83_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_84_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_84_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_84_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_84_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_84_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_84_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_84_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_84_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_85_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_86_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_87_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_88_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_89_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_90_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_91_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_92_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_93_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_94_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_95_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_95_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_95_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_95_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_95_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_95_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_95_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_95_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_96_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_96_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_i_96_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_96_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_i_96_n_4\ : STD_LOGIC;
  signal \led_state0_carry__2_i_96_n_5\ : STD_LOGIC;
  signal \led_state0_carry__2_i_96_n_6\ : STD_LOGIC;
  signal \led_state0_carry__2_i_96_n_7\ : STD_LOGIC;
  signal \led_state0_carry__2_i_97_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_98_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_99_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_i_9_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_i_9_n_3\ : STD_LOGIC;
  signal \led_state0_carry__2_n_0\ : STD_LOGIC;
  signal \led_state0_carry__2_n_1\ : STD_LOGIC;
  signal \led_state0_carry__2_n_2\ : STD_LOGIC;
  signal \led_state0_carry__2_n_3\ : STD_LOGIC;
  signal led_state0_carry_i_100_n_0 : STD_LOGIC;
  signal led_state0_carry_i_101_n_0 : STD_LOGIC;
  signal led_state0_carry_i_102_n_0 : STD_LOGIC;
  signal led_state0_carry_i_103_n_0 : STD_LOGIC;
  signal led_state0_carry_i_103_n_1 : STD_LOGIC;
  signal led_state0_carry_i_103_n_2 : STD_LOGIC;
  signal led_state0_carry_i_103_n_3 : STD_LOGIC;
  signal led_state0_carry_i_103_n_4 : STD_LOGIC;
  signal led_state0_carry_i_103_n_5 : STD_LOGIC;
  signal led_state0_carry_i_103_n_6 : STD_LOGIC;
  signal led_state0_carry_i_103_n_7 : STD_LOGIC;
  signal led_state0_carry_i_104_n_0 : STD_LOGIC;
  signal led_state0_carry_i_105_n_0 : STD_LOGIC;
  signal led_state0_carry_i_106_n_0 : STD_LOGIC;
  signal led_state0_carry_i_107_n_0 : STD_LOGIC;
  signal led_state0_carry_i_108_n_0 : STD_LOGIC;
  signal led_state0_carry_i_108_n_1 : STD_LOGIC;
  signal led_state0_carry_i_108_n_2 : STD_LOGIC;
  signal led_state0_carry_i_108_n_3 : STD_LOGIC;
  signal led_state0_carry_i_108_n_4 : STD_LOGIC;
  signal led_state0_carry_i_108_n_5 : STD_LOGIC;
  signal led_state0_carry_i_108_n_6 : STD_LOGIC;
  signal led_state0_carry_i_108_n_7 : STD_LOGIC;
  signal led_state0_carry_i_109_n_0 : STD_LOGIC;
  signal led_state0_carry_i_109_n_1 : STD_LOGIC;
  signal led_state0_carry_i_109_n_2 : STD_LOGIC;
  signal led_state0_carry_i_109_n_3 : STD_LOGIC;
  signal led_state0_carry_i_109_n_4 : STD_LOGIC;
  signal led_state0_carry_i_109_n_5 : STD_LOGIC;
  signal led_state0_carry_i_109_n_6 : STD_LOGIC;
  signal led_state0_carry_i_109_n_7 : STD_LOGIC;
  signal led_state0_carry_i_10_n_0 : STD_LOGIC;
  signal led_state0_carry_i_10_n_1 : STD_LOGIC;
  signal led_state0_carry_i_10_n_2 : STD_LOGIC;
  signal led_state0_carry_i_10_n_3 : STD_LOGIC;
  signal led_state0_carry_i_110_n_0 : STD_LOGIC;
  signal led_state0_carry_i_111_n_0 : STD_LOGIC;
  signal led_state0_carry_i_112_n_0 : STD_LOGIC;
  signal led_state0_carry_i_113_n_0 : STD_LOGIC;
  signal led_state0_carry_i_114_n_0 : STD_LOGIC;
  signal led_state0_carry_i_115_n_0 : STD_LOGIC;
  signal led_state0_carry_i_116_n_0 : STD_LOGIC;
  signal led_state0_carry_i_117_n_0 : STD_LOGIC;
  signal led_state0_carry_i_117_n_1 : STD_LOGIC;
  signal led_state0_carry_i_117_n_2 : STD_LOGIC;
  signal led_state0_carry_i_117_n_3 : STD_LOGIC;
  signal led_state0_carry_i_117_n_4 : STD_LOGIC;
  signal led_state0_carry_i_117_n_5 : STD_LOGIC;
  signal led_state0_carry_i_117_n_6 : STD_LOGIC;
  signal led_state0_carry_i_117_n_7 : STD_LOGIC;
  signal led_state0_carry_i_118_n_0 : STD_LOGIC;
  signal led_state0_carry_i_118_n_1 : STD_LOGIC;
  signal led_state0_carry_i_118_n_2 : STD_LOGIC;
  signal led_state0_carry_i_118_n_3 : STD_LOGIC;
  signal led_state0_carry_i_118_n_4 : STD_LOGIC;
  signal led_state0_carry_i_118_n_5 : STD_LOGIC;
  signal led_state0_carry_i_118_n_6 : STD_LOGIC;
  signal led_state0_carry_i_118_n_7 : STD_LOGIC;
  signal led_state0_carry_i_119_n_0 : STD_LOGIC;
  signal led_state0_carry_i_11_n_3 : STD_LOGIC;
  signal led_state0_carry_i_11_n_7 : STD_LOGIC;
  signal led_state0_carry_i_120_n_0 : STD_LOGIC;
  signal led_state0_carry_i_121_n_0 : STD_LOGIC;
  signal led_state0_carry_i_122_n_0 : STD_LOGIC;
  signal led_state0_carry_i_123_n_0 : STD_LOGIC;
  signal led_state0_carry_i_124_n_0 : STD_LOGIC;
  signal led_state0_carry_i_125_n_0 : STD_LOGIC;
  signal led_state0_carry_i_126_n_0 : STD_LOGIC;
  signal led_state0_carry_i_127_n_0 : STD_LOGIC;
  signal led_state0_carry_i_127_n_1 : STD_LOGIC;
  signal led_state0_carry_i_127_n_2 : STD_LOGIC;
  signal led_state0_carry_i_127_n_3 : STD_LOGIC;
  signal led_state0_carry_i_127_n_4 : STD_LOGIC;
  signal led_state0_carry_i_127_n_5 : STD_LOGIC;
  signal led_state0_carry_i_127_n_6 : STD_LOGIC;
  signal led_state0_carry_i_127_n_7 : STD_LOGIC;
  signal led_state0_carry_i_128_n_0 : STD_LOGIC;
  signal led_state0_carry_i_128_n_1 : STD_LOGIC;
  signal led_state0_carry_i_128_n_2 : STD_LOGIC;
  signal led_state0_carry_i_128_n_3 : STD_LOGIC;
  signal led_state0_carry_i_128_n_4 : STD_LOGIC;
  signal led_state0_carry_i_128_n_5 : STD_LOGIC;
  signal led_state0_carry_i_128_n_6 : STD_LOGIC;
  signal led_state0_carry_i_128_n_7 : STD_LOGIC;
  signal led_state0_carry_i_129_n_0 : STD_LOGIC;
  signal led_state0_carry_i_130_n_0 : STD_LOGIC;
  signal led_state0_carry_i_131_n_0 : STD_LOGIC;
  signal led_state0_carry_i_132_n_0 : STD_LOGIC;
  signal led_state0_carry_i_133_n_0 : STD_LOGIC;
  signal led_state0_carry_i_134_n_0 : STD_LOGIC;
  signal led_state0_carry_i_135_n_0 : STD_LOGIC;
  signal led_state0_carry_i_136_n_0 : STD_LOGIC;
  signal led_state0_carry_i_137_n_0 : STD_LOGIC;
  signal led_state0_carry_i_137_n_1 : STD_LOGIC;
  signal led_state0_carry_i_137_n_2 : STD_LOGIC;
  signal led_state0_carry_i_137_n_3 : STD_LOGIC;
  signal led_state0_carry_i_138_n_0 : STD_LOGIC;
  signal led_state0_carry_i_139_n_0 : STD_LOGIC;
  signal led_state0_carry_i_13_n_0 : STD_LOGIC;
  signal led_state0_carry_i_13_n_1 : STD_LOGIC;
  signal led_state0_carry_i_13_n_2 : STD_LOGIC;
  signal led_state0_carry_i_13_n_3 : STD_LOGIC;
  signal led_state0_carry_i_140_n_0 : STD_LOGIC;
  signal led_state0_carry_i_141_n_0 : STD_LOGIC;
  signal led_state0_carry_i_142_n_0 : STD_LOGIC;
  signal led_state0_carry_i_142_n_1 : STD_LOGIC;
  signal led_state0_carry_i_142_n_2 : STD_LOGIC;
  signal led_state0_carry_i_142_n_3 : STD_LOGIC;
  signal led_state0_carry_i_142_n_4 : STD_LOGIC;
  signal led_state0_carry_i_142_n_5 : STD_LOGIC;
  signal led_state0_carry_i_142_n_6 : STD_LOGIC;
  signal led_state0_carry_i_142_n_7 : STD_LOGIC;
  signal led_state0_carry_i_143_n_0 : STD_LOGIC;
  signal led_state0_carry_i_144_n_0 : STD_LOGIC;
  signal led_state0_carry_i_145_n_0 : STD_LOGIC;
  signal led_state0_carry_i_146_n_0 : STD_LOGIC;
  signal led_state0_carry_i_147_n_0 : STD_LOGIC;
  signal led_state0_carry_i_147_n_1 : STD_LOGIC;
  signal led_state0_carry_i_147_n_2 : STD_LOGIC;
  signal led_state0_carry_i_147_n_3 : STD_LOGIC;
  signal led_state0_carry_i_147_n_4 : STD_LOGIC;
  signal led_state0_carry_i_147_n_5 : STD_LOGIC;
  signal led_state0_carry_i_147_n_6 : STD_LOGIC;
  signal led_state0_carry_i_147_n_7 : STD_LOGIC;
  signal led_state0_carry_i_148_n_0 : STD_LOGIC;
  signal led_state0_carry_i_148_n_1 : STD_LOGIC;
  signal led_state0_carry_i_148_n_2 : STD_LOGIC;
  signal led_state0_carry_i_148_n_3 : STD_LOGIC;
  signal led_state0_carry_i_148_n_4 : STD_LOGIC;
  signal led_state0_carry_i_148_n_5 : STD_LOGIC;
  signal led_state0_carry_i_148_n_6 : STD_LOGIC;
  signal led_state0_carry_i_148_n_7 : STD_LOGIC;
  signal led_state0_carry_i_149_n_0 : STD_LOGIC;
  signal led_state0_carry_i_14_n_3 : STD_LOGIC;
  signal led_state0_carry_i_14_n_7 : STD_LOGIC;
  signal led_state0_carry_i_150_n_0 : STD_LOGIC;
  signal led_state0_carry_i_151_n_0 : STD_LOGIC;
  signal led_state0_carry_i_152_n_0 : STD_LOGIC;
  signal led_state0_carry_i_153_n_0 : STD_LOGIC;
  signal led_state0_carry_i_153_n_1 : STD_LOGIC;
  signal led_state0_carry_i_153_n_2 : STD_LOGIC;
  signal led_state0_carry_i_153_n_3 : STD_LOGIC;
  signal led_state0_carry_i_153_n_4 : STD_LOGIC;
  signal led_state0_carry_i_153_n_5 : STD_LOGIC;
  signal led_state0_carry_i_153_n_6 : STD_LOGIC;
  signal led_state0_carry_i_153_n_7 : STD_LOGIC;
  signal led_state0_carry_i_154_n_0 : STD_LOGIC;
  signal led_state0_carry_i_155_n_0 : STD_LOGIC;
  signal led_state0_carry_i_156_n_0 : STD_LOGIC;
  signal led_state0_carry_i_157_n_0 : STD_LOGIC;
  signal led_state0_carry_i_158_n_0 : STD_LOGIC;
  signal led_state0_carry_i_158_n_1 : STD_LOGIC;
  signal led_state0_carry_i_158_n_2 : STD_LOGIC;
  signal led_state0_carry_i_158_n_3 : STD_LOGIC;
  signal led_state0_carry_i_158_n_4 : STD_LOGIC;
  signal led_state0_carry_i_158_n_5 : STD_LOGIC;
  signal led_state0_carry_i_158_n_6 : STD_LOGIC;
  signal led_state0_carry_i_158_n_7 : STD_LOGIC;
  signal led_state0_carry_i_159_n_0 : STD_LOGIC;
  signal led_state0_carry_i_159_n_1 : STD_LOGIC;
  signal led_state0_carry_i_159_n_2 : STD_LOGIC;
  signal led_state0_carry_i_159_n_3 : STD_LOGIC;
  signal led_state0_carry_i_159_n_4 : STD_LOGIC;
  signal led_state0_carry_i_159_n_5 : STD_LOGIC;
  signal led_state0_carry_i_159_n_6 : STD_LOGIC;
  signal led_state0_carry_i_159_n_7 : STD_LOGIC;
  signal led_state0_carry_i_160_n_0 : STD_LOGIC;
  signal led_state0_carry_i_161_n_0 : STD_LOGIC;
  signal led_state0_carry_i_162_n_0 : STD_LOGIC;
  signal led_state0_carry_i_163_n_0 : STD_LOGIC;
  signal led_state0_carry_i_164_n_0 : STD_LOGIC;
  signal led_state0_carry_i_165_n_0 : STD_LOGIC;
  signal led_state0_carry_i_166_n_0 : STD_LOGIC;
  signal led_state0_carry_i_167_n_0 : STD_LOGIC;
  signal led_state0_carry_i_168_n_0 : STD_LOGIC;
  signal led_state0_carry_i_168_n_1 : STD_LOGIC;
  signal led_state0_carry_i_168_n_2 : STD_LOGIC;
  signal led_state0_carry_i_168_n_3 : STD_LOGIC;
  signal led_state0_carry_i_168_n_4 : STD_LOGIC;
  signal led_state0_carry_i_168_n_5 : STD_LOGIC;
  signal led_state0_carry_i_168_n_6 : STD_LOGIC;
  signal led_state0_carry_i_168_n_7 : STD_LOGIC;
  signal led_state0_carry_i_169_n_0 : STD_LOGIC;
  signal led_state0_carry_i_16_n_3 : STD_LOGIC;
  signal led_state0_carry_i_16_n_7 : STD_LOGIC;
  signal led_state0_carry_i_170_n_0 : STD_LOGIC;
  signal led_state0_carry_i_171_n_0 : STD_LOGIC;
  signal led_state0_carry_i_172_n_0 : STD_LOGIC;
  signal led_state0_carry_i_173_n_0 : STD_LOGIC;
  signal led_state0_carry_i_173_n_1 : STD_LOGIC;
  signal led_state0_carry_i_173_n_2 : STD_LOGIC;
  signal led_state0_carry_i_173_n_3 : STD_LOGIC;
  signal led_state0_carry_i_173_n_4 : STD_LOGIC;
  signal led_state0_carry_i_173_n_5 : STD_LOGIC;
  signal led_state0_carry_i_173_n_6 : STD_LOGIC;
  signal led_state0_carry_i_173_n_7 : STD_LOGIC;
  signal led_state0_carry_i_174_n_0 : STD_LOGIC;
  signal led_state0_carry_i_174_n_1 : STD_LOGIC;
  signal led_state0_carry_i_174_n_2 : STD_LOGIC;
  signal led_state0_carry_i_174_n_3 : STD_LOGIC;
  signal led_state0_carry_i_174_n_4 : STD_LOGIC;
  signal led_state0_carry_i_174_n_5 : STD_LOGIC;
  signal led_state0_carry_i_174_n_6 : STD_LOGIC;
  signal led_state0_carry_i_174_n_7 : STD_LOGIC;
  signal led_state0_carry_i_175_n_0 : STD_LOGIC;
  signal led_state0_carry_i_176_n_0 : STD_LOGIC;
  signal led_state0_carry_i_177_n_0 : STD_LOGIC;
  signal led_state0_carry_i_178_n_0 : STD_LOGIC;
  signal led_state0_carry_i_179_n_0 : STD_LOGIC;
  signal led_state0_carry_i_180_n_0 : STD_LOGIC;
  signal led_state0_carry_i_181_n_0 : STD_LOGIC;
  signal led_state0_carry_i_182_n_0 : STD_LOGIC;
  signal led_state0_carry_i_183_n_0 : STD_LOGIC;
  signal led_state0_carry_i_183_n_1 : STD_LOGIC;
  signal led_state0_carry_i_183_n_2 : STD_LOGIC;
  signal led_state0_carry_i_183_n_3 : STD_LOGIC;
  signal led_state0_carry_i_183_n_4 : STD_LOGIC;
  signal led_state0_carry_i_183_n_5 : STD_LOGIC;
  signal led_state0_carry_i_183_n_6 : STD_LOGIC;
  signal led_state0_carry_i_183_n_7 : STD_LOGIC;
  signal led_state0_carry_i_184_n_0 : STD_LOGIC;
  signal led_state0_carry_i_184_n_1 : STD_LOGIC;
  signal led_state0_carry_i_184_n_2 : STD_LOGIC;
  signal led_state0_carry_i_184_n_3 : STD_LOGIC;
  signal led_state0_carry_i_184_n_4 : STD_LOGIC;
  signal led_state0_carry_i_184_n_5 : STD_LOGIC;
  signal led_state0_carry_i_184_n_6 : STD_LOGIC;
  signal led_state0_carry_i_184_n_7 : STD_LOGIC;
  signal led_state0_carry_i_185_n_0 : STD_LOGIC;
  signal led_state0_carry_i_186_n_0 : STD_LOGIC;
  signal led_state0_carry_i_187_n_0 : STD_LOGIC;
  signal led_state0_carry_i_188_n_0 : STD_LOGIC;
  signal led_state0_carry_i_189_n_0 : STD_LOGIC;
  signal led_state0_carry_i_190_n_0 : STD_LOGIC;
  signal led_state0_carry_i_191_n_0 : STD_LOGIC;
  signal led_state0_carry_i_192_n_0 : STD_LOGIC;
  signal led_state0_carry_i_193_n_0 : STD_LOGIC;
  signal led_state0_carry_i_193_n_1 : STD_LOGIC;
  signal led_state0_carry_i_193_n_2 : STD_LOGIC;
  signal led_state0_carry_i_193_n_3 : STD_LOGIC;
  signal led_state0_carry_i_194_n_0 : STD_LOGIC;
  signal led_state0_carry_i_195_n_0 : STD_LOGIC;
  signal led_state0_carry_i_196_n_0 : STD_LOGIC;
  signal led_state0_carry_i_197_n_0 : STD_LOGIC;
  signal led_state0_carry_i_198_n_0 : STD_LOGIC;
  signal led_state0_carry_i_198_n_1 : STD_LOGIC;
  signal led_state0_carry_i_198_n_2 : STD_LOGIC;
  signal led_state0_carry_i_198_n_3 : STD_LOGIC;
  signal led_state0_carry_i_198_n_4 : STD_LOGIC;
  signal led_state0_carry_i_198_n_5 : STD_LOGIC;
  signal led_state0_carry_i_198_n_6 : STD_LOGIC;
  signal led_state0_carry_i_198_n_7 : STD_LOGIC;
  signal led_state0_carry_i_199_n_0 : STD_LOGIC;
  signal led_state0_carry_i_19_n_3 : STD_LOGIC;
  signal led_state0_carry_i_19_n_7 : STD_LOGIC;
  signal led_state0_carry_i_1_n_0 : STD_LOGIC;
  signal led_state0_carry_i_200_n_0 : STD_LOGIC;
  signal led_state0_carry_i_201_n_0 : STD_LOGIC;
  signal led_state0_carry_i_202_n_0 : STD_LOGIC;
  signal led_state0_carry_i_203_n_0 : STD_LOGIC;
  signal led_state0_carry_i_203_n_1 : STD_LOGIC;
  signal led_state0_carry_i_203_n_2 : STD_LOGIC;
  signal led_state0_carry_i_203_n_3 : STD_LOGIC;
  signal led_state0_carry_i_203_n_4 : STD_LOGIC;
  signal led_state0_carry_i_203_n_5 : STD_LOGIC;
  signal led_state0_carry_i_203_n_6 : STD_LOGIC;
  signal led_state0_carry_i_203_n_7 : STD_LOGIC;
  signal led_state0_carry_i_204_n_0 : STD_LOGIC;
  signal led_state0_carry_i_204_n_1 : STD_LOGIC;
  signal led_state0_carry_i_204_n_2 : STD_LOGIC;
  signal led_state0_carry_i_204_n_3 : STD_LOGIC;
  signal led_state0_carry_i_204_n_4 : STD_LOGIC;
  signal led_state0_carry_i_204_n_5 : STD_LOGIC;
  signal led_state0_carry_i_204_n_6 : STD_LOGIC;
  signal led_state0_carry_i_204_n_7 : STD_LOGIC;
  signal led_state0_carry_i_205_n_0 : STD_LOGIC;
  signal led_state0_carry_i_206_n_0 : STD_LOGIC;
  signal led_state0_carry_i_207_n_0 : STD_LOGIC;
  signal led_state0_carry_i_208_n_0 : STD_LOGIC;
  signal led_state0_carry_i_209_n_0 : STD_LOGIC;
  signal led_state0_carry_i_209_n_1 : STD_LOGIC;
  signal led_state0_carry_i_209_n_2 : STD_LOGIC;
  signal led_state0_carry_i_209_n_3 : STD_LOGIC;
  signal led_state0_carry_i_209_n_4 : STD_LOGIC;
  signal led_state0_carry_i_209_n_5 : STD_LOGIC;
  signal led_state0_carry_i_209_n_6 : STD_LOGIC;
  signal led_state0_carry_i_209_n_7 : STD_LOGIC;
  signal led_state0_carry_i_20_n_0 : STD_LOGIC;
  signal led_state0_carry_i_210_n_0 : STD_LOGIC;
  signal led_state0_carry_i_211_n_0 : STD_LOGIC;
  signal led_state0_carry_i_212_n_0 : STD_LOGIC;
  signal led_state0_carry_i_213_n_0 : STD_LOGIC;
  signal led_state0_carry_i_214_n_0 : STD_LOGIC;
  signal led_state0_carry_i_214_n_1 : STD_LOGIC;
  signal led_state0_carry_i_214_n_2 : STD_LOGIC;
  signal led_state0_carry_i_214_n_3 : STD_LOGIC;
  signal led_state0_carry_i_214_n_4 : STD_LOGIC;
  signal led_state0_carry_i_214_n_5 : STD_LOGIC;
  signal led_state0_carry_i_214_n_6 : STD_LOGIC;
  signal led_state0_carry_i_214_n_7 : STD_LOGIC;
  signal led_state0_carry_i_215_n_0 : STD_LOGIC;
  signal led_state0_carry_i_215_n_1 : STD_LOGIC;
  signal led_state0_carry_i_215_n_2 : STD_LOGIC;
  signal led_state0_carry_i_215_n_3 : STD_LOGIC;
  signal led_state0_carry_i_215_n_4 : STD_LOGIC;
  signal led_state0_carry_i_215_n_5 : STD_LOGIC;
  signal led_state0_carry_i_215_n_6 : STD_LOGIC;
  signal led_state0_carry_i_215_n_7 : STD_LOGIC;
  signal led_state0_carry_i_216_n_0 : STD_LOGIC;
  signal led_state0_carry_i_217_n_0 : STD_LOGIC;
  signal led_state0_carry_i_218_n_0 : STD_LOGIC;
  signal led_state0_carry_i_219_n_0 : STD_LOGIC;
  signal led_state0_carry_i_21_n_0 : STD_LOGIC;
  signal led_state0_carry_i_220_n_0 : STD_LOGIC;
  signal led_state0_carry_i_221_n_0 : STD_LOGIC;
  signal led_state0_carry_i_222_n_0 : STD_LOGIC;
  signal led_state0_carry_i_223_n_0 : STD_LOGIC;
  signal led_state0_carry_i_224_n_0 : STD_LOGIC;
  signal led_state0_carry_i_224_n_1 : STD_LOGIC;
  signal led_state0_carry_i_224_n_2 : STD_LOGIC;
  signal led_state0_carry_i_224_n_3 : STD_LOGIC;
  signal led_state0_carry_i_224_n_4 : STD_LOGIC;
  signal led_state0_carry_i_224_n_5 : STD_LOGIC;
  signal led_state0_carry_i_224_n_6 : STD_LOGIC;
  signal led_state0_carry_i_224_n_7 : STD_LOGIC;
  signal led_state0_carry_i_225_n_0 : STD_LOGIC;
  signal led_state0_carry_i_226_n_0 : STD_LOGIC;
  signal led_state0_carry_i_227_n_0 : STD_LOGIC;
  signal led_state0_carry_i_228_n_0 : STD_LOGIC;
  signal led_state0_carry_i_229_n_0 : STD_LOGIC;
  signal led_state0_carry_i_229_n_1 : STD_LOGIC;
  signal led_state0_carry_i_229_n_2 : STD_LOGIC;
  signal led_state0_carry_i_229_n_3 : STD_LOGIC;
  signal led_state0_carry_i_229_n_4 : STD_LOGIC;
  signal led_state0_carry_i_229_n_5 : STD_LOGIC;
  signal led_state0_carry_i_229_n_6 : STD_LOGIC;
  signal led_state0_carry_i_229_n_7 : STD_LOGIC;
  signal led_state0_carry_i_22_n_0 : STD_LOGIC;
  signal led_state0_carry_i_230_n_0 : STD_LOGIC;
  signal led_state0_carry_i_231_n_0 : STD_LOGIC;
  signal led_state0_carry_i_232_n_0 : STD_LOGIC;
  signal led_state0_carry_i_233_n_0 : STD_LOGIC;
  signal led_state0_carry_i_234_n_0 : STD_LOGIC;
  signal led_state0_carry_i_234_n_1 : STD_LOGIC;
  signal led_state0_carry_i_234_n_2 : STD_LOGIC;
  signal led_state0_carry_i_234_n_3 : STD_LOGIC;
  signal led_state0_carry_i_234_n_4 : STD_LOGIC;
  signal led_state0_carry_i_234_n_5 : STD_LOGIC;
  signal led_state0_carry_i_234_n_6 : STD_LOGIC;
  signal led_state0_carry_i_234_n_7 : STD_LOGIC;
  signal led_state0_carry_i_235_n_0 : STD_LOGIC;
  signal led_state0_carry_i_235_n_1 : STD_LOGIC;
  signal led_state0_carry_i_235_n_2 : STD_LOGIC;
  signal led_state0_carry_i_235_n_3 : STD_LOGIC;
  signal led_state0_carry_i_235_n_4 : STD_LOGIC;
  signal led_state0_carry_i_235_n_5 : STD_LOGIC;
  signal led_state0_carry_i_235_n_6 : STD_LOGIC;
  signal led_state0_carry_i_235_n_7 : STD_LOGIC;
  signal led_state0_carry_i_236_n_0 : STD_LOGIC;
  signal led_state0_carry_i_237_n_0 : STD_LOGIC;
  signal led_state0_carry_i_238_n_0 : STD_LOGIC;
  signal led_state0_carry_i_239_n_0 : STD_LOGIC;
  signal led_state0_carry_i_23_n_0 : STD_LOGIC;
  signal led_state0_carry_i_240_n_0 : STD_LOGIC;
  signal led_state0_carry_i_241_n_0 : STD_LOGIC;
  signal led_state0_carry_i_242_n_0 : STD_LOGIC;
  signal led_state0_carry_i_243_n_0 : STD_LOGIC;
  signal led_state0_carry_i_244_n_0 : STD_LOGIC;
  signal led_state0_carry_i_244_n_1 : STD_LOGIC;
  signal led_state0_carry_i_244_n_2 : STD_LOGIC;
  signal led_state0_carry_i_244_n_3 : STD_LOGIC;
  signal led_state0_carry_i_244_n_4 : STD_LOGIC;
  signal led_state0_carry_i_244_n_5 : STD_LOGIC;
  signal led_state0_carry_i_244_n_6 : STD_LOGIC;
  signal led_state0_carry_i_244_n_7 : STD_LOGIC;
  signal led_state0_carry_i_245_n_0 : STD_LOGIC;
  signal led_state0_carry_i_245_n_1 : STD_LOGIC;
  signal led_state0_carry_i_245_n_2 : STD_LOGIC;
  signal led_state0_carry_i_245_n_3 : STD_LOGIC;
  signal led_state0_carry_i_245_n_4 : STD_LOGIC;
  signal led_state0_carry_i_245_n_5 : STD_LOGIC;
  signal led_state0_carry_i_245_n_6 : STD_LOGIC;
  signal led_state0_carry_i_245_n_7 : STD_LOGIC;
  signal led_state0_carry_i_246_n_0 : STD_LOGIC;
  signal led_state0_carry_i_247_n_0 : STD_LOGIC;
  signal led_state0_carry_i_248_n_0 : STD_LOGIC;
  signal led_state0_carry_i_249_n_0 : STD_LOGIC;
  signal led_state0_carry_i_24_n_0 : STD_LOGIC;
  signal led_state0_carry_i_24_n_1 : STD_LOGIC;
  signal led_state0_carry_i_24_n_2 : STD_LOGIC;
  signal led_state0_carry_i_24_n_3 : STD_LOGIC;
  signal led_state0_carry_i_24_n_4 : STD_LOGIC;
  signal led_state0_carry_i_24_n_5 : STD_LOGIC;
  signal led_state0_carry_i_24_n_6 : STD_LOGIC;
  signal led_state0_carry_i_24_n_7 : STD_LOGIC;
  signal led_state0_carry_i_250_n_0 : STD_LOGIC;
  signal led_state0_carry_i_251_n_0 : STD_LOGIC;
  signal led_state0_carry_i_252_n_0 : STD_LOGIC;
  signal led_state0_carry_i_253_n_0 : STD_LOGIC;
  signal led_state0_carry_i_254_n_0 : STD_LOGIC;
  signal led_state0_carry_i_254_n_1 : STD_LOGIC;
  signal led_state0_carry_i_254_n_2 : STD_LOGIC;
  signal led_state0_carry_i_254_n_3 : STD_LOGIC;
  signal led_state0_carry_i_255_n_0 : STD_LOGIC;
  signal led_state0_carry_i_256_n_0 : STD_LOGIC;
  signal led_state0_carry_i_257_n_0 : STD_LOGIC;
  signal led_state0_carry_i_258_n_0 : STD_LOGIC;
  signal led_state0_carry_i_259_n_0 : STD_LOGIC;
  signal led_state0_carry_i_259_n_1 : STD_LOGIC;
  signal led_state0_carry_i_259_n_2 : STD_LOGIC;
  signal led_state0_carry_i_259_n_3 : STD_LOGIC;
  signal led_state0_carry_i_259_n_4 : STD_LOGIC;
  signal led_state0_carry_i_259_n_5 : STD_LOGIC;
  signal led_state0_carry_i_259_n_6 : STD_LOGIC;
  signal led_state0_carry_i_259_n_7 : STD_LOGIC;
  signal led_state0_carry_i_25_n_3 : STD_LOGIC;
  signal led_state0_carry_i_25_n_7 : STD_LOGIC;
  signal led_state0_carry_i_260_n_0 : STD_LOGIC;
  signal led_state0_carry_i_261_n_0 : STD_LOGIC;
  signal led_state0_carry_i_262_n_0 : STD_LOGIC;
  signal led_state0_carry_i_263_n_0 : STD_LOGIC;
  signal led_state0_carry_i_264_n_0 : STD_LOGIC;
  signal led_state0_carry_i_264_n_1 : STD_LOGIC;
  signal led_state0_carry_i_264_n_2 : STD_LOGIC;
  signal led_state0_carry_i_264_n_3 : STD_LOGIC;
  signal led_state0_carry_i_264_n_4 : STD_LOGIC;
  signal led_state0_carry_i_264_n_5 : STD_LOGIC;
  signal led_state0_carry_i_264_n_6 : STD_LOGIC;
  signal led_state0_carry_i_264_n_7 : STD_LOGIC;
  signal led_state0_carry_i_265_n_0 : STD_LOGIC;
  signal led_state0_carry_i_265_n_1 : STD_LOGIC;
  signal led_state0_carry_i_265_n_2 : STD_LOGIC;
  signal led_state0_carry_i_265_n_3 : STD_LOGIC;
  signal led_state0_carry_i_265_n_4 : STD_LOGIC;
  signal led_state0_carry_i_265_n_5 : STD_LOGIC;
  signal led_state0_carry_i_265_n_6 : STD_LOGIC;
  signal led_state0_carry_i_265_n_7 : STD_LOGIC;
  signal led_state0_carry_i_266_n_0 : STD_LOGIC;
  signal led_state0_carry_i_267_n_0 : STD_LOGIC;
  signal led_state0_carry_i_268_n_0 : STD_LOGIC;
  signal led_state0_carry_i_269_n_0 : STD_LOGIC;
  signal led_state0_carry_i_26_n_0 : STD_LOGIC;
  signal led_state0_carry_i_26_n_1 : STD_LOGIC;
  signal led_state0_carry_i_26_n_2 : STD_LOGIC;
  signal led_state0_carry_i_26_n_3 : STD_LOGIC;
  signal led_state0_carry_i_26_n_4 : STD_LOGIC;
  signal led_state0_carry_i_26_n_5 : STD_LOGIC;
  signal led_state0_carry_i_26_n_6 : STD_LOGIC;
  signal led_state0_carry_i_26_n_7 : STD_LOGIC;
  signal led_state0_carry_i_270_n_0 : STD_LOGIC;
  signal led_state0_carry_i_270_n_1 : STD_LOGIC;
  signal led_state0_carry_i_270_n_2 : STD_LOGIC;
  signal led_state0_carry_i_270_n_3 : STD_LOGIC;
  signal led_state0_carry_i_270_n_4 : STD_LOGIC;
  signal led_state0_carry_i_270_n_5 : STD_LOGIC;
  signal led_state0_carry_i_270_n_6 : STD_LOGIC;
  signal led_state0_carry_i_270_n_7 : STD_LOGIC;
  signal led_state0_carry_i_271_n_0 : STD_LOGIC;
  signal led_state0_carry_i_272_n_0 : STD_LOGIC;
  signal led_state0_carry_i_273_n_0 : STD_LOGIC;
  signal led_state0_carry_i_274_n_0 : STD_LOGIC;
  signal led_state0_carry_i_275_n_0 : STD_LOGIC;
  signal led_state0_carry_i_275_n_1 : STD_LOGIC;
  signal led_state0_carry_i_275_n_2 : STD_LOGIC;
  signal led_state0_carry_i_275_n_3 : STD_LOGIC;
  signal led_state0_carry_i_275_n_4 : STD_LOGIC;
  signal led_state0_carry_i_275_n_5 : STD_LOGIC;
  signal led_state0_carry_i_275_n_6 : STD_LOGIC;
  signal led_state0_carry_i_275_n_7 : STD_LOGIC;
  signal led_state0_carry_i_276_n_0 : STD_LOGIC;
  signal led_state0_carry_i_276_n_1 : STD_LOGIC;
  signal led_state0_carry_i_276_n_2 : STD_LOGIC;
  signal led_state0_carry_i_276_n_3 : STD_LOGIC;
  signal led_state0_carry_i_276_n_4 : STD_LOGIC;
  signal led_state0_carry_i_276_n_5 : STD_LOGIC;
  signal led_state0_carry_i_276_n_6 : STD_LOGIC;
  signal led_state0_carry_i_276_n_7 : STD_LOGIC;
  signal led_state0_carry_i_277_n_0 : STD_LOGIC;
  signal led_state0_carry_i_278_n_0 : STD_LOGIC;
  signal led_state0_carry_i_279_n_0 : STD_LOGIC;
  signal led_state0_carry_i_27_n_0 : STD_LOGIC;
  signal led_state0_carry_i_280_n_0 : STD_LOGIC;
  signal led_state0_carry_i_281_n_0 : STD_LOGIC;
  signal led_state0_carry_i_282_n_0 : STD_LOGIC;
  signal led_state0_carry_i_283_n_0 : STD_LOGIC;
  signal led_state0_carry_i_284_n_0 : STD_LOGIC;
  signal led_state0_carry_i_285_n_0 : STD_LOGIC;
  signal led_state0_carry_i_285_n_1 : STD_LOGIC;
  signal led_state0_carry_i_285_n_2 : STD_LOGIC;
  signal led_state0_carry_i_285_n_3 : STD_LOGIC;
  signal led_state0_carry_i_285_n_4 : STD_LOGIC;
  signal led_state0_carry_i_285_n_5 : STD_LOGIC;
  signal led_state0_carry_i_285_n_6 : STD_LOGIC;
  signal led_state0_carry_i_285_n_7 : STD_LOGIC;
  signal led_state0_carry_i_286_n_0 : STD_LOGIC;
  signal led_state0_carry_i_287_n_0 : STD_LOGIC;
  signal led_state0_carry_i_288_n_0 : STD_LOGIC;
  signal led_state0_carry_i_289_n_0 : STD_LOGIC;
  signal led_state0_carry_i_28_n_0 : STD_LOGIC;
  signal led_state0_carry_i_290_n_0 : STD_LOGIC;
  signal led_state0_carry_i_290_n_1 : STD_LOGIC;
  signal led_state0_carry_i_290_n_2 : STD_LOGIC;
  signal led_state0_carry_i_290_n_3 : STD_LOGIC;
  signal led_state0_carry_i_290_n_4 : STD_LOGIC;
  signal led_state0_carry_i_290_n_5 : STD_LOGIC;
  signal led_state0_carry_i_290_n_6 : STD_LOGIC;
  signal led_state0_carry_i_290_n_7 : STD_LOGIC;
  signal led_state0_carry_i_291_n_0 : STD_LOGIC;
  signal led_state0_carry_i_292_n_0 : STD_LOGIC;
  signal led_state0_carry_i_293_n_0 : STD_LOGIC;
  signal led_state0_carry_i_294_n_0 : STD_LOGIC;
  signal led_state0_carry_i_295_n_0 : STD_LOGIC;
  signal led_state0_carry_i_295_n_1 : STD_LOGIC;
  signal led_state0_carry_i_295_n_2 : STD_LOGIC;
  signal led_state0_carry_i_295_n_3 : STD_LOGIC;
  signal led_state0_carry_i_295_n_4 : STD_LOGIC;
  signal led_state0_carry_i_295_n_5 : STD_LOGIC;
  signal led_state0_carry_i_295_n_6 : STD_LOGIC;
  signal led_state0_carry_i_295_n_7 : STD_LOGIC;
  signal led_state0_carry_i_296_n_0 : STD_LOGIC;
  signal led_state0_carry_i_297_n_0 : STD_LOGIC;
  signal led_state0_carry_i_298_n_0 : STD_LOGIC;
  signal led_state0_carry_i_299_n_0 : STD_LOGIC;
  signal led_state0_carry_i_29_n_0 : STD_LOGIC;
  signal led_state0_carry_i_2_n_0 : STD_LOGIC;
  signal led_state0_carry_i_300_n_0 : STD_LOGIC;
  signal led_state0_carry_i_300_n_1 : STD_LOGIC;
  signal led_state0_carry_i_300_n_2 : STD_LOGIC;
  signal led_state0_carry_i_300_n_3 : STD_LOGIC;
  signal led_state0_carry_i_300_n_4 : STD_LOGIC;
  signal led_state0_carry_i_300_n_5 : STD_LOGIC;
  signal led_state0_carry_i_300_n_6 : STD_LOGIC;
  signal led_state0_carry_i_300_n_7 : STD_LOGIC;
  signal led_state0_carry_i_301_n_0 : STD_LOGIC;
  signal led_state0_carry_i_301_n_1 : STD_LOGIC;
  signal led_state0_carry_i_301_n_2 : STD_LOGIC;
  signal led_state0_carry_i_301_n_3 : STD_LOGIC;
  signal led_state0_carry_i_301_n_4 : STD_LOGIC;
  signal led_state0_carry_i_301_n_5 : STD_LOGIC;
  signal led_state0_carry_i_301_n_6 : STD_LOGIC;
  signal led_state0_carry_i_301_n_7 : STD_LOGIC;
  signal led_state0_carry_i_302_n_0 : STD_LOGIC;
  signal led_state0_carry_i_303_n_0 : STD_LOGIC;
  signal led_state0_carry_i_304_n_0 : STD_LOGIC;
  signal led_state0_carry_i_305_n_0 : STD_LOGIC;
  signal led_state0_carry_i_306_n_0 : STD_LOGIC;
  signal led_state0_carry_i_307_n_0 : STD_LOGIC;
  signal led_state0_carry_i_308_n_0 : STD_LOGIC;
  signal led_state0_carry_i_309_n_0 : STD_LOGIC;
  signal led_state0_carry_i_30_n_0 : STD_LOGIC;
  signal led_state0_carry_i_310_n_0 : STD_LOGIC;
  signal led_state0_carry_i_310_n_1 : STD_LOGIC;
  signal led_state0_carry_i_310_n_2 : STD_LOGIC;
  signal led_state0_carry_i_310_n_3 : STD_LOGIC;
  signal led_state0_carry_i_310_n_4 : STD_LOGIC;
  signal led_state0_carry_i_310_n_5 : STD_LOGIC;
  signal led_state0_carry_i_310_n_6 : STD_LOGIC;
  signal led_state0_carry_i_310_n_7 : STD_LOGIC;
  signal led_state0_carry_i_311_n_0 : STD_LOGIC;
  signal led_state0_carry_i_311_n_1 : STD_LOGIC;
  signal led_state0_carry_i_311_n_2 : STD_LOGIC;
  signal led_state0_carry_i_311_n_3 : STD_LOGIC;
  signal led_state0_carry_i_311_n_4 : STD_LOGIC;
  signal led_state0_carry_i_311_n_5 : STD_LOGIC;
  signal led_state0_carry_i_311_n_6 : STD_LOGIC;
  signal led_state0_carry_i_311_n_7 : STD_LOGIC;
  signal led_state0_carry_i_312_n_0 : STD_LOGIC;
  signal led_state0_carry_i_313_n_0 : STD_LOGIC;
  signal led_state0_carry_i_314_n_0 : STD_LOGIC;
  signal led_state0_carry_i_315_n_0 : STD_LOGIC;
  signal led_state0_carry_i_316_n_0 : STD_LOGIC;
  signal led_state0_carry_i_317_n_0 : STD_LOGIC;
  signal led_state0_carry_i_318_n_0 : STD_LOGIC;
  signal led_state0_carry_i_319_n_0 : STD_LOGIC;
  signal led_state0_carry_i_31_n_0 : STD_LOGIC;
  signal led_state0_carry_i_320_n_0 : STD_LOGIC;
  signal led_state0_carry_i_320_n_1 : STD_LOGIC;
  signal led_state0_carry_i_320_n_2 : STD_LOGIC;
  signal led_state0_carry_i_320_n_3 : STD_LOGIC;
  signal led_state0_carry_i_321_n_0 : STD_LOGIC;
  signal led_state0_carry_i_322_n_0 : STD_LOGIC;
  signal led_state0_carry_i_323_n_0 : STD_LOGIC;
  signal led_state0_carry_i_324_n_0 : STD_LOGIC;
  signal led_state0_carry_i_325_n_0 : STD_LOGIC;
  signal led_state0_carry_i_325_n_1 : STD_LOGIC;
  signal led_state0_carry_i_325_n_2 : STD_LOGIC;
  signal led_state0_carry_i_325_n_3 : STD_LOGIC;
  signal led_state0_carry_i_325_n_4 : STD_LOGIC;
  signal led_state0_carry_i_325_n_5 : STD_LOGIC;
  signal led_state0_carry_i_325_n_6 : STD_LOGIC;
  signal led_state0_carry_i_325_n_7 : STD_LOGIC;
  signal led_state0_carry_i_326_n_0 : STD_LOGIC;
  signal led_state0_carry_i_327_n_0 : STD_LOGIC;
  signal led_state0_carry_i_328_n_0 : STD_LOGIC;
  signal led_state0_carry_i_329_n_0 : STD_LOGIC;
  signal led_state0_carry_i_32_n_0 : STD_LOGIC;
  signal led_state0_carry_i_330_n_0 : STD_LOGIC;
  signal led_state0_carry_i_330_n_1 : STD_LOGIC;
  signal led_state0_carry_i_330_n_2 : STD_LOGIC;
  signal led_state0_carry_i_330_n_3 : STD_LOGIC;
  signal led_state0_carry_i_330_n_4 : STD_LOGIC;
  signal led_state0_carry_i_330_n_5 : STD_LOGIC;
  signal led_state0_carry_i_330_n_6 : STD_LOGIC;
  signal led_state0_carry_i_330_n_7 : STD_LOGIC;
  signal led_state0_carry_i_331_n_0 : STD_LOGIC;
  signal led_state0_carry_i_331_n_1 : STD_LOGIC;
  signal led_state0_carry_i_331_n_2 : STD_LOGIC;
  signal led_state0_carry_i_331_n_3 : STD_LOGIC;
  signal led_state0_carry_i_331_n_4 : STD_LOGIC;
  signal led_state0_carry_i_331_n_5 : STD_LOGIC;
  signal led_state0_carry_i_331_n_6 : STD_LOGIC;
  signal led_state0_carry_i_331_n_7 : STD_LOGIC;
  signal led_state0_carry_i_332_n_0 : STD_LOGIC;
  signal led_state0_carry_i_333_n_0 : STD_LOGIC;
  signal led_state0_carry_i_334_n_0 : STD_LOGIC;
  signal led_state0_carry_i_335_n_0 : STD_LOGIC;
  signal led_state0_carry_i_336_n_0 : STD_LOGIC;
  signal led_state0_carry_i_336_n_1 : STD_LOGIC;
  signal led_state0_carry_i_336_n_2 : STD_LOGIC;
  signal led_state0_carry_i_336_n_3 : STD_LOGIC;
  signal led_state0_carry_i_336_n_4 : STD_LOGIC;
  signal led_state0_carry_i_336_n_5 : STD_LOGIC;
  signal led_state0_carry_i_336_n_6 : STD_LOGIC;
  signal led_state0_carry_i_336_n_7 : STD_LOGIC;
  signal led_state0_carry_i_337_n_0 : STD_LOGIC;
  signal led_state0_carry_i_338_n_0 : STD_LOGIC;
  signal led_state0_carry_i_339_n_0 : STD_LOGIC;
  signal led_state0_carry_i_33_n_0 : STD_LOGIC;
  signal led_state0_carry_i_340_n_0 : STD_LOGIC;
  signal led_state0_carry_i_341_n_0 : STD_LOGIC;
  signal led_state0_carry_i_341_n_1 : STD_LOGIC;
  signal led_state0_carry_i_341_n_2 : STD_LOGIC;
  signal led_state0_carry_i_341_n_3 : STD_LOGIC;
  signal led_state0_carry_i_341_n_4 : STD_LOGIC;
  signal led_state0_carry_i_341_n_5 : STD_LOGIC;
  signal led_state0_carry_i_341_n_6 : STD_LOGIC;
  signal led_state0_carry_i_341_n_7 : STD_LOGIC;
  signal led_state0_carry_i_342_n_0 : STD_LOGIC;
  signal led_state0_carry_i_342_n_1 : STD_LOGIC;
  signal led_state0_carry_i_342_n_2 : STD_LOGIC;
  signal led_state0_carry_i_342_n_3 : STD_LOGIC;
  signal led_state0_carry_i_342_n_4 : STD_LOGIC;
  signal led_state0_carry_i_342_n_5 : STD_LOGIC;
  signal led_state0_carry_i_342_n_6 : STD_LOGIC;
  signal led_state0_carry_i_342_n_7 : STD_LOGIC;
  signal led_state0_carry_i_343_n_0 : STD_LOGIC;
  signal led_state0_carry_i_344_n_0 : STD_LOGIC;
  signal led_state0_carry_i_345_n_0 : STD_LOGIC;
  signal led_state0_carry_i_346_n_0 : STD_LOGIC;
  signal led_state0_carry_i_347_n_0 : STD_LOGIC;
  signal led_state0_carry_i_348_n_0 : STD_LOGIC;
  signal led_state0_carry_i_349_n_0 : STD_LOGIC;
  signal led_state0_carry_i_34_n_0 : STD_LOGIC;
  signal led_state0_carry_i_34_n_1 : STD_LOGIC;
  signal led_state0_carry_i_34_n_2 : STD_LOGIC;
  signal led_state0_carry_i_34_n_3 : STD_LOGIC;
  signal led_state0_carry_i_34_n_4 : STD_LOGIC;
  signal led_state0_carry_i_34_n_5 : STD_LOGIC;
  signal led_state0_carry_i_34_n_6 : STD_LOGIC;
  signal led_state0_carry_i_34_n_7 : STD_LOGIC;
  signal led_state0_carry_i_350_n_0 : STD_LOGIC;
  signal led_state0_carry_i_351_n_0 : STD_LOGIC;
  signal led_state0_carry_i_351_n_1 : STD_LOGIC;
  signal led_state0_carry_i_351_n_2 : STD_LOGIC;
  signal led_state0_carry_i_351_n_3 : STD_LOGIC;
  signal led_state0_carry_i_351_n_4 : STD_LOGIC;
  signal led_state0_carry_i_351_n_5 : STD_LOGIC;
  signal led_state0_carry_i_351_n_6 : STD_LOGIC;
  signal led_state0_carry_i_351_n_7 : STD_LOGIC;
  signal led_state0_carry_i_352_n_0 : STD_LOGIC;
  signal led_state0_carry_i_353_n_0 : STD_LOGIC;
  signal led_state0_carry_i_354_n_0 : STD_LOGIC;
  signal led_state0_carry_i_355_n_0 : STD_LOGIC;
  signal led_state0_carry_i_356_n_0 : STD_LOGIC;
  signal led_state0_carry_i_356_n_1 : STD_LOGIC;
  signal led_state0_carry_i_356_n_2 : STD_LOGIC;
  signal led_state0_carry_i_356_n_3 : STD_LOGIC;
  signal led_state0_carry_i_356_n_4 : STD_LOGIC;
  signal led_state0_carry_i_356_n_5 : STD_LOGIC;
  signal led_state0_carry_i_356_n_6 : STD_LOGIC;
  signal led_state0_carry_i_356_n_7 : STD_LOGIC;
  signal led_state0_carry_i_357_n_0 : STD_LOGIC;
  signal led_state0_carry_i_358_n_0 : STD_LOGIC;
  signal led_state0_carry_i_359_n_0 : STD_LOGIC;
  signal led_state0_carry_i_35_n_3 : STD_LOGIC;
  signal led_state0_carry_i_35_n_7 : STD_LOGIC;
  signal led_state0_carry_i_360_n_0 : STD_LOGIC;
  signal led_state0_carry_i_361_n_0 : STD_LOGIC;
  signal led_state0_carry_i_361_n_1 : STD_LOGIC;
  signal led_state0_carry_i_361_n_2 : STD_LOGIC;
  signal led_state0_carry_i_361_n_3 : STD_LOGIC;
  signal led_state0_carry_i_361_n_4 : STD_LOGIC;
  signal led_state0_carry_i_361_n_5 : STD_LOGIC;
  signal led_state0_carry_i_361_n_6 : STD_LOGIC;
  signal led_state0_carry_i_361_n_7 : STD_LOGIC;
  signal led_state0_carry_i_362_n_0 : STD_LOGIC;
  signal led_state0_carry_i_363_n_0 : STD_LOGIC;
  signal led_state0_carry_i_364_n_0 : STD_LOGIC;
  signal led_state0_carry_i_365_n_0 : STD_LOGIC;
  signal led_state0_carry_i_366_n_0 : STD_LOGIC;
  signal led_state0_carry_i_366_n_1 : STD_LOGIC;
  signal led_state0_carry_i_366_n_2 : STD_LOGIC;
  signal led_state0_carry_i_366_n_3 : STD_LOGIC;
  signal led_state0_carry_i_366_n_4 : STD_LOGIC;
  signal led_state0_carry_i_366_n_5 : STD_LOGIC;
  signal led_state0_carry_i_366_n_6 : STD_LOGIC;
  signal led_state0_carry_i_366_n_7 : STD_LOGIC;
  signal led_state0_carry_i_367_n_0 : STD_LOGIC;
  signal led_state0_carry_i_368_n_0 : STD_LOGIC;
  signal led_state0_carry_i_369_n_0 : STD_LOGIC;
  signal led_state0_carry_i_36_n_0 : STD_LOGIC;
  signal led_state0_carry_i_36_n_1 : STD_LOGIC;
  signal led_state0_carry_i_36_n_2 : STD_LOGIC;
  signal led_state0_carry_i_36_n_3 : STD_LOGIC;
  signal led_state0_carry_i_36_n_4 : STD_LOGIC;
  signal led_state0_carry_i_36_n_5 : STD_LOGIC;
  signal led_state0_carry_i_36_n_6 : STD_LOGIC;
  signal led_state0_carry_i_36_n_7 : STD_LOGIC;
  signal led_state0_carry_i_370_n_0 : STD_LOGIC;
  signal led_state0_carry_i_371_n_0 : STD_LOGIC;
  signal led_state0_carry_i_371_n_1 : STD_LOGIC;
  signal led_state0_carry_i_371_n_2 : STD_LOGIC;
  signal led_state0_carry_i_371_n_3 : STD_LOGIC;
  signal led_state0_carry_i_371_n_4 : STD_LOGIC;
  signal led_state0_carry_i_371_n_5 : STD_LOGIC;
  signal led_state0_carry_i_371_n_6 : STD_LOGIC;
  signal led_state0_carry_i_371_n_7 : STD_LOGIC;
  signal led_state0_carry_i_372_n_0 : STD_LOGIC;
  signal led_state0_carry_i_372_n_1 : STD_LOGIC;
  signal led_state0_carry_i_372_n_2 : STD_LOGIC;
  signal led_state0_carry_i_372_n_3 : STD_LOGIC;
  signal led_state0_carry_i_372_n_4 : STD_LOGIC;
  signal led_state0_carry_i_372_n_5 : STD_LOGIC;
  signal led_state0_carry_i_372_n_6 : STD_LOGIC;
  signal led_state0_carry_i_372_n_7 : STD_LOGIC;
  signal led_state0_carry_i_373_n_0 : STD_LOGIC;
  signal led_state0_carry_i_374_n_0 : STD_LOGIC;
  signal led_state0_carry_i_375_n_0 : STD_LOGIC;
  signal led_state0_carry_i_376_n_0 : STD_LOGIC;
  signal led_state0_carry_i_377_n_0 : STD_LOGIC;
  signal led_state0_carry_i_378_n_0 : STD_LOGIC;
  signal led_state0_carry_i_379_n_0 : STD_LOGIC;
  signal led_state0_carry_i_37_n_0 : STD_LOGIC;
  signal led_state0_carry_i_380_n_0 : STD_LOGIC;
  signal led_state0_carry_i_381_n_0 : STD_LOGIC;
  signal led_state0_carry_i_381_n_1 : STD_LOGIC;
  signal led_state0_carry_i_381_n_2 : STD_LOGIC;
  signal led_state0_carry_i_381_n_3 : STD_LOGIC;
  signal led_state0_carry_i_381_n_4 : STD_LOGIC;
  signal led_state0_carry_i_381_n_5 : STD_LOGIC;
  signal led_state0_carry_i_381_n_6 : STD_LOGIC;
  signal led_state0_carry_i_381_n_7 : STD_LOGIC;
  signal led_state0_carry_i_382_n_0 : STD_LOGIC;
  signal led_state0_carry_i_382_n_1 : STD_LOGIC;
  signal led_state0_carry_i_382_n_2 : STD_LOGIC;
  signal led_state0_carry_i_382_n_3 : STD_LOGIC;
  signal led_state0_carry_i_382_n_4 : STD_LOGIC;
  signal led_state0_carry_i_382_n_5 : STD_LOGIC;
  signal led_state0_carry_i_382_n_6 : STD_LOGIC;
  signal led_state0_carry_i_382_n_7 : STD_LOGIC;
  signal led_state0_carry_i_383_n_0 : STD_LOGIC;
  signal led_state0_carry_i_384_n_0 : STD_LOGIC;
  signal led_state0_carry_i_385_n_0 : STD_LOGIC;
  signal led_state0_carry_i_386_n_0 : STD_LOGIC;
  signal led_state0_carry_i_387_n_0 : STD_LOGIC;
  signal led_state0_carry_i_388_n_0 : STD_LOGIC;
  signal led_state0_carry_i_389_n_0 : STD_LOGIC;
  signal led_state0_carry_i_38_n_0 : STD_LOGIC;
  signal led_state0_carry_i_390_n_0 : STD_LOGIC;
  signal led_state0_carry_i_391_n_0 : STD_LOGIC;
  signal led_state0_carry_i_391_n_1 : STD_LOGIC;
  signal led_state0_carry_i_391_n_2 : STD_LOGIC;
  signal led_state0_carry_i_391_n_3 : STD_LOGIC;
  signal led_state0_carry_i_392_n_0 : STD_LOGIC;
  signal led_state0_carry_i_393_n_0 : STD_LOGIC;
  signal led_state0_carry_i_394_n_0 : STD_LOGIC;
  signal led_state0_carry_i_395_n_0 : STD_LOGIC;
  signal led_state0_carry_i_396_n_0 : STD_LOGIC;
  signal led_state0_carry_i_396_n_1 : STD_LOGIC;
  signal led_state0_carry_i_396_n_2 : STD_LOGIC;
  signal led_state0_carry_i_396_n_3 : STD_LOGIC;
  signal led_state0_carry_i_396_n_4 : STD_LOGIC;
  signal led_state0_carry_i_396_n_5 : STD_LOGIC;
  signal led_state0_carry_i_396_n_6 : STD_LOGIC;
  signal led_state0_carry_i_396_n_7 : STD_LOGIC;
  signal led_state0_carry_i_397_n_0 : STD_LOGIC;
  signal led_state0_carry_i_398_n_0 : STD_LOGIC;
  signal led_state0_carry_i_399_n_0 : STD_LOGIC;
  signal led_state0_carry_i_39_n_0 : STD_LOGIC;
  signal led_state0_carry_i_39_n_1 : STD_LOGIC;
  signal led_state0_carry_i_39_n_2 : STD_LOGIC;
  signal led_state0_carry_i_39_n_3 : STD_LOGIC;
  signal led_state0_carry_i_39_n_4 : STD_LOGIC;
  signal led_state0_carry_i_39_n_5 : STD_LOGIC;
  signal led_state0_carry_i_39_n_6 : STD_LOGIC;
  signal led_state0_carry_i_39_n_7 : STD_LOGIC;
  signal led_state0_carry_i_3_n_0 : STD_LOGIC;
  signal led_state0_carry_i_400_n_0 : STD_LOGIC;
  signal led_state0_carry_i_401_n_0 : STD_LOGIC;
  signal led_state0_carry_i_401_n_1 : STD_LOGIC;
  signal led_state0_carry_i_401_n_2 : STD_LOGIC;
  signal led_state0_carry_i_401_n_3 : STD_LOGIC;
  signal led_state0_carry_i_401_n_4 : STD_LOGIC;
  signal led_state0_carry_i_401_n_5 : STD_LOGIC;
  signal led_state0_carry_i_401_n_6 : STD_LOGIC;
  signal led_state0_carry_i_402_n_0 : STD_LOGIC;
  signal led_state0_carry_i_402_n_1 : STD_LOGIC;
  signal led_state0_carry_i_402_n_2 : STD_LOGIC;
  signal led_state0_carry_i_402_n_3 : STD_LOGIC;
  signal led_state0_carry_i_402_n_4 : STD_LOGIC;
  signal led_state0_carry_i_402_n_5 : STD_LOGIC;
  signal led_state0_carry_i_402_n_6 : STD_LOGIC;
  signal led_state0_carry_i_403_n_0 : STD_LOGIC;
  signal led_state0_carry_i_404_n_0 : STD_LOGIC;
  signal led_state0_carry_i_405_n_0 : STD_LOGIC;
  signal led_state0_carry_i_406_n_0 : STD_LOGIC;
  signal led_state0_carry_i_407_n_0 : STD_LOGIC;
  signal led_state0_carry_i_407_n_1 : STD_LOGIC;
  signal led_state0_carry_i_407_n_2 : STD_LOGIC;
  signal led_state0_carry_i_407_n_3 : STD_LOGIC;
  signal led_state0_carry_i_407_n_4 : STD_LOGIC;
  signal led_state0_carry_i_407_n_5 : STD_LOGIC;
  signal led_state0_carry_i_407_n_6 : STD_LOGIC;
  signal led_state0_carry_i_408_n_0 : STD_LOGIC;
  signal led_state0_carry_i_409_n_0 : STD_LOGIC;
  signal led_state0_carry_i_40_n_3 : STD_LOGIC;
  signal led_state0_carry_i_40_n_7 : STD_LOGIC;
  signal led_state0_carry_i_410_n_0 : STD_LOGIC;
  signal led_state0_carry_i_411_n_0 : STD_LOGIC;
  signal led_state0_carry_i_412_n_0 : STD_LOGIC;
  signal led_state0_carry_i_412_n_1 : STD_LOGIC;
  signal led_state0_carry_i_412_n_2 : STD_LOGIC;
  signal led_state0_carry_i_412_n_3 : STD_LOGIC;
  signal led_state0_carry_i_412_n_4 : STD_LOGIC;
  signal led_state0_carry_i_412_n_5 : STD_LOGIC;
  signal led_state0_carry_i_412_n_6 : STD_LOGIC;
  signal led_state0_carry_i_412_n_7 : STD_LOGIC;
  signal led_state0_carry_i_413_n_0 : STD_LOGIC;
  signal led_state0_carry_i_413_n_1 : STD_LOGIC;
  signal led_state0_carry_i_413_n_2 : STD_LOGIC;
  signal led_state0_carry_i_413_n_3 : STD_LOGIC;
  signal led_state0_carry_i_413_n_4 : STD_LOGIC;
  signal led_state0_carry_i_413_n_5 : STD_LOGIC;
  signal led_state0_carry_i_413_n_6 : STD_LOGIC;
  signal led_state0_carry_i_414_n_0 : STD_LOGIC;
  signal led_state0_carry_i_415_n_0 : STD_LOGIC;
  signal led_state0_carry_i_416_n_0 : STD_LOGIC;
  signal led_state0_carry_i_417_n_0 : STD_LOGIC;
  signal led_state0_carry_i_418_n_0 : STD_LOGIC;
  signal led_state0_carry_i_419_n_0 : STD_LOGIC;
  signal led_state0_carry_i_41_n_0 : STD_LOGIC;
  signal led_state0_carry_i_41_n_1 : STD_LOGIC;
  signal led_state0_carry_i_41_n_2 : STD_LOGIC;
  signal led_state0_carry_i_41_n_3 : STD_LOGIC;
  signal led_state0_carry_i_41_n_4 : STD_LOGIC;
  signal led_state0_carry_i_41_n_5 : STD_LOGIC;
  signal led_state0_carry_i_41_n_6 : STD_LOGIC;
  signal led_state0_carry_i_41_n_7 : STD_LOGIC;
  signal led_state0_carry_i_420_n_0 : STD_LOGIC;
  signal led_state0_carry_i_421_n_0 : STD_LOGIC;
  signal led_state0_carry_i_422_n_0 : STD_LOGIC;
  signal led_state0_carry_i_422_n_1 : STD_LOGIC;
  signal led_state0_carry_i_422_n_2 : STD_LOGIC;
  signal led_state0_carry_i_422_n_3 : STD_LOGIC;
  signal led_state0_carry_i_422_n_4 : STD_LOGIC;
  signal led_state0_carry_i_422_n_5 : STD_LOGIC;
  signal led_state0_carry_i_422_n_6 : STD_LOGIC;
  signal led_state0_carry_i_423_n_0 : STD_LOGIC;
  signal led_state0_carry_i_424_n_0 : STD_LOGIC;
  signal led_state0_carry_i_425_n_0 : STD_LOGIC;
  signal led_state0_carry_i_426_n_0 : STD_LOGIC;
  signal led_state0_carry_i_427_n_0 : STD_LOGIC;
  signal led_state0_carry_i_427_n_1 : STD_LOGIC;
  signal led_state0_carry_i_427_n_2 : STD_LOGIC;
  signal led_state0_carry_i_427_n_3 : STD_LOGIC;
  signal led_state0_carry_i_427_n_4 : STD_LOGIC;
  signal led_state0_carry_i_427_n_5 : STD_LOGIC;
  signal led_state0_carry_i_427_n_6 : STD_LOGIC;
  signal led_state0_carry_i_428_n_0 : STD_LOGIC;
  signal led_state0_carry_i_429_n_0 : STD_LOGIC;
  signal led_state0_carry_i_42_n_0 : STD_LOGIC;
  signal led_state0_carry_i_430_n_0 : STD_LOGIC;
  signal led_state0_carry_i_431_n_0 : STD_LOGIC;
  signal led_state0_carry_i_432_n_0 : STD_LOGIC;
  signal led_state0_carry_i_432_n_1 : STD_LOGIC;
  signal led_state0_carry_i_432_n_2 : STD_LOGIC;
  signal led_state0_carry_i_432_n_3 : STD_LOGIC;
  signal led_state0_carry_i_432_n_4 : STD_LOGIC;
  signal led_state0_carry_i_432_n_5 : STD_LOGIC;
  signal led_state0_carry_i_432_n_6 : STD_LOGIC;
  signal led_state0_carry_i_433_n_0 : STD_LOGIC;
  signal led_state0_carry_i_434_n_0 : STD_LOGIC;
  signal led_state0_carry_i_435_n_0 : STD_LOGIC;
  signal led_state0_carry_i_436_n_0 : STD_LOGIC;
  signal led_state0_carry_i_437_n_0 : STD_LOGIC;
  signal led_state0_carry_i_437_n_1 : STD_LOGIC;
  signal led_state0_carry_i_437_n_2 : STD_LOGIC;
  signal led_state0_carry_i_437_n_3 : STD_LOGIC;
  signal led_state0_carry_i_437_n_4 : STD_LOGIC;
  signal led_state0_carry_i_437_n_5 : STD_LOGIC;
  signal led_state0_carry_i_437_n_6 : STD_LOGIC;
  signal led_state0_carry_i_438_n_0 : STD_LOGIC;
  signal led_state0_carry_i_439_n_0 : STD_LOGIC;
  signal led_state0_carry_i_43_n_0 : STD_LOGIC;
  signal led_state0_carry_i_440_n_0 : STD_LOGIC;
  signal led_state0_carry_i_441_n_0 : STD_LOGIC;
  signal led_state0_carry_i_442_n_0 : STD_LOGIC;
  signal led_state0_carry_i_442_n_1 : STD_LOGIC;
  signal led_state0_carry_i_442_n_2 : STD_LOGIC;
  signal led_state0_carry_i_442_n_3 : STD_LOGIC;
  signal led_state0_carry_i_442_n_4 : STD_LOGIC;
  signal led_state0_carry_i_442_n_5 : STD_LOGIC;
  signal led_state0_carry_i_442_n_6 : STD_LOGIC;
  signal led_state0_carry_i_443_n_0 : STD_LOGIC;
  signal led_state0_carry_i_444_n_0 : STD_LOGIC;
  signal led_state0_carry_i_445_n_0 : STD_LOGIC;
  signal led_state0_carry_i_446_n_0 : STD_LOGIC;
  signal led_state0_carry_i_447_n_0 : STD_LOGIC;
  signal led_state0_carry_i_447_n_1 : STD_LOGIC;
  signal led_state0_carry_i_447_n_2 : STD_LOGIC;
  signal led_state0_carry_i_447_n_3 : STD_LOGIC;
  signal led_state0_carry_i_447_n_4 : STD_LOGIC;
  signal led_state0_carry_i_447_n_5 : STD_LOGIC;
  signal led_state0_carry_i_447_n_6 : STD_LOGIC;
  signal led_state0_carry_i_448_n_0 : STD_LOGIC;
  signal led_state0_carry_i_448_n_1 : STD_LOGIC;
  signal led_state0_carry_i_448_n_2 : STD_LOGIC;
  signal led_state0_carry_i_448_n_3 : STD_LOGIC;
  signal led_state0_carry_i_448_n_4 : STD_LOGIC;
  signal led_state0_carry_i_448_n_5 : STD_LOGIC;
  signal led_state0_carry_i_448_n_6 : STD_LOGIC;
  signal led_state0_carry_i_449_n_0 : STD_LOGIC;
  signal led_state0_carry_i_44_n_0 : STD_LOGIC;
  signal led_state0_carry_i_44_n_1 : STD_LOGIC;
  signal led_state0_carry_i_44_n_2 : STD_LOGIC;
  signal led_state0_carry_i_44_n_3 : STD_LOGIC;
  signal led_state0_carry_i_450_n_0 : STD_LOGIC;
  signal led_state0_carry_i_451_n_0 : STD_LOGIC;
  signal led_state0_carry_i_452_n_0 : STD_LOGIC;
  signal led_state0_carry_i_453_n_0 : STD_LOGIC;
  signal led_state0_carry_i_454_n_0 : STD_LOGIC;
  signal led_state0_carry_i_455_n_0 : STD_LOGIC;
  signal led_state0_carry_i_456_n_0 : STD_LOGIC;
  signal led_state0_carry_i_457_n_0 : STD_LOGIC;
  signal led_state0_carry_i_457_n_1 : STD_LOGIC;
  signal led_state0_carry_i_457_n_2 : STD_LOGIC;
  signal led_state0_carry_i_457_n_3 : STD_LOGIC;
  signal led_state0_carry_i_457_n_4 : STD_LOGIC;
  signal led_state0_carry_i_457_n_5 : STD_LOGIC;
  signal led_state0_carry_i_457_n_6 : STD_LOGIC;
  signal led_state0_carry_i_458_n_0 : STD_LOGIC;
  signal led_state0_carry_i_458_n_1 : STD_LOGIC;
  signal led_state0_carry_i_458_n_2 : STD_LOGIC;
  signal led_state0_carry_i_458_n_3 : STD_LOGIC;
  signal led_state0_carry_i_458_n_4 : STD_LOGIC;
  signal led_state0_carry_i_458_n_5 : STD_LOGIC;
  signal led_state0_carry_i_458_n_6 : STD_LOGIC;
  signal led_state0_carry_i_459_n_0 : STD_LOGIC;
  signal led_state0_carry_i_45_n_0 : STD_LOGIC;
  signal led_state0_carry_i_460_n_0 : STD_LOGIC;
  signal led_state0_carry_i_461_n_0 : STD_LOGIC;
  signal led_state0_carry_i_462_n_0 : STD_LOGIC;
  signal led_state0_carry_i_463_n_0 : STD_LOGIC;
  signal led_state0_carry_i_464_n_0 : STD_LOGIC;
  signal led_state0_carry_i_465_n_0 : STD_LOGIC;
  signal led_state0_carry_i_466_n_0 : STD_LOGIC;
  signal led_state0_carry_i_467_n_0 : STD_LOGIC;
  signal led_state0_carry_i_467_n_1 : STD_LOGIC;
  signal led_state0_carry_i_467_n_2 : STD_LOGIC;
  signal led_state0_carry_i_467_n_3 : STD_LOGIC;
  signal led_state0_carry_i_468_n_0 : STD_LOGIC;
  signal led_state0_carry_i_469_n_0 : STD_LOGIC;
  signal led_state0_carry_i_46_n_0 : STD_LOGIC;
  signal led_state0_carry_i_46_n_1 : STD_LOGIC;
  signal led_state0_carry_i_46_n_2 : STD_LOGIC;
  signal led_state0_carry_i_46_n_3 : STD_LOGIC;
  signal led_state0_carry_i_46_n_4 : STD_LOGIC;
  signal led_state0_carry_i_46_n_5 : STD_LOGIC;
  signal led_state0_carry_i_46_n_6 : STD_LOGIC;
  signal led_state0_carry_i_46_n_7 : STD_LOGIC;
  signal led_state0_carry_i_470_n_0 : STD_LOGIC;
  signal led_state0_carry_i_471_n_0 : STD_LOGIC;
  signal led_state0_carry_i_472_n_0 : STD_LOGIC;
  signal led_state0_carry_i_472_n_1 : STD_LOGIC;
  signal led_state0_carry_i_472_n_2 : STD_LOGIC;
  signal led_state0_carry_i_472_n_3 : STD_LOGIC;
  signal led_state0_carry_i_472_n_4 : STD_LOGIC;
  signal led_state0_carry_i_472_n_5 : STD_LOGIC;
  signal led_state0_carry_i_472_n_6 : STD_LOGIC;
  signal led_state0_carry_i_473_n_0 : STD_LOGIC;
  signal led_state0_carry_i_474_n_0 : STD_LOGIC;
  signal led_state0_carry_i_475_n_0 : STD_LOGIC;
  signal led_state0_carry_i_476_n_0 : STD_LOGIC;
  signal led_state0_carry_i_478_n_0 : STD_LOGIC;
  signal led_state0_carry_i_479_n_0 : STD_LOGIC;
  signal led_state0_carry_i_47_n_0 : STD_LOGIC;
  signal led_state0_carry_i_480_n_0 : STD_LOGIC;
  signal led_state0_carry_i_482_n_0 : STD_LOGIC;
  signal led_state0_carry_i_483_n_0 : STD_LOGIC;
  signal led_state0_carry_i_484_n_0 : STD_LOGIC;
  signal led_state0_carry_i_485_n_0 : STD_LOGIC;
  signal led_state0_carry_i_485_n_1 : STD_LOGIC;
  signal led_state0_carry_i_485_n_2 : STD_LOGIC;
  signal led_state0_carry_i_485_n_3 : STD_LOGIC;
  signal led_state0_carry_i_485_n_4 : STD_LOGIC;
  signal led_state0_carry_i_485_n_5 : STD_LOGIC;
  signal led_state0_carry_i_485_n_6 : STD_LOGIC;
  signal led_state0_carry_i_485_n_7 : STD_LOGIC;
  signal led_state0_carry_i_487_n_0 : STD_LOGIC;
  signal led_state0_carry_i_488_n_0 : STD_LOGIC;
  signal led_state0_carry_i_489_n_0 : STD_LOGIC;
  signal led_state0_carry_i_48_n_0 : STD_LOGIC;
  signal led_state0_carry_i_490_n_0 : STD_LOGIC;
  signal led_state0_carry_i_491_n_0 : STD_LOGIC;
  signal led_state0_carry_i_492_n_0 : STD_LOGIC;
  signal led_state0_carry_i_493_n_0 : STD_LOGIC;
  signal led_state0_carry_i_495_n_0 : STD_LOGIC;
  signal led_state0_carry_i_496_n_0 : STD_LOGIC;
  signal led_state0_carry_i_497_n_0 : STD_LOGIC;
  signal led_state0_carry_i_499_n_0 : STD_LOGIC;
  signal led_state0_carry_i_49_n_0 : STD_LOGIC;
  signal led_state0_carry_i_49_n_1 : STD_LOGIC;
  signal led_state0_carry_i_49_n_2 : STD_LOGIC;
  signal led_state0_carry_i_49_n_3 : STD_LOGIC;
  signal led_state0_carry_i_49_n_4 : STD_LOGIC;
  signal led_state0_carry_i_49_n_5 : STD_LOGIC;
  signal led_state0_carry_i_49_n_6 : STD_LOGIC;
  signal led_state0_carry_i_49_n_7 : STD_LOGIC;
  signal led_state0_carry_i_4_n_0 : STD_LOGIC;
  signal led_state0_carry_i_500_n_0 : STD_LOGIC;
  signal led_state0_carry_i_501_n_0 : STD_LOGIC;
  signal led_state0_carry_i_503_n_0 : STD_LOGIC;
  signal led_state0_carry_i_504_n_0 : STD_LOGIC;
  signal led_state0_carry_i_505_n_0 : STD_LOGIC;
  signal led_state0_carry_i_507_n_0 : STD_LOGIC;
  signal led_state0_carry_i_508_n_0 : STD_LOGIC;
  signal led_state0_carry_i_509_n_0 : STD_LOGIC;
  signal led_state0_carry_i_50_n_0 : STD_LOGIC;
  signal led_state0_carry_i_50_n_1 : STD_LOGIC;
  signal led_state0_carry_i_50_n_2 : STD_LOGIC;
  signal led_state0_carry_i_50_n_3 : STD_LOGIC;
  signal led_state0_carry_i_50_n_4 : STD_LOGIC;
  signal led_state0_carry_i_50_n_5 : STD_LOGIC;
  signal led_state0_carry_i_50_n_6 : STD_LOGIC;
  signal led_state0_carry_i_50_n_7 : STD_LOGIC;
  signal led_state0_carry_i_511_n_0 : STD_LOGIC;
  signal led_state0_carry_i_512_n_0 : STD_LOGIC;
  signal led_state0_carry_i_513_n_0 : STD_LOGIC;
  signal led_state0_carry_i_515_n_0 : STD_LOGIC;
  signal led_state0_carry_i_516_n_0 : STD_LOGIC;
  signal led_state0_carry_i_517_n_0 : STD_LOGIC;
  signal led_state0_carry_i_519_n_0 : STD_LOGIC;
  signal led_state0_carry_i_51_n_0 : STD_LOGIC;
  signal led_state0_carry_i_520_n_0 : STD_LOGIC;
  signal led_state0_carry_i_521_n_0 : STD_LOGIC;
  signal led_state0_carry_i_523_n_0 : STD_LOGIC;
  signal led_state0_carry_i_524_n_0 : STD_LOGIC;
  signal led_state0_carry_i_525_n_0 : STD_LOGIC;
  signal led_state0_carry_i_527_n_0 : STD_LOGIC;
  signal led_state0_carry_i_528_n_0 : STD_LOGIC;
  signal led_state0_carry_i_529_n_0 : STD_LOGIC;
  signal led_state0_carry_i_52_n_0 : STD_LOGIC;
  signal led_state0_carry_i_531_n_0 : STD_LOGIC;
  signal led_state0_carry_i_532_n_0 : STD_LOGIC;
  signal led_state0_carry_i_533_n_0 : STD_LOGIC;
  signal led_state0_carry_i_535_n_0 : STD_LOGIC;
  signal led_state0_carry_i_536_n_0 : STD_LOGIC;
  signal led_state0_carry_i_537_n_0 : STD_LOGIC;
  signal led_state0_carry_i_538_n_0 : STD_LOGIC;
  signal led_state0_carry_i_53_n_0 : STD_LOGIC;
  signal led_state0_carry_i_540_n_0 : STD_LOGIC;
  signal led_state0_carry_i_541_n_0 : STD_LOGIC;
  signal led_state0_carry_i_542_n_0 : STD_LOGIC;
  signal led_state0_carry_i_543_n_0 : STD_LOGIC;
  signal led_state0_carry_i_543_n_1 : STD_LOGIC;
  signal led_state0_carry_i_543_n_2 : STD_LOGIC;
  signal led_state0_carry_i_543_n_3 : STD_LOGIC;
  signal led_state0_carry_i_544_n_0 : STD_LOGIC;
  signal led_state0_carry_i_545_n_0 : STD_LOGIC;
  signal led_state0_carry_i_546_n_0 : STD_LOGIC;
  signal led_state0_carry_i_547_n_0 : STD_LOGIC;
  signal led_state0_carry_i_548_n_0 : STD_LOGIC;
  signal led_state0_carry_i_549_n_0 : STD_LOGIC;
  signal led_state0_carry_i_549_n_1 : STD_LOGIC;
  signal led_state0_carry_i_549_n_2 : STD_LOGIC;
  signal led_state0_carry_i_549_n_3 : STD_LOGIC;
  signal led_state0_carry_i_54_n_0 : STD_LOGIC;
  signal led_state0_carry_i_550_n_0 : STD_LOGIC;
  signal led_state0_carry_i_550_n_1 : STD_LOGIC;
  signal led_state0_carry_i_550_n_2 : STD_LOGIC;
  signal led_state0_carry_i_550_n_3 : STD_LOGIC;
  signal led_state0_carry_i_551_n_0 : STD_LOGIC;
  signal led_state0_carry_i_551_n_1 : STD_LOGIC;
  signal led_state0_carry_i_551_n_2 : STD_LOGIC;
  signal led_state0_carry_i_551_n_3 : STD_LOGIC;
  signal led_state0_carry_i_552_n_0 : STD_LOGIC;
  signal led_state0_carry_i_553_n_0 : STD_LOGIC;
  signal led_state0_carry_i_554_n_0 : STD_LOGIC;
  signal led_state0_carry_i_555_n_0 : STD_LOGIC;
  signal led_state0_carry_i_556_n_0 : STD_LOGIC;
  signal led_state0_carry_i_557_n_0 : STD_LOGIC;
  signal led_state0_carry_i_558_n_0 : STD_LOGIC;
  signal led_state0_carry_i_559_n_0 : STD_LOGIC;
  signal led_state0_carry_i_55_n_0 : STD_LOGIC;
  signal led_state0_carry_i_560_n_0 : STD_LOGIC;
  signal led_state0_carry_i_561_n_0 : STD_LOGIC;
  signal led_state0_carry_i_562_n_0 : STD_LOGIC;
  signal led_state0_carry_i_563_n_0 : STD_LOGIC;
  signal led_state0_carry_i_564_n_0 : STD_LOGIC;
  signal led_state0_carry_i_565_n_0 : STD_LOGIC;
  signal led_state0_carry_i_566_n_0 : STD_LOGIC;
  signal led_state0_carry_i_567_n_0 : STD_LOGIC;
  signal led_state0_carry_i_568_n_0 : STD_LOGIC;
  signal led_state0_carry_i_56_n_0 : STD_LOGIC;
  signal led_state0_carry_i_57_n_0 : STD_LOGIC;
  signal led_state0_carry_i_57_n_1 : STD_LOGIC;
  signal led_state0_carry_i_57_n_2 : STD_LOGIC;
  signal led_state0_carry_i_57_n_3 : STD_LOGIC;
  signal led_state0_carry_i_57_n_4 : STD_LOGIC;
  signal led_state0_carry_i_57_n_5 : STD_LOGIC;
  signal led_state0_carry_i_57_n_6 : STD_LOGIC;
  signal led_state0_carry_i_57_n_7 : STD_LOGIC;
  signal led_state0_carry_i_58_n_0 : STD_LOGIC;
  signal led_state0_carry_i_59_n_0 : STD_LOGIC;
  signal led_state0_carry_i_5_n_0 : STD_LOGIC;
  signal led_state0_carry_i_60_n_0 : STD_LOGIC;
  signal led_state0_carry_i_61_n_0 : STD_LOGIC;
  signal led_state0_carry_i_62_n_2 : STD_LOGIC;
  signal led_state0_carry_i_62_n_3 : STD_LOGIC;
  signal led_state0_carry_i_62_n_5 : STD_LOGIC;
  signal led_state0_carry_i_62_n_6 : STD_LOGIC;
  signal led_state0_carry_i_62_n_7 : STD_LOGIC;
  signal led_state0_carry_i_63_n_0 : STD_LOGIC;
  signal led_state0_carry_i_63_n_1 : STD_LOGIC;
  signal led_state0_carry_i_63_n_2 : STD_LOGIC;
  signal led_state0_carry_i_63_n_3 : STD_LOGIC;
  signal led_state0_carry_i_63_n_4 : STD_LOGIC;
  signal led_state0_carry_i_63_n_5 : STD_LOGIC;
  signal led_state0_carry_i_63_n_6 : STD_LOGIC;
  signal led_state0_carry_i_63_n_7 : STD_LOGIC;
  signal led_state0_carry_i_64_n_0 : STD_LOGIC;
  signal led_state0_carry_i_64_n_1 : STD_LOGIC;
  signal led_state0_carry_i_64_n_2 : STD_LOGIC;
  signal led_state0_carry_i_64_n_3 : STD_LOGIC;
  signal led_state0_carry_i_64_n_4 : STD_LOGIC;
  signal led_state0_carry_i_64_n_5 : STD_LOGIC;
  signal led_state0_carry_i_64_n_6 : STD_LOGIC;
  signal led_state0_carry_i_64_n_7 : STD_LOGIC;
  signal led_state0_carry_i_65_n_0 : STD_LOGIC;
  signal led_state0_carry_i_66_n_0 : STD_LOGIC;
  signal led_state0_carry_i_67_n_0 : STD_LOGIC;
  signal led_state0_carry_i_68_n_0 : STD_LOGIC;
  signal led_state0_carry_i_69_n_0 : STD_LOGIC;
  signal led_state0_carry_i_6_n_0 : STD_LOGIC;
  signal led_state0_carry_i_70_n_0 : STD_LOGIC;
  signal led_state0_carry_i_71_n_0 : STD_LOGIC;
  signal led_state0_carry_i_72_n_0 : STD_LOGIC;
  signal led_state0_carry_i_73_n_0 : STD_LOGIC;
  signal led_state0_carry_i_74_n_0 : STD_LOGIC;
  signal led_state0_carry_i_75_n_0 : STD_LOGIC;
  signal led_state0_carry_i_75_n_1 : STD_LOGIC;
  signal led_state0_carry_i_75_n_2 : STD_LOGIC;
  signal led_state0_carry_i_75_n_3 : STD_LOGIC;
  signal led_state0_carry_i_75_n_4 : STD_LOGIC;
  signal led_state0_carry_i_75_n_5 : STD_LOGIC;
  signal led_state0_carry_i_75_n_6 : STD_LOGIC;
  signal led_state0_carry_i_75_n_7 : STD_LOGIC;
  signal led_state0_carry_i_76_n_0 : STD_LOGIC;
  signal led_state0_carry_i_76_n_1 : STD_LOGIC;
  signal led_state0_carry_i_76_n_2 : STD_LOGIC;
  signal led_state0_carry_i_76_n_3 : STD_LOGIC;
  signal led_state0_carry_i_76_n_4 : STD_LOGIC;
  signal led_state0_carry_i_76_n_5 : STD_LOGIC;
  signal led_state0_carry_i_76_n_6 : STD_LOGIC;
  signal led_state0_carry_i_76_n_7 : STD_LOGIC;
  signal led_state0_carry_i_77_n_0 : STD_LOGIC;
  signal led_state0_carry_i_78_n_0 : STD_LOGIC;
  signal led_state0_carry_i_79_n_0 : STD_LOGIC;
  signal led_state0_carry_i_7_n_0 : STD_LOGIC;
  signal led_state0_carry_i_80_n_0 : STD_LOGIC;
  signal led_state0_carry_i_81_n_0 : STD_LOGIC;
  signal led_state0_carry_i_82_n_0 : STD_LOGIC;
  signal led_state0_carry_i_83_n_0 : STD_LOGIC;
  signal led_state0_carry_i_84_n_0 : STD_LOGIC;
  signal led_state0_carry_i_85_n_0 : STD_LOGIC;
  signal led_state0_carry_i_86_n_0 : STD_LOGIC;
  signal led_state0_carry_i_87_n_0 : STD_LOGIC;
  signal led_state0_carry_i_87_n_1 : STD_LOGIC;
  signal led_state0_carry_i_87_n_2 : STD_LOGIC;
  signal led_state0_carry_i_87_n_3 : STD_LOGIC;
  signal led_state0_carry_i_88_n_0 : STD_LOGIC;
  signal led_state0_carry_i_89_n_0 : STD_LOGIC;
  signal led_state0_carry_i_8_n_0 : STD_LOGIC;
  signal led_state0_carry_i_90_n_0 : STD_LOGIC;
  signal led_state0_carry_i_91_n_0 : STD_LOGIC;
  signal led_state0_carry_i_92_n_0 : STD_LOGIC;
  signal led_state0_carry_i_92_n_1 : STD_LOGIC;
  signal led_state0_carry_i_92_n_2 : STD_LOGIC;
  signal led_state0_carry_i_92_n_3 : STD_LOGIC;
  signal led_state0_carry_i_92_n_4 : STD_LOGIC;
  signal led_state0_carry_i_92_n_5 : STD_LOGIC;
  signal led_state0_carry_i_92_n_6 : STD_LOGIC;
  signal led_state0_carry_i_92_n_7 : STD_LOGIC;
  signal led_state0_carry_i_93_n_0 : STD_LOGIC;
  signal led_state0_carry_i_94_n_0 : STD_LOGIC;
  signal led_state0_carry_i_95_n_0 : STD_LOGIC;
  signal led_state0_carry_i_96_n_0 : STD_LOGIC;
  signal led_state0_carry_i_97_n_0 : STD_LOGIC;
  signal led_state0_carry_i_97_n_1 : STD_LOGIC;
  signal led_state0_carry_i_97_n_2 : STD_LOGIC;
  signal led_state0_carry_i_97_n_3 : STD_LOGIC;
  signal led_state0_carry_i_97_n_4 : STD_LOGIC;
  signal led_state0_carry_i_97_n_5 : STD_LOGIC;
  signal led_state0_carry_i_97_n_6 : STD_LOGIC;
  signal led_state0_carry_i_97_n_7 : STD_LOGIC;
  signal led_state0_carry_i_98_n_0 : STD_LOGIC;
  signal led_state0_carry_i_98_n_1 : STD_LOGIC;
  signal led_state0_carry_i_98_n_2 : STD_LOGIC;
  signal led_state0_carry_i_98_n_3 : STD_LOGIC;
  signal led_state0_carry_i_98_n_4 : STD_LOGIC;
  signal led_state0_carry_i_98_n_5 : STD_LOGIC;
  signal led_state0_carry_i_98_n_6 : STD_LOGIC;
  signal led_state0_carry_i_98_n_7 : STD_LOGIC;
  signal led_state0_carry_i_99_n_0 : STD_LOGIC;
  signal led_state0_carry_n_0 : STD_LOGIC;
  signal led_state0_carry_n_1 : STD_LOGIC;
  signal led_state0_carry_n_2 : STD_LOGIC;
  signal led_state0_carry_n_3 : STD_LOGIC;
  signal \led_state1__95\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal led_state2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal led_state20_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal led_state30_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \led_state3__0\ : STD_LOGIC;
  signal led_state4 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal led_state_i_1_n_0 : STD_LOGIC;
  signal load : STD_LOGIC;
  signal \pwm_current_count1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_n_1\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_n_2\ : STD_LOGIC;
  signal \pwm_current_count1_carry__0_n_3\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_n_1\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_n_2\ : STD_LOGIC;
  signal \pwm_current_count1_carry__1_n_3\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_n_1\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_n_2\ : STD_LOGIC;
  signal \pwm_current_count1_carry__2_n_3\ : STD_LOGIC;
  signal pwm_current_count1_carry_i_1_n_0 : STD_LOGIC;
  signal pwm_current_count1_carry_i_2_n_0 : STD_LOGIC;
  signal pwm_current_count1_carry_i_3_n_0 : STD_LOGIC;
  signal pwm_current_count1_carry_i_4_n_0 : STD_LOGIC;
  signal pwm_current_count1_carry_i_5_n_0 : STD_LOGIC;
  signal pwm_current_count1_carry_i_6_n_0 : STD_LOGIC;
  signal pwm_current_count1_carry_i_7_n_0 : STD_LOGIC;
  signal pwm_current_count1_carry_i_8_n_0 : STD_LOGIC;
  signal pwm_current_count1_carry_n_0 : STD_LOGIC;
  signal pwm_current_count1_carry_n_1 : STD_LOGIC;
  signal pwm_current_count1_carry_n_2 : STD_LOGIC;
  signal pwm_current_count1_carry_n_3 : STD_LOGIC;
  signal \pwm_current_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \pwm_current_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count[20]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count[20]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count[20]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count[20]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count[24]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count[24]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count[24]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count[24]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count[28]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count[28]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count[28]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count[28]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_current_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_current_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_current_count[8]_i_5_n_0\ : STD_LOGIC;
  signal pwm_current_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwm_current_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_current_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \pwm_current_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \pwm_current_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \pwm_current_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \pwm_current_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \pwm_current_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \pwm_current_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \pwm_current_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_current_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_current_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_current_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_current_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_current_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_current_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_current_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_current_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_current_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_current_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_current_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_current_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_current_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_current_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_current_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_current_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_current_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_current_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_current_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_current_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_current_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_current_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_current_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_current_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_current_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_current_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_current_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_current_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_current_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_current_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_current_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_current_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_current_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_current_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_current_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_current_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_current_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_current_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_current_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_current_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_current_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_current_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_current_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_current_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_current_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_current_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_current_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_current_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_current_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal pwm_duty : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[0]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[10]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[11]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[12]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[13]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[14]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[15]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[16]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[17]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[18]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[19]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[1]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[20]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[21]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[22]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[23]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[24]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[25]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[26]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[27]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[28]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[29]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[2]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[30]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[31]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[3]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[4]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[5]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[6]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[7]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[8]\ : STD_LOGIC;
  signal \pwm_duty_reg_n_0_[9]\ : STD_LOGIC;
  signal pwm_period : STD_LOGIC;
  signal \pwm_period_reg[31]_rep__0_n_0\ : STD_LOGIC;
  signal \pwm_period_reg[31]_rep__1_n_0\ : STD_LOGIC;
  signal \pwm_period_reg[31]_rep__2_n_0\ : STD_LOGIC;
  signal \pwm_period_reg[31]_rep__3_n_0\ : STD_LOGIC;
  signal \pwm_period_reg[31]_rep__4_n_0\ : STD_LOGIC;
  signal \pwm_period_reg[31]_rep__5_n_0\ : STD_LOGIC;
  signal \pwm_period_reg[31]_rep__6_n_0\ : STD_LOGIC;
  signal \pwm_period_reg[31]_rep__7_n_0\ : STD_LOGIC;
  signal \pwm_period_reg[31]_rep_n_0\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[0]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[10]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[11]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[12]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[13]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[14]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[15]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[16]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[17]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[18]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[19]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[1]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[20]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[21]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[22]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[23]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[24]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[25]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[26]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[27]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[28]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[29]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[2]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[30]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[31]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[3]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[4]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[5]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[6]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[7]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[8]\ : STD_LOGIC;
  signal \pwm_period_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_led_state0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_led_state0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_led_state0_carry__0_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__0_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__0_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__0_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__0_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__0_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__0_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__0_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__0_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__0_i_295_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__0_i_300_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__0_i_305_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__0_i_310_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__0_i_315_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__0_i_320_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__0_i_325_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__0_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__0_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__0_i_330_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__0_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__0_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__0_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__0_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_led_state0_carry__1_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__1_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__1_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__1_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__1_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__1_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__1_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__1_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__1_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__1_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__1_i_295_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__1_i_300_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__1_i_305_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__1_i_310_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__1_i_315_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__1_i_320_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__1_i_325_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__1_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__1_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__1_i_330_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_led_state0_carry__1_i_368_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__1_i_368_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_led_state0_carry__1_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__1_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__1_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__1_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_led_state0_carry__2_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__2_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__2_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__2_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__2_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__2_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__2_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__2_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__2_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__2_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_led_state0_carry__2_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__2_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__2_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__2_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__2_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__2_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_led_state0_carry__2_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_led_state0_carry__2_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_led_state0_carry_i_11_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_led_state0_carry_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_led_state0_carry_i_137_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_led_state0_carry_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_led_state0_carry_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_led_state0_carry_i_16_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_led_state0_carry_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_led_state0_carry_i_18_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_led_state0_carry_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_led_state0_carry_i_19_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_led_state0_carry_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_led_state0_carry_i_193_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_led_state0_carry_i_25_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_led_state0_carry_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_led_state0_carry_i_254_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_led_state0_carry_i_320_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_led_state0_carry_i_35_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_led_state0_carry_i_35_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_led_state0_carry_i_391_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_led_state0_carry_i_40_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_led_state0_carry_i_40_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_led_state0_carry_i_401_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_402_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_407_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_413_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_422_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_427_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_432_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_437_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_44_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_led_state0_carry_i_442_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_447_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_448_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_457_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_458_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_467_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_led_state0_carry_i_472_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_led_state0_carry_i_62_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_led_state0_carry_i_62_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_led_state0_carry_i_87_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_current_count1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_current_count1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_current_count1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_current_count1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_current_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of led_state0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \led_state0_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \led_state0_carry__0_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \led_state0_carry__0_i_367\ : label is 35;
  attribute ADDER_THRESHOLD of \led_state0_carry__0_i_368\ : label is 35;
  attribute ADDER_THRESHOLD of \led_state0_carry__0_i_9\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \led_state0_carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \led_state0_carry__1_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \led_state0_carry__1_i_367\ : label is 35;
  attribute ADDER_THRESHOLD of \led_state0_carry__1_i_368\ : label is 35;
  attribute ADDER_THRESHOLD of \led_state0_carry__1_i_9\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \led_state0_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \led_state0_carry__2_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \led_state0_carry__2_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_10 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_108 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_13 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_158 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_214 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_275 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_341 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_412 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_485 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_543 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_549 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_550 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_551 : label is 35;
  attribute ADDER_THRESHOLD of led_state0_carry_i_62 : label is 35;
  attribute COMPARATOR_THRESHOLD of pwm_current_count1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_current_count1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_current_count1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_current_count1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_current_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_current_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_current_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_current_count_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_current_count_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_current_count_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_current_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_current_count_reg[8]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]\ : label is "pwm_period_reg[31]";
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]_rep\ : label is "pwm_period_reg[31]";
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]_rep__0\ : label is "pwm_period_reg[31]";
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]_rep__1\ : label is "pwm_period_reg[31]";
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]_rep__2\ : label is "pwm_period_reg[31]";
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]_rep__3\ : label is "pwm_period_reg[31]";
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]_rep__4\ : label is "pwm_period_reg[31]";
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]_rep__5\ : label is "pwm_period_reg[31]";
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]_rep__6\ : label is "pwm_period_reg[31]";
  attribute ORIG_CELL_NAME of \pwm_period_reg[31]_rep__7\ : label is "pwm_period_reg[31]";
begin
  LED_signal <= \^led_signal\;
LED_Timer_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LED_Timer_v1_0_S00_AXI
     port map (
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
led_state0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_n_0,
      CO(2) => led_state0_carry_n_1,
      CO(1) => led_state0_carry_n_2,
      CO(0) => led_state0_carry_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_1_n_0,
      DI(2) => led_state0_carry_i_2_n_0,
      DI(1) => led_state0_carry_i_3_n_0,
      DI(0) => led_state0_carry_i_4_n_0,
      O(3 downto 0) => NLW_led_state0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => led_state0_carry_i_5_n_0,
      S(2) => led_state0_carry_i_6_n_0,
      S(1) => led_state0_carry_i_7_n_0,
      S(0) => led_state0_carry_i_8_n_0
    );
\led_state0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_n_0,
      CO(3) => \led_state0_carry__0_n_0\,
      CO(2) => \led_state0_carry__0_n_1\,
      CO(1) => \led_state0_carry__0_n_2\,
      CO(0) => \led_state0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_1_n_0\,
      DI(2) => \led_state0_carry__0_i_2_n_0\,
      DI(1) => \led_state0_carry__0_i_3_n_0\,
      DI(0) => \led_state0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_led_state0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \led_state0_carry__0_i_5_n_0\,
      S(2) => \led_state0_carry__0_i_6_n_0\,
      S(1) => \led_state0_carry__0_i_7_n_0\,
      S(0) => \led_state0_carry__0_i_8_n_0\
    );
\led_state0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[14]\,
      I1 => \led_state3__0\,
      I2 => led_state2(14),
      I3 => led_state20_in(14),
      I4 => \led_state1__95\(15),
      I5 => \pwm_duty_reg_n_0_[15]\,
      O => \led_state0_carry__0_i_1_n_0\
    );
\led_state0_carry__0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_23_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__0_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(14),
      CO(0) => \led_state0_carry__0_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(15),
      DI(0) => \led_state0_carry__0_i_25_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__0_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__0_i_10_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__0_i_26_n_0\,
      S(0) => \led_state0_carry__0_i_27_n_0\
    );
\led_state0_carry__0_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_96_n_4\,
      O => \led_state0_carry__0_i_100_n_0\
    );
\led_state0_carry__0_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_141_n_0\,
      CO(3) => \led_state0_carry__0_i_101_n_0\,
      CO(2) => \led_state0_carry__0_i_101_n_1\,
      CO(1) => \led_state0_carry__0_i_101_n_2\,
      CO(0) => \led_state0_carry__0_i_101_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_106_n_5\,
      DI(2) => \led_state0_carry__0_i_106_n_6\,
      DI(1) => \led_state0_carry__0_i_106_n_7\,
      DI(0) => \led_state0_carry__0_i_146_n_4\,
      O(3) => \led_state0_carry__0_i_101_n_4\,
      O(2) => \led_state0_carry__0_i_101_n_5\,
      O(1) => \led_state0_carry__0_i_101_n_6\,
      O(0) => \led_state0_carry__0_i_101_n_7\,
      S(3) => \led_state0_carry__0_i_147_n_0\,
      S(2) => \led_state0_carry__0_i_148_n_0\,
      S(1) => \led_state0_carry__0_i_149_n_0\,
      S(0) => \led_state0_carry__0_i_150_n_0\
    );
\led_state0_carry__0_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_55_n_5\,
      O => \led_state0_carry__0_i_102_n_0\
    );
\led_state0_carry__0_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_55_n_6\,
      O => \led_state0_carry__0_i_103_n_0\
    );
\led_state0_carry__0_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_55_n_7\,
      O => \led_state0_carry__0_i_104_n_0\
    );
\led_state0_carry__0_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_101_n_4\,
      O => \led_state0_carry__0_i_105_n_0\
    );
\led_state0_carry__0_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_146_n_0\,
      CO(3) => \led_state0_carry__0_i_106_n_0\,
      CO(2) => \led_state0_carry__0_i_106_n_1\,
      CO(1) => \led_state0_carry__0_i_106_n_2\,
      CO(0) => \led_state0_carry__0_i_106_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_121_n_5\,
      DI(2) => \led_state0_carry__1_i_121_n_6\,
      DI(1) => \led_state0_carry__1_i_121_n_7\,
      DI(0) => \led_state0_carry__0_i_151_n_4\,
      O(3) => \led_state0_carry__0_i_106_n_4\,
      O(2) => \led_state0_carry__0_i_106_n_5\,
      O(1) => \led_state0_carry__0_i_106_n_6\,
      O(0) => \led_state0_carry__0_i_106_n_7\,
      S(3) => \led_state0_carry__0_i_152_n_0\,
      S(2) => \led_state0_carry__0_i_153_n_0\,
      S(1) => \led_state0_carry__0_i_154_n_0\,
      S(0) => \led_state0_carry__0_i_155_n_0\
    );
\led_state0_carry__0_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_84_n_5\,
      O => \led_state0_carry__0_i_107_n_0\
    );
\led_state0_carry__0_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_84_n_6\,
      O => \led_state0_carry__0_i_108_n_0\
    );
\led_state0_carry__0_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_84_n_7\,
      O => \led_state0_carry__0_i_109_n_0\
    );
\led_state0_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state2(15),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(15)
    );
\led_state0_carry__0_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_106_n_4\,
      O => \led_state0_carry__0_i_110_n_0\
    );
\led_state0_carry__0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_156_n_0\,
      CO(3) => \led_state0_carry__0_i_111_n_0\,
      CO(2) => \led_state0_carry__0_i_111_n_1\,
      CO(1) => \led_state0_carry__0_i_111_n_2\,
      CO(0) => \led_state0_carry__0_i_111_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_112_n_5\,
      DI(2) => \led_state0_carry__0_i_112_n_6\,
      DI(1) => \led_state0_carry__0_i_112_n_7\,
      DI(0) => \led_state0_carry__0_i_157_n_4\,
      O(3) => \led_state0_carry__0_i_111_n_4\,
      O(2) => \led_state0_carry__0_i_111_n_5\,
      O(1) => \led_state0_carry__0_i_111_n_6\,
      O(0) => \led_state0_carry__0_i_111_n_7\,
      S(3) => \led_state0_carry__0_i_158_n_0\,
      S(2) => \led_state0_carry__0_i_159_n_0\,
      S(1) => \led_state0_carry__0_i_160_n_0\,
      S(0) => \led_state0_carry__0_i_161_n_0\
    );
\led_state0_carry__0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_157_n_0\,
      CO(3) => \led_state0_carry__0_i_112_n_0\,
      CO(2) => \led_state0_carry__0_i_112_n_1\,
      CO(1) => \led_state0_carry__0_i_112_n_2\,
      CO(0) => \led_state0_carry__0_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_95_n_5\,
      DI(2) => \led_state0_carry__0_i_95_n_6\,
      DI(1) => \led_state0_carry__0_i_95_n_7\,
      DI(0) => \led_state0_carry__0_i_135_n_4\,
      O(3) => \led_state0_carry__0_i_112_n_4\,
      O(2) => \led_state0_carry__0_i_112_n_5\,
      O(1) => \led_state0_carry__0_i_112_n_6\,
      O(0) => \led_state0_carry__0_i_112_n_7\,
      S(3) => \led_state0_carry__0_i_162_n_0\,
      S(2) => \led_state0_carry__0_i_163_n_0\,
      S(1) => \led_state0_carry__0_i_164_n_0\,
      S(0) => \led_state0_carry__0_i_165_n_0\
    );
\led_state0_carry__0_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_61_n_5\,
      O => \led_state0_carry__0_i_113_n_0\
    );
\led_state0_carry__0_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_61_n_6\,
      O => \led_state0_carry__0_i_114_n_0\
    );
\led_state0_carry__0_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_61_n_7\,
      O => \led_state0_carry__0_i_115_n_0\
    );
\led_state0_carry__0_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_112_n_4\,
      O => \led_state0_carry__0_i_116_n_0\
    );
\led_state0_carry__0_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_47_n_5\,
      O => \led_state0_carry__0_i_117_n_0\
    );
\led_state0_carry__0_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_47_n_6\,
      O => \led_state0_carry__0_i_118_n_0\
    );
\led_state0_carry__0_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_47_n_7\,
      O => \led_state0_carry__0_i_119_n_0\
    );
\led_state0_carry__0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_10_n_0,
      CO(3) => \led_state0_carry__0_i_12_n_0\,
      CO(2) => \led_state0_carry__0_i_12_n_1\,
      CO(1) => \led_state0_carry__0_i_12_n_2\,
      CO(0) => \led_state0_carry__0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state2(12 downto 9),
      S(3) => \led_state0_carry__0_i_28_n_0\,
      S(2) => \led_state0_carry__0_i_29_n_0\,
      S(1) => \led_state0_carry__0_i_30_n_0\,
      S(0) => \led_state0_carry__0_i_31_n_0\
    );
\led_state0_carry__0_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_95_n_4\,
      O => \led_state0_carry__0_i_120_n_0\
    );
\led_state0_carry__0_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_168_n_0,
      CO(3) => \led_state0_carry__0_i_121_n_0\,
      CO(2) => \led_state0_carry__0_i_121_n_1\,
      CO(1) => \led_state0_carry__0_i_121_n_2\,
      CO(0) => \led_state0_carry__0_i_121_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_122_n_5\,
      DI(2) => \led_state0_carry__0_i_122_n_6\,
      DI(1) => \led_state0_carry__0_i_122_n_7\,
      DI(0) => \led_state0_carry__0_i_166_n_4\,
      O(3) => \led_state0_carry__0_i_121_n_4\,
      O(2) => \led_state0_carry__0_i_121_n_5\,
      O(1) => \led_state0_carry__0_i_121_n_6\,
      O(0) => \led_state0_carry__0_i_121_n_7\,
      S(3) => \led_state0_carry__0_i_167_n_0\,
      S(2) => \led_state0_carry__0_i_168_n_0\,
      S(1) => \led_state0_carry__0_i_169_n_0\,
      S(0) => \led_state0_carry__0_i_170_n_0\
    );
\led_state0_carry__0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_166_n_0\,
      CO(3) => \led_state0_carry__0_i_122_n_0\,
      CO(2) => \led_state0_carry__0_i_122_n_1\,
      CO(1) => \led_state0_carry__0_i_122_n_2\,
      CO(0) => \led_state0_carry__0_i_122_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_111_n_5\,
      DI(2) => \led_state0_carry__0_i_111_n_6\,
      DI(1) => \led_state0_carry__0_i_111_n_7\,
      DI(0) => \led_state0_carry__0_i_156_n_4\,
      O(3) => \led_state0_carry__0_i_122_n_4\,
      O(2) => \led_state0_carry__0_i_122_n_5\,
      O(1) => \led_state0_carry__0_i_122_n_6\,
      O(0) => \led_state0_carry__0_i_122_n_7\,
      S(3) => \led_state0_carry__0_i_171_n_0\,
      S(2) => \led_state0_carry__0_i_172_n_0\,
      S(1) => \led_state0_carry__0_i_173_n_0\,
      S(0) => \led_state0_carry__0_i_174_n_0\
    );
\led_state0_carry__0_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_73_n_5\,
      O => \led_state0_carry__0_i_123_n_0\
    );
\led_state0_carry__0_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_73_n_6\,
      O => \led_state0_carry__0_i_124_n_0\
    );
\led_state0_carry__0_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_73_n_7\,
      O => \led_state0_carry__0_i_125_n_0\
    );
\led_state0_carry__0_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_122_n_4\,
      O => \led_state0_carry__0_i_126_n_0\
    );
\led_state0_carry__0_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_60_n_5\,
      O => \led_state0_carry__0_i_127_n_0\
    );
\led_state0_carry__0_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_60_n_6\,
      O => \led_state0_carry__0_i_128_n_0\
    );
\led_state0_carry__0_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_60_n_7\,
      O => \led_state0_carry__0_i_129_n_0\
    );
\led_state0_carry__0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_32_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__0_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(12),
      CO(0) => \led_state0_carry__0_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(13),
      DI(0) => \led_state0_carry__0_i_34_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__0_i_13_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__0_i_13_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__0_i_35_n_0\,
      S(0) => \led_state0_carry__0_i_36_n_0\
    );
\led_state0_carry__0_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_111_n_4\,
      O => \led_state0_carry__0_i_130_n_0\
    );
\led_state0_carry__0_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_72_n_5\,
      O => \led_state0_carry__0_i_131_n_0\
    );
\led_state0_carry__0_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_72_n_6\,
      O => \led_state0_carry__0_i_132_n_0\
    );
\led_state0_carry__0_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_72_n_7\,
      O => \led_state0_carry__0_i_133_n_0\
    );
\led_state0_carry__0_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_121_n_4\,
      O => \led_state0_carry__0_i_134_n_0\
    );
\led_state0_carry__0_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_175_n_0\,
      CO(3) => \led_state0_carry__0_i_135_n_0\,
      CO(2) => \led_state0_carry__0_i_135_n_1\,
      CO(1) => \led_state0_carry__0_i_135_n_2\,
      CO(0) => \led_state0_carry__0_i_135_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_136_n_5\,
      DI(2) => \led_state0_carry__0_i_136_n_6\,
      DI(1) => \led_state0_carry__0_i_136_n_7\,
      DI(0) => \led_state0_carry__0_i_176_n_4\,
      O(3) => \led_state0_carry__0_i_135_n_4\,
      O(2) => \led_state0_carry__0_i_135_n_5\,
      O(1) => \led_state0_carry__0_i_135_n_6\,
      O(0) => \led_state0_carry__0_i_135_n_7\,
      S(3) => \led_state0_carry__0_i_177_n_0\,
      S(2) => \led_state0_carry__0_i_178_n_0\,
      S(1) => \led_state0_carry__0_i_179_n_0\,
      S(0) => \led_state0_carry__0_i_180_n_0\
    );
\led_state0_carry__0_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_176_n_0\,
      CO(3) => \led_state0_carry__0_i_136_n_0\,
      CO(2) => \led_state0_carry__0_i_136_n_1\,
      CO(1) => \led_state0_carry__0_i_136_n_2\,
      CO(0) => \led_state0_carry__0_i_136_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_141_n_5\,
      DI(2) => \led_state0_carry__0_i_141_n_6\,
      DI(1) => \led_state0_carry__0_i_141_n_7\,
      DI(0) => \led_state0_carry__0_i_181_n_4\,
      O(3) => \led_state0_carry__0_i_136_n_4\,
      O(2) => \led_state0_carry__0_i_136_n_5\,
      O(1) => \led_state0_carry__0_i_136_n_6\,
      O(0) => \led_state0_carry__0_i_136_n_7\,
      S(3) => \led_state0_carry__0_i_182_n_0\,
      S(2) => \led_state0_carry__0_i_183_n_0\,
      S(1) => \led_state0_carry__0_i_184_n_0\,
      S(0) => \led_state0_carry__0_i_185_n_0\
    );
\led_state0_carry__0_i_137\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_96_n_5\,
      O => \led_state0_carry__0_i_137_n_0\
    );
\led_state0_carry__0_i_138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_96_n_6\,
      O => \led_state0_carry__0_i_138_n_0\
    );
\led_state0_carry__0_i_139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_96_n_7\,
      O => \led_state0_carry__0_i_139_n_0\
    );
\led_state0_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state2(13),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(13)
    );
\led_state0_carry__0_i_140\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_136_n_4\,
      O => \led_state0_carry__0_i_140_n_0\
    );
\led_state0_carry__0_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_181_n_0\,
      CO(3) => \led_state0_carry__0_i_141_n_0\,
      CO(2) => \led_state0_carry__0_i_141_n_1\,
      CO(1) => \led_state0_carry__0_i_141_n_2\,
      CO(0) => \led_state0_carry__0_i_141_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_146_n_5\,
      DI(2) => \led_state0_carry__0_i_146_n_6\,
      DI(1) => \led_state0_carry__0_i_146_n_7\,
      DI(0) => \led_state0_carry__0_i_186_n_4\,
      O(3) => \led_state0_carry__0_i_141_n_4\,
      O(2) => \led_state0_carry__0_i_141_n_5\,
      O(1) => \led_state0_carry__0_i_141_n_6\,
      O(0) => \led_state0_carry__0_i_141_n_7\,
      S(3) => \led_state0_carry__0_i_187_n_0\,
      S(2) => \led_state0_carry__0_i_188_n_0\,
      S(1) => \led_state0_carry__0_i_189_n_0\,
      S(0) => \led_state0_carry__0_i_190_n_0\
    );
\led_state0_carry__0_i_142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_101_n_5\,
      O => \led_state0_carry__0_i_142_n_0\
    );
\led_state0_carry__0_i_143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_101_n_6\,
      O => \led_state0_carry__0_i_143_n_0\
    );
\led_state0_carry__0_i_144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_101_n_7\,
      O => \led_state0_carry__0_i_144_n_0\
    );
\led_state0_carry__0_i_145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_141_n_4\,
      O => \led_state0_carry__0_i_145_n_0\
    );
\led_state0_carry__0_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_186_n_0\,
      CO(3) => \led_state0_carry__0_i_146_n_0\,
      CO(2) => \led_state0_carry__0_i_146_n_1\,
      CO(1) => \led_state0_carry__0_i_146_n_2\,
      CO(0) => \led_state0_carry__0_i_146_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_151_n_5\,
      DI(2) => \led_state0_carry__0_i_151_n_6\,
      DI(1) => \led_state0_carry__0_i_151_n_7\,
      DI(0) => \led_state0_carry__0_i_191_n_4\,
      O(3) => \led_state0_carry__0_i_146_n_4\,
      O(2) => \led_state0_carry__0_i_146_n_5\,
      O(1) => \led_state0_carry__0_i_146_n_6\,
      O(0) => \led_state0_carry__0_i_146_n_7\,
      S(3) => \led_state0_carry__0_i_192_n_0\,
      S(2) => \led_state0_carry__0_i_193_n_0\,
      S(1) => \led_state0_carry__0_i_194_n_0\,
      S(0) => \led_state0_carry__0_i_195_n_0\
    );
\led_state0_carry__0_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_106_n_5\,
      O => \led_state0_carry__0_i_147_n_0\
    );
\led_state0_carry__0_i_148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_106_n_6\,
      O => \led_state0_carry__0_i_148_n_0\
    );
\led_state0_carry__0_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_106_n_7\,
      O => \led_state0_carry__0_i_149_n_0\
    );
\led_state0_carry__0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_37_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__0_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(10),
      CO(0) => \led_state0_carry__0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(11),
      DI(0) => \led_state0_carry__0_i_39_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__0_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__0_i_15_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__0_i_40_n_0\,
      S(0) => \led_state0_carry__0_i_41_n_0\
    );
\led_state0_carry__0_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_146_n_4\,
      O => \led_state0_carry__0_i_150_n_0\
    );
\led_state0_carry__0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_191_n_0\,
      CO(3) => \led_state0_carry__0_i_151_n_0\,
      CO(2) => \led_state0_carry__0_i_151_n_1\,
      CO(1) => \led_state0_carry__0_i_151_n_2\,
      CO(0) => \led_state0_carry__0_i_151_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_166_n_5\,
      DI(2) => \led_state0_carry__1_i_166_n_6\,
      DI(1) => \led_state0_carry__1_i_166_n_7\,
      DI(0) => \led_state0_carry__0_i_196_n_4\,
      O(3) => \led_state0_carry__0_i_151_n_4\,
      O(2) => \led_state0_carry__0_i_151_n_5\,
      O(1) => \led_state0_carry__0_i_151_n_6\,
      O(0) => \led_state0_carry__0_i_151_n_7\,
      S(3) => \led_state0_carry__0_i_197_n_0\,
      S(2) => \led_state0_carry__0_i_198_n_0\,
      S(1) => \led_state0_carry__0_i_199_n_0\,
      S(0) => \led_state0_carry__0_i_200_n_0\
    );
\led_state0_carry__0_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_121_n_5\,
      O => \led_state0_carry__0_i_152_n_0\
    );
\led_state0_carry__0_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_121_n_6\,
      O => \led_state0_carry__0_i_153_n_0\
    );
\led_state0_carry__0_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_121_n_7\,
      O => \led_state0_carry__0_i_154_n_0\
    );
\led_state0_carry__0_i_155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_151_n_4\,
      O => \led_state0_carry__0_i_155_n_0\
    );
\led_state0_carry__0_i_156\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_201_n_0\,
      CO(3) => \led_state0_carry__0_i_156_n_0\,
      CO(2) => \led_state0_carry__0_i_156_n_1\,
      CO(1) => \led_state0_carry__0_i_156_n_2\,
      CO(0) => \led_state0_carry__0_i_156_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_157_n_5\,
      DI(2) => \led_state0_carry__0_i_157_n_6\,
      DI(1) => \led_state0_carry__0_i_157_n_7\,
      DI(0) => \led_state0_carry__0_i_202_n_4\,
      O(3) => \led_state0_carry__0_i_156_n_4\,
      O(2) => \led_state0_carry__0_i_156_n_5\,
      O(1) => \led_state0_carry__0_i_156_n_6\,
      O(0) => \led_state0_carry__0_i_156_n_7\,
      S(3) => \led_state0_carry__0_i_203_n_0\,
      S(2) => \led_state0_carry__0_i_204_n_0\,
      S(1) => \led_state0_carry__0_i_205_n_0\,
      S(0) => \led_state0_carry__0_i_206_n_0\
    );
\led_state0_carry__0_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_202_n_0\,
      CO(3) => \led_state0_carry__0_i_157_n_0\,
      CO(2) => \led_state0_carry__0_i_157_n_1\,
      CO(1) => \led_state0_carry__0_i_157_n_2\,
      CO(0) => \led_state0_carry__0_i_157_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_135_n_5\,
      DI(2) => \led_state0_carry__0_i_135_n_6\,
      DI(1) => \led_state0_carry__0_i_135_n_7\,
      DI(0) => \led_state0_carry__0_i_175_n_4\,
      O(3) => \led_state0_carry__0_i_157_n_4\,
      O(2) => \led_state0_carry__0_i_157_n_5\,
      O(1) => \led_state0_carry__0_i_157_n_6\,
      O(0) => \led_state0_carry__0_i_157_n_7\,
      S(3) => \led_state0_carry__0_i_207_n_0\,
      S(2) => \led_state0_carry__0_i_208_n_0\,
      S(1) => \led_state0_carry__0_i_209_n_0\,
      S(0) => \led_state0_carry__0_i_210_n_0\
    );
\led_state0_carry__0_i_158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_112_n_5\,
      O => \led_state0_carry__0_i_158_n_0\
    );
\led_state0_carry__0_i_159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_112_n_6\,
      O => \led_state0_carry__0_i_159_n_0\
    );
\led_state0_carry__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state2(11),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(11)
    );
\led_state0_carry__0_i_160\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_112_n_7\,
      O => \led_state0_carry__0_i_160_n_0\
    );
\led_state0_carry__0_i_161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_157_n_4\,
      O => \led_state0_carry__0_i_161_n_0\
    );
\led_state0_carry__0_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_95_n_5\,
      O => \led_state0_carry__0_i_162_n_0\
    );
\led_state0_carry__0_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_95_n_6\,
      O => \led_state0_carry__0_i_163_n_0\
    );
\led_state0_carry__0_i_164\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_95_n_7\,
      O => \led_state0_carry__0_i_164_n_0\
    );
\led_state0_carry__0_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_135_n_4\,
      O => \led_state0_carry__0_i_165_n_0\
    );
\led_state0_carry__0_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_229_n_0,
      CO(3) => \led_state0_carry__0_i_166_n_0\,
      CO(2) => \led_state0_carry__0_i_166_n_1\,
      CO(1) => \led_state0_carry__0_i_166_n_2\,
      CO(0) => \led_state0_carry__0_i_166_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_156_n_5\,
      DI(2) => \led_state0_carry__0_i_156_n_6\,
      DI(1) => \led_state0_carry__0_i_156_n_7\,
      DI(0) => \led_state0_carry__0_i_201_n_4\,
      O(3) => \led_state0_carry__0_i_166_n_4\,
      O(2) => \led_state0_carry__0_i_166_n_5\,
      O(1) => \led_state0_carry__0_i_166_n_6\,
      O(0) => \led_state0_carry__0_i_166_n_7\,
      S(3) => \led_state0_carry__0_i_211_n_0\,
      S(2) => \led_state0_carry__0_i_212_n_0\,
      S(1) => \led_state0_carry__0_i_213_n_0\,
      S(0) => \led_state0_carry__0_i_214_n_0\
    );
\led_state0_carry__0_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_122_n_5\,
      O => \led_state0_carry__0_i_167_n_0\
    );
\led_state0_carry__0_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_122_n_6\,
      O => \led_state0_carry__0_i_168_n_0\
    );
\led_state0_carry__0_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_122_n_7\,
      O => \led_state0_carry__0_i_169_n_0\
    );
\led_state0_carry__0_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_42_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__0_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(8),
      CO(0) => \led_state0_carry__0_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(9),
      DI(0) => \led_state0_carry__0_i_44_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__0_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__0_i_17_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__0_i_45_n_0\,
      S(0) => \led_state0_carry__0_i_46_n_0\
    );
\led_state0_carry__0_i_170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_166_n_4\,
      O => \led_state0_carry__0_i_170_n_0\
    );
\led_state0_carry__0_i_171\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_111_n_5\,
      O => \led_state0_carry__0_i_171_n_0\
    );
\led_state0_carry__0_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_111_n_6\,
      O => \led_state0_carry__0_i_172_n_0\
    );
\led_state0_carry__0_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_111_n_7\,
      O => \led_state0_carry__0_i_173_n_0\
    );
\led_state0_carry__0_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_156_n_4\,
      O => \led_state0_carry__0_i_174_n_0\
    );
\led_state0_carry__0_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_215_n_0\,
      CO(3) => \led_state0_carry__0_i_175_n_0\,
      CO(2) => \led_state0_carry__0_i_175_n_1\,
      CO(1) => \led_state0_carry__0_i_175_n_2\,
      CO(0) => \led_state0_carry__0_i_175_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_176_n_5\,
      DI(2) => \led_state0_carry__0_i_176_n_6\,
      DI(1) => \led_state0_carry__0_i_176_n_7\,
      DI(0) => \led_state0_carry__0_i_216_n_4\,
      O(3) => \led_state0_carry__0_i_175_n_4\,
      O(2) => \led_state0_carry__0_i_175_n_5\,
      O(1) => \led_state0_carry__0_i_175_n_6\,
      O(0) => \led_state0_carry__0_i_175_n_7\,
      S(3) => \led_state0_carry__0_i_217_n_0\,
      S(2) => \led_state0_carry__0_i_218_n_0\,
      S(1) => \led_state0_carry__0_i_219_n_0\,
      S(0) => \led_state0_carry__0_i_220_n_0\
    );
\led_state0_carry__0_i_176\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_216_n_0\,
      CO(3) => \led_state0_carry__0_i_176_n_0\,
      CO(2) => \led_state0_carry__0_i_176_n_1\,
      CO(1) => \led_state0_carry__0_i_176_n_2\,
      CO(0) => \led_state0_carry__0_i_176_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_181_n_5\,
      DI(2) => \led_state0_carry__0_i_181_n_6\,
      DI(1) => \led_state0_carry__0_i_181_n_7\,
      DI(0) => \led_state0_carry__0_i_221_n_4\,
      O(3) => \led_state0_carry__0_i_176_n_4\,
      O(2) => \led_state0_carry__0_i_176_n_5\,
      O(1) => \led_state0_carry__0_i_176_n_6\,
      O(0) => \led_state0_carry__0_i_176_n_7\,
      S(3) => \led_state0_carry__0_i_222_n_0\,
      S(2) => \led_state0_carry__0_i_223_n_0\,
      S(1) => \led_state0_carry__0_i_224_n_0\,
      S(0) => \led_state0_carry__0_i_225_n_0\
    );
\led_state0_carry__0_i_177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_136_n_5\,
      O => \led_state0_carry__0_i_177_n_0\
    );
\led_state0_carry__0_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_136_n_6\,
      O => \led_state0_carry__0_i_178_n_0\
    );
\led_state0_carry__0_i_179\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_136_n_7\,
      O => \led_state0_carry__0_i_179_n_0\
    );
\led_state0_carry__0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state2(9),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(9)
    );
\led_state0_carry__0_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_176_n_4\,
      O => \led_state0_carry__0_i_180_n_0\
    );
\led_state0_carry__0_i_181\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_221_n_0\,
      CO(3) => \led_state0_carry__0_i_181_n_0\,
      CO(2) => \led_state0_carry__0_i_181_n_1\,
      CO(1) => \led_state0_carry__0_i_181_n_2\,
      CO(0) => \led_state0_carry__0_i_181_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_186_n_5\,
      DI(2) => \led_state0_carry__0_i_186_n_6\,
      DI(1) => \led_state0_carry__0_i_186_n_7\,
      DI(0) => \led_state0_carry__0_i_226_n_4\,
      O(3) => \led_state0_carry__0_i_181_n_4\,
      O(2) => \led_state0_carry__0_i_181_n_5\,
      O(1) => \led_state0_carry__0_i_181_n_6\,
      O(0) => \led_state0_carry__0_i_181_n_7\,
      S(3) => \led_state0_carry__0_i_227_n_0\,
      S(2) => \led_state0_carry__0_i_228_n_0\,
      S(1) => \led_state0_carry__0_i_229_n_0\,
      S(0) => \led_state0_carry__0_i_230_n_0\
    );
\led_state0_carry__0_i_182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_141_n_5\,
      O => \led_state0_carry__0_i_182_n_0\
    );
\led_state0_carry__0_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_141_n_6\,
      O => \led_state0_carry__0_i_183_n_0\
    );
\led_state0_carry__0_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_141_n_7\,
      O => \led_state0_carry__0_i_184_n_0\
    );
\led_state0_carry__0_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_181_n_4\,
      O => \led_state0_carry__0_i_185_n_0\
    );
\led_state0_carry__0_i_186\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_226_n_0\,
      CO(3) => \led_state0_carry__0_i_186_n_0\,
      CO(2) => \led_state0_carry__0_i_186_n_1\,
      CO(1) => \led_state0_carry__0_i_186_n_2\,
      CO(0) => \led_state0_carry__0_i_186_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_191_n_5\,
      DI(2) => \led_state0_carry__0_i_191_n_6\,
      DI(1) => \led_state0_carry__0_i_191_n_7\,
      DI(0) => \led_state0_carry__0_i_231_n_4\,
      O(3) => \led_state0_carry__0_i_186_n_4\,
      O(2) => \led_state0_carry__0_i_186_n_5\,
      O(1) => \led_state0_carry__0_i_186_n_6\,
      O(0) => \led_state0_carry__0_i_186_n_7\,
      S(3) => \led_state0_carry__0_i_232_n_0\,
      S(2) => \led_state0_carry__0_i_233_n_0\,
      S(1) => \led_state0_carry__0_i_234_n_0\,
      S(0) => \led_state0_carry__0_i_235_n_0\
    );
\led_state0_carry__0_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_146_n_5\,
      O => \led_state0_carry__0_i_187_n_0\
    );
\led_state0_carry__0_i_188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_146_n_6\,
      O => \led_state0_carry__0_i_188_n_0\
    );
\led_state0_carry__0_i_189\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_146_n_7\,
      O => \led_state0_carry__0_i_189_n_0\
    );
\led_state0_carry__0_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(16),
      O => \led_state0_carry__0_i_19_n_0\
    );
\led_state0_carry__0_i_190\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_186_n_4\,
      O => \led_state0_carry__0_i_190_n_0\
    );
\led_state0_carry__0_i_191\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_231_n_0\,
      CO(3) => \led_state0_carry__0_i_191_n_0\,
      CO(2) => \led_state0_carry__0_i_191_n_1\,
      CO(1) => \led_state0_carry__0_i_191_n_2\,
      CO(0) => \led_state0_carry__0_i_191_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_196_n_5\,
      DI(2) => \led_state0_carry__0_i_196_n_6\,
      DI(1) => \led_state0_carry__0_i_196_n_7\,
      DI(0) => \led_state0_carry__0_i_236_n_4\,
      O(3) => \led_state0_carry__0_i_191_n_4\,
      O(2) => \led_state0_carry__0_i_191_n_5\,
      O(1) => \led_state0_carry__0_i_191_n_6\,
      O(0) => \led_state0_carry__0_i_191_n_7\,
      S(3) => \led_state0_carry__0_i_237_n_0\,
      S(2) => \led_state0_carry__0_i_238_n_0\,
      S(1) => \led_state0_carry__0_i_239_n_0\,
      S(0) => \led_state0_carry__0_i_240_n_0\
    );
\led_state0_carry__0_i_192\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_151_n_5\,
      O => \led_state0_carry__0_i_192_n_0\
    );
\led_state0_carry__0_i_193\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_151_n_6\,
      O => \led_state0_carry__0_i_193_n_0\
    );
\led_state0_carry__0_i_194\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_151_n_7\,
      O => \led_state0_carry__0_i_194_n_0\
    );
\led_state0_carry__0_i_195\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_191_n_4\,
      O => \led_state0_carry__0_i_195_n_0\
    );
\led_state0_carry__0_i_196\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_236_n_0\,
      CO(3) => \led_state0_carry__0_i_196_n_0\,
      CO(2) => \led_state0_carry__0_i_196_n_1\,
      CO(1) => \led_state0_carry__0_i_196_n_2\,
      CO(0) => \led_state0_carry__0_i_196_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_201_n_5\,
      DI(2) => \led_state0_carry__1_i_201_n_6\,
      DI(1) => \led_state0_carry__1_i_201_n_7\,
      DI(0) => \led_state0_carry__0_i_241_n_4\,
      O(3) => \led_state0_carry__0_i_196_n_4\,
      O(2) => \led_state0_carry__0_i_196_n_5\,
      O(1) => \led_state0_carry__0_i_196_n_6\,
      O(0) => \led_state0_carry__0_i_196_n_7\,
      S(3) => \led_state0_carry__0_i_242_n_0\,
      S(2) => \led_state0_carry__0_i_243_n_0\,
      S(1) => \led_state0_carry__0_i_244_n_0\,
      S(0) => \led_state0_carry__0_i_245_n_0\
    );
\led_state0_carry__0_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_166_n_5\,
      O => \led_state0_carry__0_i_197_n_0\
    );
\led_state0_carry__0_i_198\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_166_n_6\,
      O => \led_state0_carry__0_i_198_n_0\
    );
\led_state0_carry__0_i_199\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_166_n_7\,
      O => \led_state0_carry__0_i_199_n_0\
    );
\led_state0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[12]\,
      I1 => \led_state3__0\,
      I2 => led_state2(12),
      I3 => led_state20_in(12),
      I4 => \led_state1__95\(13),
      I5 => \pwm_duty_reg_n_0_[13]\,
      O => \led_state0_carry__0_i_2_n_0\
    );
\led_state0_carry__0_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(15),
      O => \led_state0_carry__0_i_20_n_0\
    );
\led_state0_carry__0_i_200\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_196_n_4\,
      O => \led_state0_carry__0_i_200_n_0\
    );
\led_state0_carry__0_i_201\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_295_n_0,
      CO(3) => \led_state0_carry__0_i_201_n_0\,
      CO(2) => \led_state0_carry__0_i_201_n_1\,
      CO(1) => \led_state0_carry__0_i_201_n_2\,
      CO(0) => \led_state0_carry__0_i_201_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_202_n_5\,
      DI(2) => \led_state0_carry__0_i_202_n_6\,
      DI(1) => \led_state0_carry__0_i_202_n_7\,
      DI(0) => \led_state0_carry__0_i_246_n_4\,
      O(3) => \led_state0_carry__0_i_201_n_4\,
      O(2) => \led_state0_carry__0_i_201_n_5\,
      O(1) => \led_state0_carry__0_i_201_n_6\,
      O(0) => \led_state0_carry__0_i_201_n_7\,
      S(3) => \led_state0_carry__0_i_247_n_0\,
      S(2) => \led_state0_carry__0_i_248_n_0\,
      S(1) => \led_state0_carry__0_i_249_n_0\,
      S(0) => \led_state0_carry__0_i_250_n_0\
    );
\led_state0_carry__0_i_202\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_246_n_0\,
      CO(3) => \led_state0_carry__0_i_202_n_0\,
      CO(2) => \led_state0_carry__0_i_202_n_1\,
      CO(1) => \led_state0_carry__0_i_202_n_2\,
      CO(0) => \led_state0_carry__0_i_202_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_175_n_5\,
      DI(2) => \led_state0_carry__0_i_175_n_6\,
      DI(1) => \led_state0_carry__0_i_175_n_7\,
      DI(0) => \led_state0_carry__0_i_215_n_4\,
      O(3) => \led_state0_carry__0_i_202_n_4\,
      O(2) => \led_state0_carry__0_i_202_n_5\,
      O(1) => \led_state0_carry__0_i_202_n_6\,
      O(0) => \led_state0_carry__0_i_202_n_7\,
      S(3) => \led_state0_carry__0_i_251_n_0\,
      S(2) => \led_state0_carry__0_i_252_n_0\,
      S(1) => \led_state0_carry__0_i_253_n_0\,
      S(0) => \led_state0_carry__0_i_254_n_0\
    );
\led_state0_carry__0_i_203\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_157_n_5\,
      O => \led_state0_carry__0_i_203_n_0\
    );
\led_state0_carry__0_i_204\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_157_n_6\,
      O => \led_state0_carry__0_i_204_n_0\
    );
\led_state0_carry__0_i_205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_157_n_7\,
      O => \led_state0_carry__0_i_205_n_0\
    );
\led_state0_carry__0_i_206\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_202_n_4\,
      O => \led_state0_carry__0_i_206_n_0\
    );
\led_state0_carry__0_i_207\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_135_n_5\,
      O => \led_state0_carry__0_i_207_n_0\
    );
\led_state0_carry__0_i_208\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_135_n_6\,
      O => \led_state0_carry__0_i_208_n_0\
    );
\led_state0_carry__0_i_209\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_135_n_7\,
      O => \led_state0_carry__0_i_209_n_0\
    );
\led_state0_carry__0_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(14),
      O => \led_state0_carry__0_i_21_n_0\
    );
\led_state0_carry__0_i_210\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_175_n_4\,
      O => \led_state0_carry__0_i_210_n_0\
    );
\led_state0_carry__0_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_156_n_5\,
      O => \led_state0_carry__0_i_211_n_0\
    );
\led_state0_carry__0_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_156_n_6\,
      O => \led_state0_carry__0_i_212_n_0\
    );
\led_state0_carry__0_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_156_n_7\,
      O => \led_state0_carry__0_i_213_n_0\
    );
\led_state0_carry__0_i_214\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_201_n_4\,
      O => \led_state0_carry__0_i_214_n_0\
    );
\led_state0_carry__0_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_255_n_0\,
      CO(3) => \led_state0_carry__0_i_215_n_0\,
      CO(2) => \led_state0_carry__0_i_215_n_1\,
      CO(1) => \led_state0_carry__0_i_215_n_2\,
      CO(0) => \led_state0_carry__0_i_215_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_216_n_5\,
      DI(2) => \led_state0_carry__0_i_216_n_6\,
      DI(1) => \led_state0_carry__0_i_216_n_7\,
      DI(0) => \led_state0_carry__0_i_256_n_4\,
      O(3) => \led_state0_carry__0_i_215_n_4\,
      O(2) => \led_state0_carry__0_i_215_n_5\,
      O(1) => \led_state0_carry__0_i_215_n_6\,
      O(0) => \led_state0_carry__0_i_215_n_7\,
      S(3) => \led_state0_carry__0_i_257_n_0\,
      S(2) => \led_state0_carry__0_i_258_n_0\,
      S(1) => \led_state0_carry__0_i_259_n_0\,
      S(0) => \led_state0_carry__0_i_260_n_0\
    );
\led_state0_carry__0_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_256_n_0\,
      CO(3) => \led_state0_carry__0_i_216_n_0\,
      CO(2) => \led_state0_carry__0_i_216_n_1\,
      CO(1) => \led_state0_carry__0_i_216_n_2\,
      CO(0) => \led_state0_carry__0_i_216_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_221_n_5\,
      DI(2) => \led_state0_carry__0_i_221_n_6\,
      DI(1) => \led_state0_carry__0_i_221_n_7\,
      DI(0) => \led_state0_carry__0_i_261_n_4\,
      O(3) => \led_state0_carry__0_i_216_n_4\,
      O(2) => \led_state0_carry__0_i_216_n_5\,
      O(1) => \led_state0_carry__0_i_216_n_6\,
      O(0) => \led_state0_carry__0_i_216_n_7\,
      S(3) => \led_state0_carry__0_i_262_n_0\,
      S(2) => \led_state0_carry__0_i_263_n_0\,
      S(1) => \led_state0_carry__0_i_264_n_0\,
      S(0) => \led_state0_carry__0_i_265_n_0\
    );
\led_state0_carry__0_i_217\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_176_n_5\,
      O => \led_state0_carry__0_i_217_n_0\
    );
\led_state0_carry__0_i_218\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_176_n_6\,
      O => \led_state0_carry__0_i_218_n_0\
    );
\led_state0_carry__0_i_219\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_176_n_7\,
      O => \led_state0_carry__0_i_219_n_0\
    );
\led_state0_carry__0_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(13),
      O => \led_state0_carry__0_i_22_n_0\
    );
\led_state0_carry__0_i_220\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_216_n_4\,
      O => \led_state0_carry__0_i_220_n_0\
    );
\led_state0_carry__0_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_261_n_0\,
      CO(3) => \led_state0_carry__0_i_221_n_0\,
      CO(2) => \led_state0_carry__0_i_221_n_1\,
      CO(1) => \led_state0_carry__0_i_221_n_2\,
      CO(0) => \led_state0_carry__0_i_221_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_226_n_5\,
      DI(2) => \led_state0_carry__0_i_226_n_6\,
      DI(1) => \led_state0_carry__0_i_226_n_7\,
      DI(0) => \led_state0_carry__0_i_266_n_4\,
      O(3) => \led_state0_carry__0_i_221_n_4\,
      O(2) => \led_state0_carry__0_i_221_n_5\,
      O(1) => \led_state0_carry__0_i_221_n_6\,
      O(0) => \led_state0_carry__0_i_221_n_7\,
      S(3) => \led_state0_carry__0_i_267_n_0\,
      S(2) => \led_state0_carry__0_i_268_n_0\,
      S(1) => \led_state0_carry__0_i_269_n_0\,
      S(0) => \led_state0_carry__0_i_270_n_0\
    );
\led_state0_carry__0_i_222\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_181_n_5\,
      O => \led_state0_carry__0_i_222_n_0\
    );
\led_state0_carry__0_i_223\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_181_n_6\,
      O => \led_state0_carry__0_i_223_n_0\
    );
\led_state0_carry__0_i_224\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_181_n_7\,
      O => \led_state0_carry__0_i_224_n_0\
    );
\led_state0_carry__0_i_225\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_221_n_4\,
      O => \led_state0_carry__0_i_225_n_0\
    );
\led_state0_carry__0_i_226\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_266_n_0\,
      CO(3) => \led_state0_carry__0_i_226_n_0\,
      CO(2) => \led_state0_carry__0_i_226_n_1\,
      CO(1) => \led_state0_carry__0_i_226_n_2\,
      CO(0) => \led_state0_carry__0_i_226_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_231_n_5\,
      DI(2) => \led_state0_carry__0_i_231_n_6\,
      DI(1) => \led_state0_carry__0_i_231_n_7\,
      DI(0) => \led_state0_carry__0_i_271_n_4\,
      O(3) => \led_state0_carry__0_i_226_n_4\,
      O(2) => \led_state0_carry__0_i_226_n_5\,
      O(1) => \led_state0_carry__0_i_226_n_6\,
      O(0) => \led_state0_carry__0_i_226_n_7\,
      S(3) => \led_state0_carry__0_i_272_n_0\,
      S(2) => \led_state0_carry__0_i_273_n_0\,
      S(1) => \led_state0_carry__0_i_274_n_0\,
      S(0) => \led_state0_carry__0_i_275_n_0\
    );
\led_state0_carry__0_i_227\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_186_n_5\,
      O => \led_state0_carry__0_i_227_n_0\
    );
\led_state0_carry__0_i_228\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_186_n_6\,
      O => \led_state0_carry__0_i_228_n_0\
    );
\led_state0_carry__0_i_229\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_186_n_7\,
      O => \led_state0_carry__0_i_229_n_0\
    );
\led_state0_carry__0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_47_n_0\,
      CO(3) => \led_state0_carry__0_i_23_n_0\,
      CO(2) => \led_state0_carry__0_i_23_n_1\,
      CO(1) => \led_state0_carry__0_i_23_n_2\,
      CO(0) => \led_state0_carry__0_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_25_n_5\,
      DI(2) => \led_state0_carry__0_i_25_n_6\,
      DI(1) => \led_state0_carry__0_i_25_n_7\,
      DI(0) => \led_state0_carry__0_i_48_n_4\,
      O(3) => \led_state0_carry__0_i_23_n_4\,
      O(2) => \led_state0_carry__0_i_23_n_5\,
      O(1) => \led_state0_carry__0_i_23_n_6\,
      O(0) => \led_state0_carry__0_i_23_n_7\,
      S(3) => \led_state0_carry__0_i_49_n_0\,
      S(2) => \led_state0_carry__0_i_50_n_0\,
      S(1) => \led_state0_carry__0_i_51_n_0\,
      S(0) => \led_state0_carry__0_i_52_n_0\
    );
\led_state0_carry__0_i_230\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_226_n_4\,
      O => \led_state0_carry__0_i_230_n_0\
    );
\led_state0_carry__0_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_271_n_0\,
      CO(3) => \led_state0_carry__0_i_231_n_0\,
      CO(2) => \led_state0_carry__0_i_231_n_1\,
      CO(1) => \led_state0_carry__0_i_231_n_2\,
      CO(0) => \led_state0_carry__0_i_231_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_236_n_5\,
      DI(2) => \led_state0_carry__0_i_236_n_6\,
      DI(1) => \led_state0_carry__0_i_236_n_7\,
      DI(0) => \led_state0_carry__0_i_276_n_4\,
      O(3) => \led_state0_carry__0_i_231_n_4\,
      O(2) => \led_state0_carry__0_i_231_n_5\,
      O(1) => \led_state0_carry__0_i_231_n_6\,
      O(0) => \led_state0_carry__0_i_231_n_7\,
      S(3) => \led_state0_carry__0_i_277_n_0\,
      S(2) => \led_state0_carry__0_i_278_n_0\,
      S(1) => \led_state0_carry__0_i_279_n_0\,
      S(0) => \led_state0_carry__0_i_280_n_0\
    );
\led_state0_carry__0_i_232\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_191_n_5\,
      O => \led_state0_carry__0_i_232_n_0\
    );
\led_state0_carry__0_i_233\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_191_n_6\,
      O => \led_state0_carry__0_i_233_n_0\
    );
\led_state0_carry__0_i_234\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_191_n_7\,
      O => \led_state0_carry__0_i_234_n_0\
    );
\led_state0_carry__0_i_235\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_231_n_4\,
      O => \led_state0_carry__0_i_235_n_0\
    );
\led_state0_carry__0_i_236\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_276_n_0\,
      CO(3) => \led_state0_carry__0_i_236_n_0\,
      CO(2) => \led_state0_carry__0_i_236_n_1\,
      CO(1) => \led_state0_carry__0_i_236_n_2\,
      CO(0) => \led_state0_carry__0_i_236_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_241_n_5\,
      DI(2) => \led_state0_carry__0_i_241_n_6\,
      DI(1) => \led_state0_carry__0_i_241_n_7\,
      DI(0) => \led_state0_carry__0_i_281_n_4\,
      O(3) => \led_state0_carry__0_i_236_n_4\,
      O(2) => \led_state0_carry__0_i_236_n_5\,
      O(1) => \led_state0_carry__0_i_236_n_6\,
      O(0) => \led_state0_carry__0_i_236_n_7\,
      S(3) => \led_state0_carry__0_i_282_n_0\,
      S(2) => \led_state0_carry__0_i_283_n_0\,
      S(1) => \led_state0_carry__0_i_284_n_0\,
      S(0) => \led_state0_carry__0_i_285_n_0\
    );
\led_state0_carry__0_i_237\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_196_n_5\,
      O => \led_state0_carry__0_i_237_n_0\
    );
\led_state0_carry__0_i_238\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_196_n_6\,
      O => \led_state0_carry__0_i_238_n_0\
    );
\led_state0_carry__0_i_239\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_196_n_7\,
      O => \led_state0_carry__0_i_239_n_0\
    );
\led_state0_carry__0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_25_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__0_i_24_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(15),
      CO(0) => \led_state0_carry__0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(16),
      DI(0) => \led_state0_carry__1_i_42_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__0_i_24_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__0_i_24_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__0_i_53_n_0\,
      S(0) => \led_state0_carry__0_i_54_n_0\
    );
\led_state0_carry__0_i_240\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_236_n_4\,
      O => \led_state0_carry__0_i_240_n_0\
    );
\led_state0_carry__0_i_241\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_281_n_0\,
      CO(3) => \led_state0_carry__0_i_241_n_0\,
      CO(2) => \led_state0_carry__0_i_241_n_1\,
      CO(1) => \led_state0_carry__0_i_241_n_2\,
      CO(0) => \led_state0_carry__0_i_241_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_246_n_5\,
      DI(2) => \led_state0_carry__1_i_246_n_6\,
      DI(1) => \led_state0_carry__1_i_246_n_7\,
      DI(0) => \led_state0_carry__0_i_286_n_4\,
      O(3) => \led_state0_carry__0_i_241_n_4\,
      O(2) => \led_state0_carry__0_i_241_n_5\,
      O(1) => \led_state0_carry__0_i_241_n_6\,
      O(0) => \led_state0_carry__0_i_241_n_7\,
      S(3) => \led_state0_carry__0_i_287_n_0\,
      S(2) => \led_state0_carry__0_i_288_n_0\,
      S(1) => \led_state0_carry__0_i_289_n_0\,
      S(0) => \led_state0_carry__0_i_290_n_0\
    );
\led_state0_carry__0_i_242\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_201_n_5\,
      O => \led_state0_carry__0_i_242_n_0\
    );
\led_state0_carry__0_i_243\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_201_n_6\,
      O => \led_state0_carry__0_i_243_n_0\
    );
\led_state0_carry__0_i_244\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_201_n_7\,
      O => \led_state0_carry__0_i_244_n_0\
    );
\led_state0_carry__0_i_245\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_241_n_4\,
      O => \led_state0_carry__0_i_245_n_0\
    );
\led_state0_carry__0_i_246\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_366_n_0,
      CO(3) => \led_state0_carry__0_i_246_n_0\,
      CO(2) => \led_state0_carry__0_i_246_n_1\,
      CO(1) => \led_state0_carry__0_i_246_n_2\,
      CO(0) => \led_state0_carry__0_i_246_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_215_n_5\,
      DI(2) => \led_state0_carry__0_i_215_n_6\,
      DI(1) => \led_state0_carry__0_i_215_n_7\,
      DI(0) => \led_state0_carry__0_i_255_n_4\,
      O(3) => \led_state0_carry__0_i_246_n_4\,
      O(2) => \led_state0_carry__0_i_246_n_5\,
      O(1) => \led_state0_carry__0_i_246_n_6\,
      O(0) => \led_state0_carry__0_i_246_n_7\,
      S(3) => \led_state0_carry__0_i_291_n_0\,
      S(2) => \led_state0_carry__0_i_292_n_0\,
      S(1) => \led_state0_carry__0_i_293_n_0\,
      S(0) => \led_state0_carry__0_i_294_n_0\
    );
\led_state0_carry__0_i_247\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_202_n_5\,
      O => \led_state0_carry__0_i_247_n_0\
    );
\led_state0_carry__0_i_248\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_202_n_6\,
      O => \led_state0_carry__0_i_248_n_0\
    );
\led_state0_carry__0_i_249\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_202_n_7\,
      O => \led_state0_carry__0_i_249_n_0\
    );
\led_state0_carry__0_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_48_n_0\,
      CO(3) => \led_state0_carry__0_i_25_n_0\,
      CO(2) => \led_state0_carry__0_i_25_n_1\,
      CO(1) => \led_state0_carry__0_i_25_n_2\,
      CO(0) => \led_state0_carry__0_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_42_n_5\,
      DI(2) => \led_state0_carry__1_i_42_n_6\,
      DI(1) => \led_state0_carry__1_i_42_n_7\,
      DI(0) => \led_state0_carry__0_i_55_n_4\,
      O(3) => \led_state0_carry__0_i_25_n_4\,
      O(2) => \led_state0_carry__0_i_25_n_5\,
      O(1) => \led_state0_carry__0_i_25_n_6\,
      O(0) => \led_state0_carry__0_i_25_n_7\,
      S(3) => \led_state0_carry__0_i_56_n_0\,
      S(2) => \led_state0_carry__0_i_57_n_0\,
      S(1) => \led_state0_carry__0_i_58_n_0\,
      S(0) => \led_state0_carry__0_i_59_n_0\
    );
\led_state0_carry__0_i_250\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_246_n_4\,
      O => \led_state0_carry__0_i_250_n_0\
    );
\led_state0_carry__0_i_251\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_175_n_5\,
      O => \led_state0_carry__0_i_251_n_0\
    );
\led_state0_carry__0_i_252\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_175_n_6\,
      O => \led_state0_carry__0_i_252_n_0\
    );
\led_state0_carry__0_i_253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_175_n_7\,
      O => \led_state0_carry__0_i_253_n_0\
    );
\led_state0_carry__0_i_254\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_215_n_4\,
      O => \led_state0_carry__0_i_254_n_0\
    );
\led_state0_carry__0_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_442_n_0,
      CO(3) => \led_state0_carry__0_i_255_n_0\,
      CO(2) => \led_state0_carry__0_i_255_n_1\,
      CO(1) => \led_state0_carry__0_i_255_n_2\,
      CO(0) => \led_state0_carry__0_i_255_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_256_n_5\,
      DI(2) => \led_state0_carry__0_i_256_n_6\,
      DI(1) => \led_state0_carry__0_i_256_n_7\,
      DI(0) => \led_state0_carry__0_i_295_n_4\,
      O(3) => \led_state0_carry__0_i_255_n_4\,
      O(2) => \led_state0_carry__0_i_255_n_5\,
      O(1) => \led_state0_carry__0_i_255_n_6\,
      O(0) => \led_state0_carry__0_i_255_n_7\,
      S(3) => \led_state0_carry__0_i_296_n_0\,
      S(2) => \led_state0_carry__0_i_297_n_0\,
      S(1) => \led_state0_carry__0_i_298_n_0\,
      S(0) => \led_state0_carry__0_i_299_n_0\
    );
\led_state0_carry__0_i_256\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_295_n_0\,
      CO(3) => \led_state0_carry__0_i_256_n_0\,
      CO(2) => \led_state0_carry__0_i_256_n_1\,
      CO(1) => \led_state0_carry__0_i_256_n_2\,
      CO(0) => \led_state0_carry__0_i_256_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_261_n_5\,
      DI(2) => \led_state0_carry__0_i_261_n_6\,
      DI(1) => \led_state0_carry__0_i_261_n_7\,
      DI(0) => \led_state0_carry__0_i_300_n_4\,
      O(3) => \led_state0_carry__0_i_256_n_4\,
      O(2) => \led_state0_carry__0_i_256_n_5\,
      O(1) => \led_state0_carry__0_i_256_n_6\,
      O(0) => \led_state0_carry__0_i_256_n_7\,
      S(3) => \led_state0_carry__0_i_301_n_0\,
      S(2) => \led_state0_carry__0_i_302_n_0\,
      S(1) => \led_state0_carry__0_i_303_n_0\,
      S(0) => \led_state0_carry__0_i_304_n_0\
    );
\led_state0_carry__0_i_257\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_216_n_5\,
      O => \led_state0_carry__0_i_257_n_0\
    );
\led_state0_carry__0_i_258\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_216_n_6\,
      O => \led_state0_carry__0_i_258_n_0\
    );
\led_state0_carry__0_i_259\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_216_n_7\,
      O => \led_state0_carry__0_i_259_n_0\
    );
\led_state0_carry__0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => \led_state0_carry__0_i_24_n_7\,
      O => \led_state0_carry__0_i_26_n_0\
    );
\led_state0_carry__0_i_260\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_256_n_4\,
      O => \led_state0_carry__0_i_260_n_0\
    );
\led_state0_carry__0_i_261\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_300_n_0\,
      CO(3) => \led_state0_carry__0_i_261_n_0\,
      CO(2) => \led_state0_carry__0_i_261_n_1\,
      CO(1) => \led_state0_carry__0_i_261_n_2\,
      CO(0) => \led_state0_carry__0_i_261_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_266_n_5\,
      DI(2) => \led_state0_carry__0_i_266_n_6\,
      DI(1) => \led_state0_carry__0_i_266_n_7\,
      DI(0) => \led_state0_carry__0_i_305_n_4\,
      O(3) => \led_state0_carry__0_i_261_n_4\,
      O(2) => \led_state0_carry__0_i_261_n_5\,
      O(1) => \led_state0_carry__0_i_261_n_6\,
      O(0) => \led_state0_carry__0_i_261_n_7\,
      S(3) => \led_state0_carry__0_i_306_n_0\,
      S(2) => \led_state0_carry__0_i_307_n_0\,
      S(1) => \led_state0_carry__0_i_308_n_0\,
      S(0) => \led_state0_carry__0_i_309_n_0\
    );
\led_state0_carry__0_i_262\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_221_n_5\,
      O => \led_state0_carry__0_i_262_n_0\
    );
\led_state0_carry__0_i_263\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_221_n_6\,
      O => \led_state0_carry__0_i_263_n_0\
    );
\led_state0_carry__0_i_264\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_221_n_7\,
      O => \led_state0_carry__0_i_264_n_0\
    );
\led_state0_carry__0_i_265\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_261_n_4\,
      O => \led_state0_carry__0_i_265_n_0\
    );
\led_state0_carry__0_i_266\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_305_n_0\,
      CO(3) => \led_state0_carry__0_i_266_n_0\,
      CO(2) => \led_state0_carry__0_i_266_n_1\,
      CO(1) => \led_state0_carry__0_i_266_n_2\,
      CO(0) => \led_state0_carry__0_i_266_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_271_n_5\,
      DI(2) => \led_state0_carry__0_i_271_n_6\,
      DI(1) => \led_state0_carry__0_i_271_n_7\,
      DI(0) => \led_state0_carry__0_i_310_n_4\,
      O(3) => \led_state0_carry__0_i_266_n_4\,
      O(2) => \led_state0_carry__0_i_266_n_5\,
      O(1) => \led_state0_carry__0_i_266_n_6\,
      O(0) => \led_state0_carry__0_i_266_n_7\,
      S(3) => \led_state0_carry__0_i_311_n_0\,
      S(2) => \led_state0_carry__0_i_312_n_0\,
      S(1) => \led_state0_carry__0_i_313_n_0\,
      S(0) => \led_state0_carry__0_i_314_n_0\
    );
\led_state0_carry__0_i_267\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_226_n_5\,
      O => \led_state0_carry__0_i_267_n_0\
    );
\led_state0_carry__0_i_268\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_226_n_6\,
      O => \led_state0_carry__0_i_268_n_0\
    );
\led_state0_carry__0_i_269\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_226_n_7\,
      O => \led_state0_carry__0_i_269_n_0\
    );
\led_state0_carry__0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__3_n_0\,
      I3 => \led_state0_carry__0_i_25_n_4\,
      O => \led_state0_carry__0_i_27_n_0\
    );
\led_state0_carry__0_i_270\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_266_n_4\,
      O => \led_state0_carry__0_i_270_n_0\
    );
\led_state0_carry__0_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_310_n_0\,
      CO(3) => \led_state0_carry__0_i_271_n_0\,
      CO(2) => \led_state0_carry__0_i_271_n_1\,
      CO(1) => \led_state0_carry__0_i_271_n_2\,
      CO(0) => \led_state0_carry__0_i_271_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_276_n_5\,
      DI(2) => \led_state0_carry__0_i_276_n_6\,
      DI(1) => \led_state0_carry__0_i_276_n_7\,
      DI(0) => \led_state0_carry__0_i_315_n_4\,
      O(3) => \led_state0_carry__0_i_271_n_4\,
      O(2) => \led_state0_carry__0_i_271_n_5\,
      O(1) => \led_state0_carry__0_i_271_n_6\,
      O(0) => \led_state0_carry__0_i_271_n_7\,
      S(3) => \led_state0_carry__0_i_316_n_0\,
      S(2) => \led_state0_carry__0_i_317_n_0\,
      S(1) => \led_state0_carry__0_i_318_n_0\,
      S(0) => \led_state0_carry__0_i_319_n_0\
    );
\led_state0_carry__0_i_272\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_231_n_5\,
      O => \led_state0_carry__0_i_272_n_0\
    );
\led_state0_carry__0_i_273\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_231_n_6\,
      O => \led_state0_carry__0_i_273_n_0\
    );
\led_state0_carry__0_i_274\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_231_n_7\,
      O => \led_state0_carry__0_i_274_n_0\
    );
\led_state0_carry__0_i_275\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_271_n_4\,
      O => \led_state0_carry__0_i_275_n_0\
    );
\led_state0_carry__0_i_276\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_315_n_0\,
      CO(3) => \led_state0_carry__0_i_276_n_0\,
      CO(2) => \led_state0_carry__0_i_276_n_1\,
      CO(1) => \led_state0_carry__0_i_276_n_2\,
      CO(0) => \led_state0_carry__0_i_276_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_281_n_5\,
      DI(2) => \led_state0_carry__0_i_281_n_6\,
      DI(1) => \led_state0_carry__0_i_281_n_7\,
      DI(0) => \led_state0_carry__0_i_320_n_4\,
      O(3) => \led_state0_carry__0_i_276_n_4\,
      O(2) => \led_state0_carry__0_i_276_n_5\,
      O(1) => \led_state0_carry__0_i_276_n_6\,
      O(0) => \led_state0_carry__0_i_276_n_7\,
      S(3) => \led_state0_carry__0_i_321_n_0\,
      S(2) => \led_state0_carry__0_i_322_n_0\,
      S(1) => \led_state0_carry__0_i_323_n_0\,
      S(0) => \led_state0_carry__0_i_324_n_0\
    );
\led_state0_carry__0_i_277\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_236_n_5\,
      O => \led_state0_carry__0_i_277_n_0\
    );
\led_state0_carry__0_i_278\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_236_n_6\,
      O => \led_state0_carry__0_i_278_n_0\
    );
\led_state0_carry__0_i_279\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_236_n_7\,
      O => \led_state0_carry__0_i_279_n_0\
    );
\led_state0_carry__0_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(12),
      O => \led_state0_carry__0_i_28_n_0\
    );
\led_state0_carry__0_i_280\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_276_n_4\,
      O => \led_state0_carry__0_i_280_n_0\
    );
\led_state0_carry__0_i_281\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_320_n_0\,
      CO(3) => \led_state0_carry__0_i_281_n_0\,
      CO(2) => \led_state0_carry__0_i_281_n_1\,
      CO(1) => \led_state0_carry__0_i_281_n_2\,
      CO(0) => \led_state0_carry__0_i_281_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_286_n_5\,
      DI(2) => \led_state0_carry__0_i_286_n_6\,
      DI(1) => \led_state0_carry__0_i_286_n_7\,
      DI(0) => \led_state0_carry__0_i_325_n_4\,
      O(3) => \led_state0_carry__0_i_281_n_4\,
      O(2) => \led_state0_carry__0_i_281_n_5\,
      O(1) => \led_state0_carry__0_i_281_n_6\,
      O(0) => \led_state0_carry__0_i_281_n_7\,
      S(3) => \led_state0_carry__0_i_326_n_0\,
      S(2) => \led_state0_carry__0_i_327_n_0\,
      S(1) => \led_state0_carry__0_i_328_n_0\,
      S(0) => \led_state0_carry__0_i_329_n_0\
    );
\led_state0_carry__0_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_241_n_5\,
      O => \led_state0_carry__0_i_282_n_0\
    );
\led_state0_carry__0_i_283\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_241_n_6\,
      O => \led_state0_carry__0_i_283_n_0\
    );
\led_state0_carry__0_i_284\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_241_n_7\,
      O => \led_state0_carry__0_i_284_n_0\
    );
\led_state0_carry__0_i_285\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_281_n_4\,
      O => \led_state0_carry__0_i_285_n_0\
    );
\led_state0_carry__0_i_286\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_325_n_0\,
      CO(3) => \led_state0_carry__0_i_286_n_0\,
      CO(2) => \led_state0_carry__0_i_286_n_1\,
      CO(1) => \led_state0_carry__0_i_286_n_2\,
      CO(0) => \led_state0_carry__0_i_286_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_255_n_5\,
      DI(2) => \led_state0_carry__1_i_255_n_6\,
      DI(1) => \led_state0_carry__1_i_255_n_7\,
      DI(0) => \led_state0_carry__0_i_330_n_4\,
      O(3) => \led_state0_carry__0_i_286_n_4\,
      O(2) => \led_state0_carry__0_i_286_n_5\,
      O(1) => \led_state0_carry__0_i_286_n_6\,
      O(0) => \led_state0_carry__0_i_286_n_7\,
      S(3) => \led_state0_carry__0_i_331_n_0\,
      S(2) => \led_state0_carry__0_i_332_n_0\,
      S(1) => \led_state0_carry__0_i_333_n_0\,
      S(0) => \led_state0_carry__0_i_334_n_0\
    );
\led_state0_carry__0_i_287\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_246_n_5\,
      O => \led_state0_carry__0_i_287_n_0\
    );
\led_state0_carry__0_i_288\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_246_n_6\,
      O => \led_state0_carry__0_i_288_n_0\
    );
\led_state0_carry__0_i_289\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_246_n_7\,
      O => \led_state0_carry__0_i_289_n_0\
    );
\led_state0_carry__0_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(11),
      O => \led_state0_carry__0_i_29_n_0\
    );
\led_state0_carry__0_i_290\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_286_n_4\,
      O => \led_state0_carry__0_i_290_n_0\
    );
\led_state0_carry__0_i_291\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_215_n_5\,
      O => \led_state0_carry__0_i_291_n_0\
    );
\led_state0_carry__0_i_292\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_215_n_6\,
      O => \led_state0_carry__0_i_292_n_0\
    );
\led_state0_carry__0_i_293\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_215_n_7\,
      O => \led_state0_carry__0_i_293_n_0\
    );
\led_state0_carry__0_i_294\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_255_n_4\,
      O => \led_state0_carry__0_i_294_n_0\
    );
\led_state0_carry__0_i_295\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__0_i_295_n_0\,
      CO(2) => \led_state0_carry__0_i_295_n_1\,
      CO(1) => \led_state0_carry__0_i_295_n_2\,
      CO(0) => \led_state0_carry__0_i_295_n_3\,
      CYINIT => led_state20_in(16),
      DI(3) => \led_state0_carry__0_i_300_n_5\,
      DI(2) => \led_state0_carry__0_i_300_n_6\,
      DI(1) => led_state30_in(15),
      DI(0) => '0',
      O(3) => \led_state0_carry__0_i_295_n_4\,
      O(2) => \led_state0_carry__0_i_295_n_5\,
      O(1) => \led_state0_carry__0_i_295_n_6\,
      O(0) => \NLW_led_state0_carry__0_i_295_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__0_i_336_n_0\,
      S(2) => \led_state0_carry__0_i_337_n_0\,
      S(1) => \led_state0_carry__0_i_338_n_0\,
      S(0) => '1'
    );
\led_state0_carry__0_i_296\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_256_n_5\,
      O => \led_state0_carry__0_i_296_n_0\
    );
\led_state0_carry__0_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_256_n_6\,
      O => \led_state0_carry__0_i_297_n_0\
    );
\led_state0_carry__0_i_298\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_256_n_7\,
      O => \led_state0_carry__0_i_298_n_0\
    );
\led_state0_carry__0_i_299\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_295_n_4\,
      O => \led_state0_carry__0_i_299_n_0\
    );
\led_state0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[10]\,
      I1 => \led_state3__0\,
      I2 => led_state2(10),
      I3 => led_state20_in(10),
      I4 => \led_state1__95\(11),
      I5 => \pwm_duty_reg_n_0_[11]\,
      O => \led_state0_carry__0_i_3_n_0\
    );
\led_state0_carry__0_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(10),
      O => \led_state0_carry__0_i_30_n_0\
    );
\led_state0_carry__0_i_300\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__0_i_300_n_0\,
      CO(2) => \led_state0_carry__0_i_300_n_1\,
      CO(1) => \led_state0_carry__0_i_300_n_2\,
      CO(0) => \led_state0_carry__0_i_300_n_3\,
      CYINIT => led_state20_in(17),
      DI(3) => \led_state0_carry__0_i_305_n_5\,
      DI(2) => \led_state0_carry__0_i_305_n_6\,
      DI(1) => led_state30_in(16),
      DI(0) => '0',
      O(3) => \led_state0_carry__0_i_300_n_4\,
      O(2) => \led_state0_carry__0_i_300_n_5\,
      O(1) => \led_state0_carry__0_i_300_n_6\,
      O(0) => \NLW_led_state0_carry__0_i_300_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__0_i_340_n_0\,
      S(2) => \led_state0_carry__0_i_341_n_0\,
      S(1) => \led_state0_carry__0_i_342_n_0\,
      S(0) => '1'
    );
\led_state0_carry__0_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_261_n_5\,
      O => \led_state0_carry__0_i_301_n_0\
    );
\led_state0_carry__0_i_302\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_261_n_6\,
      O => \led_state0_carry__0_i_302_n_0\
    );
\led_state0_carry__0_i_303\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_261_n_7\,
      O => \led_state0_carry__0_i_303_n_0\
    );
\led_state0_carry__0_i_304\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_300_n_4\,
      O => \led_state0_carry__0_i_304_n_0\
    );
\led_state0_carry__0_i_305\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__0_i_305_n_0\,
      CO(2) => \led_state0_carry__0_i_305_n_1\,
      CO(1) => \led_state0_carry__0_i_305_n_2\,
      CO(0) => \led_state0_carry__0_i_305_n_3\,
      CYINIT => led_state20_in(18),
      DI(3) => \led_state0_carry__0_i_310_n_5\,
      DI(2) => \led_state0_carry__0_i_310_n_6\,
      DI(1) => led_state30_in(17),
      DI(0) => '0',
      O(3) => \led_state0_carry__0_i_305_n_4\,
      O(2) => \led_state0_carry__0_i_305_n_5\,
      O(1) => \led_state0_carry__0_i_305_n_6\,
      O(0) => \NLW_led_state0_carry__0_i_305_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__0_i_344_n_0\,
      S(2) => \led_state0_carry__0_i_345_n_0\,
      S(1) => \led_state0_carry__0_i_346_n_0\,
      S(0) => '1'
    );
\led_state0_carry__0_i_306\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_266_n_5\,
      O => \led_state0_carry__0_i_306_n_0\
    );
\led_state0_carry__0_i_307\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_266_n_6\,
      O => \led_state0_carry__0_i_307_n_0\
    );
\led_state0_carry__0_i_308\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_266_n_7\,
      O => \led_state0_carry__0_i_308_n_0\
    );
\led_state0_carry__0_i_309\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_305_n_4\,
      O => \led_state0_carry__0_i_309_n_0\
    );
\led_state0_carry__0_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(9),
      O => \led_state0_carry__0_i_31_n_0\
    );
\led_state0_carry__0_i_310\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__0_i_310_n_0\,
      CO(2) => \led_state0_carry__0_i_310_n_1\,
      CO(1) => \led_state0_carry__0_i_310_n_2\,
      CO(0) => \led_state0_carry__0_i_310_n_3\,
      CYINIT => led_state20_in(19),
      DI(3) => \led_state0_carry__0_i_315_n_5\,
      DI(2) => \led_state0_carry__0_i_315_n_6\,
      DI(1) => led_state30_in(18),
      DI(0) => '0',
      O(3) => \led_state0_carry__0_i_310_n_4\,
      O(2) => \led_state0_carry__0_i_310_n_5\,
      O(1) => \led_state0_carry__0_i_310_n_6\,
      O(0) => \NLW_led_state0_carry__0_i_310_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__0_i_348_n_0\,
      S(2) => \led_state0_carry__0_i_349_n_0\,
      S(1) => \led_state0_carry__0_i_350_n_0\,
      S(0) => '1'
    );
\led_state0_carry__0_i_311\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_271_n_5\,
      O => \led_state0_carry__0_i_311_n_0\
    );
\led_state0_carry__0_i_312\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_271_n_6\,
      O => \led_state0_carry__0_i_312_n_0\
    );
\led_state0_carry__0_i_313\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_271_n_7\,
      O => \led_state0_carry__0_i_313_n_0\
    );
\led_state0_carry__0_i_314\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_310_n_4\,
      O => \led_state0_carry__0_i_314_n_0\
    );
\led_state0_carry__0_i_315\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__0_i_315_n_0\,
      CO(2) => \led_state0_carry__0_i_315_n_1\,
      CO(1) => \led_state0_carry__0_i_315_n_2\,
      CO(0) => \led_state0_carry__0_i_315_n_3\,
      CYINIT => led_state20_in(20),
      DI(3) => \led_state0_carry__0_i_320_n_5\,
      DI(2) => \led_state0_carry__0_i_320_n_6\,
      DI(1) => led_state30_in(19),
      DI(0) => '0',
      O(3) => \led_state0_carry__0_i_315_n_4\,
      O(2) => \led_state0_carry__0_i_315_n_5\,
      O(1) => \led_state0_carry__0_i_315_n_6\,
      O(0) => \NLW_led_state0_carry__0_i_315_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__0_i_352_n_0\,
      S(2) => \led_state0_carry__0_i_353_n_0\,
      S(1) => \led_state0_carry__0_i_354_n_0\,
      S(0) => '1'
    );
\led_state0_carry__0_i_316\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_276_n_5\,
      O => \led_state0_carry__0_i_316_n_0\
    );
\led_state0_carry__0_i_317\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_276_n_6\,
      O => \led_state0_carry__0_i_317_n_0\
    );
\led_state0_carry__0_i_318\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_276_n_7\,
      O => \led_state0_carry__0_i_318_n_0\
    );
\led_state0_carry__0_i_319\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_315_n_4\,
      O => \led_state0_carry__0_i_319_n_0\
    );
\led_state0_carry__0_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_60_n_0\,
      CO(3) => \led_state0_carry__0_i_32_n_0\,
      CO(2) => \led_state0_carry__0_i_32_n_1\,
      CO(1) => \led_state0_carry__0_i_32_n_2\,
      CO(0) => \led_state0_carry__0_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_34_n_5\,
      DI(2) => \led_state0_carry__0_i_34_n_6\,
      DI(1) => \led_state0_carry__0_i_34_n_7\,
      DI(0) => \led_state0_carry__0_i_61_n_4\,
      O(3) => \led_state0_carry__0_i_32_n_4\,
      O(2) => \led_state0_carry__0_i_32_n_5\,
      O(1) => \led_state0_carry__0_i_32_n_6\,
      O(0) => \led_state0_carry__0_i_32_n_7\,
      S(3) => \led_state0_carry__0_i_62_n_0\,
      S(2) => \led_state0_carry__0_i_63_n_0\,
      S(1) => \led_state0_carry__0_i_64_n_0\,
      S(0) => \led_state0_carry__0_i_65_n_0\
    );
\led_state0_carry__0_i_320\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__0_i_320_n_0\,
      CO(2) => \led_state0_carry__0_i_320_n_1\,
      CO(1) => \led_state0_carry__0_i_320_n_2\,
      CO(0) => \led_state0_carry__0_i_320_n_3\,
      CYINIT => led_state20_in(21),
      DI(3) => \led_state0_carry__0_i_325_n_5\,
      DI(2) => \led_state0_carry__0_i_325_n_6\,
      DI(1) => led_state30_in(20),
      DI(0) => '0',
      O(3) => \led_state0_carry__0_i_320_n_4\,
      O(2) => \led_state0_carry__0_i_320_n_5\,
      O(1) => \led_state0_carry__0_i_320_n_6\,
      O(0) => \NLW_led_state0_carry__0_i_320_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__0_i_356_n_0\,
      S(2) => \led_state0_carry__0_i_357_n_0\,
      S(1) => \led_state0_carry__0_i_358_n_0\,
      S(0) => '1'
    );
\led_state0_carry__0_i_321\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_281_n_5\,
      O => \led_state0_carry__0_i_321_n_0\
    );
\led_state0_carry__0_i_322\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_281_n_6\,
      O => \led_state0_carry__0_i_322_n_0\
    );
\led_state0_carry__0_i_323\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_281_n_7\,
      O => \led_state0_carry__0_i_323_n_0\
    );
\led_state0_carry__0_i_324\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_320_n_4\,
      O => \led_state0_carry__0_i_324_n_0\
    );
\led_state0_carry__0_i_325\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__0_i_325_n_0\,
      CO(2) => \led_state0_carry__0_i_325_n_1\,
      CO(1) => \led_state0_carry__0_i_325_n_2\,
      CO(0) => \led_state0_carry__0_i_325_n_3\,
      CYINIT => led_state20_in(22),
      DI(3) => \led_state0_carry__0_i_330_n_5\,
      DI(2) => \led_state0_carry__0_i_330_n_6\,
      DI(1) => led_state30_in(21),
      DI(0) => '0',
      O(3) => \led_state0_carry__0_i_325_n_4\,
      O(2) => \led_state0_carry__0_i_325_n_5\,
      O(1) => \led_state0_carry__0_i_325_n_6\,
      O(0) => \NLW_led_state0_carry__0_i_325_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__0_i_360_n_0\,
      S(2) => \led_state0_carry__0_i_361_n_0\,
      S(1) => \led_state0_carry__0_i_362_n_0\,
      S(0) => '1'
    );
\led_state0_carry__0_i_326\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_286_n_5\,
      O => \led_state0_carry__0_i_326_n_0\
    );
\led_state0_carry__0_i_327\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_286_n_6\,
      O => \led_state0_carry__0_i_327_n_0\
    );
\led_state0_carry__0_i_328\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_286_n_7\,
      O => \led_state0_carry__0_i_328_n_0\
    );
\led_state0_carry__0_i_329\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_325_n_4\,
      O => \led_state0_carry__0_i_329_n_0\
    );
\led_state0_carry__0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_34_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__0_i_33_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(13),
      CO(0) => \led_state0_carry__0_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(14),
      DI(0) => \led_state0_carry__0_i_23_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__0_i_33_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__0_i_33_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__0_i_66_n_0\,
      S(0) => \led_state0_carry__0_i_67_n_0\
    );
\led_state0_carry__0_i_330\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__0_i_330_n_0\,
      CO(2) => \led_state0_carry__0_i_330_n_1\,
      CO(1) => \led_state0_carry__0_i_330_n_2\,
      CO(0) => \led_state0_carry__0_i_330_n_3\,
      CYINIT => led_state20_in(23),
      DI(3) => \led_state0_carry__1_i_295_n_5\,
      DI(2) => \led_state0_carry__1_i_295_n_6\,
      DI(1) => led_state30_in(22),
      DI(0) => '0',
      O(3) => \led_state0_carry__0_i_330_n_4\,
      O(2) => \led_state0_carry__0_i_330_n_5\,
      O(1) => \led_state0_carry__0_i_330_n_6\,
      O(0) => \NLW_led_state0_carry__0_i_330_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__0_i_364_n_0\,
      S(2) => \led_state0_carry__0_i_365_n_0\,
      S(1) => \led_state0_carry__0_i_366_n_0\,
      S(0) => '1'
    );
\led_state0_carry__0_i_331\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_255_n_5\,
      O => \led_state0_carry__0_i_331_n_0\
    );
\led_state0_carry__0_i_332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_255_n_6\,
      O => \led_state0_carry__0_i_332_n_0\
    );
\led_state0_carry__0_i_333\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_255_n_7\,
      O => \led_state0_carry__0_i_333_n_0\
    );
\led_state0_carry__0_i_334\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__0_i_330_n_4\,
      O => \led_state0_carry__0_i_334_n_0\
    );
\led_state0_carry__0_i_335\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(15),
      I1 => pwm_current_count_reg(15),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(15)
    );
\led_state0_carry__0_i_336\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_300_n_5\,
      O => \led_state0_carry__0_i_336_n_0\
    );
\led_state0_carry__0_i_337\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_300_n_6\,
      O => \led_state0_carry__0_i_337_n_0\
    );
\led_state0_carry__0_i_338\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(16),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(15),
      I4 => led_state4(15),
      O => \led_state0_carry__0_i_338_n_0\
    );
\led_state0_carry__0_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(16),
      I1 => pwm_current_count_reg(16),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(16)
    );
\led_state0_carry__0_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_61_n_0\,
      CO(3) => \led_state0_carry__0_i_34_n_0\,
      CO(2) => \led_state0_carry__0_i_34_n_1\,
      CO(1) => \led_state0_carry__0_i_34_n_2\,
      CO(0) => \led_state0_carry__0_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_23_n_5\,
      DI(2) => \led_state0_carry__0_i_23_n_6\,
      DI(1) => \led_state0_carry__0_i_23_n_7\,
      DI(0) => \led_state0_carry__0_i_47_n_4\,
      O(3) => \led_state0_carry__0_i_34_n_4\,
      O(2) => \led_state0_carry__0_i_34_n_5\,
      O(1) => \led_state0_carry__0_i_34_n_6\,
      O(0) => \led_state0_carry__0_i_34_n_7\,
      S(3) => \led_state0_carry__0_i_68_n_0\,
      S(2) => \led_state0_carry__0_i_69_n_0\,
      S(1) => \led_state0_carry__0_i_70_n_0\,
      S(0) => \led_state0_carry__0_i_71_n_0\
    );
\led_state0_carry__0_i_340\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_305_n_5\,
      O => \led_state0_carry__0_i_340_n_0\
    );
\led_state0_carry__0_i_341\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_305_n_6\,
      O => \led_state0_carry__0_i_341_n_0\
    );
\led_state0_carry__0_i_342\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(17),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(16),
      I4 => led_state4(16),
      O => \led_state0_carry__0_i_342_n_0\
    );
\led_state0_carry__0_i_343\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(17),
      I1 => pwm_current_count_reg(17),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(17)
    );
\led_state0_carry__0_i_344\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_310_n_5\,
      O => \led_state0_carry__0_i_344_n_0\
    );
\led_state0_carry__0_i_345\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_310_n_6\,
      O => \led_state0_carry__0_i_345_n_0\
    );
\led_state0_carry__0_i_346\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(18),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(17),
      I4 => led_state4(17),
      O => \led_state0_carry__0_i_346_n_0\
    );
\led_state0_carry__0_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(18),
      I1 => pwm_current_count_reg(18),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(18)
    );
\led_state0_carry__0_i_348\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_315_n_5\,
      O => \led_state0_carry__0_i_348_n_0\
    );
\led_state0_carry__0_i_349\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_315_n_6\,
      O => \led_state0_carry__0_i_349_n_0\
    );
\led_state0_carry__0_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => \led_state0_carry__0_i_33_n_7\,
      O => \led_state0_carry__0_i_35_n_0\
    );
\led_state0_carry__0_i_350\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(19),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(18),
      I4 => led_state4(18),
      O => \led_state0_carry__0_i_350_n_0\
    );
\led_state0_carry__0_i_351\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(19),
      I1 => pwm_current_count_reg(19),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(19)
    );
\led_state0_carry__0_i_352\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_320_n_5\,
      O => \led_state0_carry__0_i_352_n_0\
    );
\led_state0_carry__0_i_353\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_320_n_6\,
      O => \led_state0_carry__0_i_353_n_0\
    );
\led_state0_carry__0_i_354\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(20),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(19),
      I4 => led_state4(19),
      O => \led_state0_carry__0_i_354_n_0\
    );
\led_state0_carry__0_i_355\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(20),
      I1 => pwm_current_count_reg(20),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(20)
    );
\led_state0_carry__0_i_356\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_325_n_5\,
      O => \led_state0_carry__0_i_356_n_0\
    );
\led_state0_carry__0_i_357\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__0_i_325_n_6\,
      O => \led_state0_carry__0_i_357_n_0\
    );
\led_state0_carry__0_i_358\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(21),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(20),
      I4 => led_state4(20),
      O => \led_state0_carry__0_i_358_n_0\
    );
\led_state0_carry__0_i_359\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(21),
      I1 => pwm_current_count_reg(21),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(21)
    );
\led_state0_carry__0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__3_n_0\,
      I3 => \led_state0_carry__0_i_34_n_4\,
      O => \led_state0_carry__0_i_36_n_0\
    );
\led_state0_carry__0_i_360\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__0_i_330_n_5\,
      O => \led_state0_carry__0_i_360_n_0\
    );
\led_state0_carry__0_i_361\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__0_i_330_n_6\,
      O => \led_state0_carry__0_i_361_n_0\
    );
\led_state0_carry__0_i_362\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(22),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(21),
      I4 => led_state4(21),
      O => \led_state0_carry__0_i_362_n_0\
    );
\led_state0_carry__0_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(22),
      I1 => pwm_current_count_reg(22),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(22)
    );
\led_state0_carry__0_i_364\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_295_n_5\,
      O => \led_state0_carry__0_i_364_n_0\
    );
\led_state0_carry__0_i_365\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_295_n_6\,
      O => \led_state0_carry__0_i_365_n_0\
    );
\led_state0_carry__0_i_366\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(23),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(22),
      I4 => led_state4(22),
      O => \led_state0_carry__0_i_366_n_0\
    );
\led_state0_carry__0_i_367\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_550_n_0,
      CO(3) => \led_state0_carry__0_i_367_n_0\,
      CO(2) => \led_state0_carry__0_i_367_n_1\,
      CO(1) => \led_state0_carry__0_i_367_n_2\,
      CO(0) => \led_state0_carry__0_i_367_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state4(20 downto 17),
      S(3) => \led_state0_carry__0_i_369_n_0\,
      S(2) => \led_state0_carry__0_i_370_n_0\,
      S(1) => \led_state0_carry__0_i_371_n_0\,
      S(0) => \led_state0_carry__0_i_372_n_0\
    );
\led_state0_carry__0_i_368\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_367_n_0\,
      CO(3) => \led_state0_carry__0_i_368_n_0\,
      CO(2) => \led_state0_carry__0_i_368_n_1\,
      CO(1) => \led_state0_carry__0_i_368_n_2\,
      CO(0) => \led_state0_carry__0_i_368_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state4(24 downto 21),
      S(3) => \led_state0_carry__0_i_373_n_0\,
      S(2) => \led_state0_carry__0_i_374_n_0\,
      S(1) => \led_state0_carry__0_i_375_n_0\,
      S(0) => \led_state0_carry__0_i_376_n_0\
    );
\led_state0_carry__0_i_369\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(20),
      O => \led_state0_carry__0_i_369_n_0\
    );
\led_state0_carry__0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_72_n_0\,
      CO(3) => \led_state0_carry__0_i_37_n_0\,
      CO(2) => \led_state0_carry__0_i_37_n_1\,
      CO(1) => \led_state0_carry__0_i_37_n_2\,
      CO(0) => \led_state0_carry__0_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_39_n_5\,
      DI(2) => \led_state0_carry__0_i_39_n_6\,
      DI(1) => \led_state0_carry__0_i_39_n_7\,
      DI(0) => \led_state0_carry__0_i_73_n_4\,
      O(3) => \led_state0_carry__0_i_37_n_4\,
      O(2) => \led_state0_carry__0_i_37_n_5\,
      O(1) => \led_state0_carry__0_i_37_n_6\,
      O(0) => \led_state0_carry__0_i_37_n_7\,
      S(3) => \led_state0_carry__0_i_74_n_0\,
      S(2) => \led_state0_carry__0_i_75_n_0\,
      S(1) => \led_state0_carry__0_i_76_n_0\,
      S(0) => \led_state0_carry__0_i_77_n_0\
    );
\led_state0_carry__0_i_370\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(19),
      O => \led_state0_carry__0_i_370_n_0\
    );
\led_state0_carry__0_i_371\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(18),
      O => \led_state0_carry__0_i_371_n_0\
    );
\led_state0_carry__0_i_372\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(17),
      O => \led_state0_carry__0_i_372_n_0\
    );
\led_state0_carry__0_i_373\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(24),
      O => \led_state0_carry__0_i_373_n_0\
    );
\led_state0_carry__0_i_374\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(23),
      O => \led_state0_carry__0_i_374_n_0\
    );
\led_state0_carry__0_i_375\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(22),
      O => \led_state0_carry__0_i_375_n_0\
    );
\led_state0_carry__0_i_376\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(21),
      O => \led_state0_carry__0_i_376_n_0\
    );
\led_state0_carry__0_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_39_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__0_i_38_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(11),
      CO(0) => \led_state0_carry__0_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(12),
      DI(0) => \led_state0_carry__0_i_32_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__0_i_38_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__0_i_38_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__0_i_78_n_0\,
      S(0) => \led_state0_carry__0_i_79_n_0\
    );
\led_state0_carry__0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_73_n_0\,
      CO(3) => \led_state0_carry__0_i_39_n_0\,
      CO(2) => \led_state0_carry__0_i_39_n_1\,
      CO(1) => \led_state0_carry__0_i_39_n_2\,
      CO(0) => \led_state0_carry__0_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_32_n_5\,
      DI(2) => \led_state0_carry__0_i_32_n_6\,
      DI(1) => \led_state0_carry__0_i_32_n_7\,
      DI(0) => \led_state0_carry__0_i_60_n_4\,
      O(3) => \led_state0_carry__0_i_39_n_4\,
      O(2) => \led_state0_carry__0_i_39_n_5\,
      O(1) => \led_state0_carry__0_i_39_n_6\,
      O(0) => \led_state0_carry__0_i_39_n_7\,
      S(3) => \led_state0_carry__0_i_80_n_0\,
      S(2) => \led_state0_carry__0_i_81_n_0\,
      S(1) => \led_state0_carry__0_i_82_n_0\,
      S(0) => \led_state0_carry__0_i_83_n_0\
    );
\led_state0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[8]\,
      I1 => \led_state3__0\,
      I2 => led_state2(8),
      I3 => led_state20_in(8),
      I4 => \led_state1__95\(9),
      I5 => \pwm_duty_reg_n_0_[9]\,
      O => \led_state0_carry__0_i_4_n_0\
    );
\led_state0_carry__0_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => \led_state0_carry__0_i_38_n_7\,
      O => \led_state0_carry__0_i_40_n_0\
    );
\led_state0_carry__0_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__4_n_0\,
      I3 => \led_state0_carry__0_i_39_n_4\,
      O => \led_state0_carry__0_i_41_n_0\
    );
\led_state0_carry__0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_57_n_0,
      CO(3) => \led_state0_carry__0_i_42_n_0\,
      CO(2) => \led_state0_carry__0_i_42_n_1\,
      CO(1) => \led_state0_carry__0_i_42_n_2\,
      CO(0) => \led_state0_carry__0_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_44_n_5\,
      DI(2) => \led_state0_carry__0_i_44_n_6\,
      DI(1) => \led_state0_carry__0_i_44_n_7\,
      DI(0) => \led_state0_carry__0_i_84_n_4\,
      O(3) => \led_state0_carry__0_i_42_n_4\,
      O(2) => \led_state0_carry__0_i_42_n_5\,
      O(1) => \led_state0_carry__0_i_42_n_6\,
      O(0) => \led_state0_carry__0_i_42_n_7\,
      S(3) => \led_state0_carry__0_i_85_n_0\,
      S(2) => \led_state0_carry__0_i_86_n_0\,
      S(1) => \led_state0_carry__0_i_87_n_0\,
      S(0) => \led_state0_carry__0_i_88_n_0\
    );
\led_state0_carry__0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_44_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__0_i_43_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(9),
      CO(0) => \led_state0_carry__0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(10),
      DI(0) => \led_state0_carry__0_i_37_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__0_i_43_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__0_i_43_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__0_i_89_n_0\,
      S(0) => \led_state0_carry__0_i_90_n_0\
    );
\led_state0_carry__0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_84_n_0\,
      CO(3) => \led_state0_carry__0_i_44_n_0\,
      CO(2) => \led_state0_carry__0_i_44_n_1\,
      CO(1) => \led_state0_carry__0_i_44_n_2\,
      CO(0) => \led_state0_carry__0_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_37_n_5\,
      DI(2) => \led_state0_carry__0_i_37_n_6\,
      DI(1) => \led_state0_carry__0_i_37_n_7\,
      DI(0) => \led_state0_carry__0_i_72_n_4\,
      O(3) => \led_state0_carry__0_i_44_n_4\,
      O(2) => \led_state0_carry__0_i_44_n_5\,
      O(1) => \led_state0_carry__0_i_44_n_6\,
      O(0) => \led_state0_carry__0_i_44_n_7\,
      S(3) => \led_state0_carry__0_i_91_n_0\,
      S(2) => \led_state0_carry__0_i_92_n_0\,
      S(1) => \led_state0_carry__0_i_93_n_0\,
      S(0) => \led_state0_carry__0_i_94_n_0\
    );
\led_state0_carry__0_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => \led_state0_carry__0_i_43_n_7\,
      O => \led_state0_carry__0_i_45_n_0\
    );
\led_state0_carry__0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__4_n_0\,
      I3 => \led_state0_carry__0_i_44_n_4\,
      O => \led_state0_carry__0_i_46_n_0\
    );
\led_state0_carry__0_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_95_n_0\,
      CO(3) => \led_state0_carry__0_i_47_n_0\,
      CO(2) => \led_state0_carry__0_i_47_n_1\,
      CO(1) => \led_state0_carry__0_i_47_n_2\,
      CO(0) => \led_state0_carry__0_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_48_n_5\,
      DI(2) => \led_state0_carry__0_i_48_n_6\,
      DI(1) => \led_state0_carry__0_i_48_n_7\,
      DI(0) => \led_state0_carry__0_i_96_n_4\,
      O(3) => \led_state0_carry__0_i_47_n_4\,
      O(2) => \led_state0_carry__0_i_47_n_5\,
      O(1) => \led_state0_carry__0_i_47_n_6\,
      O(0) => \led_state0_carry__0_i_47_n_7\,
      S(3) => \led_state0_carry__0_i_97_n_0\,
      S(2) => \led_state0_carry__0_i_98_n_0\,
      S(1) => \led_state0_carry__0_i_99_n_0\,
      S(0) => \led_state0_carry__0_i_100_n_0\
    );
\led_state0_carry__0_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_96_n_0\,
      CO(3) => \led_state0_carry__0_i_48_n_0\,
      CO(2) => \led_state0_carry__0_i_48_n_1\,
      CO(1) => \led_state0_carry__0_i_48_n_2\,
      CO(0) => \led_state0_carry__0_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_55_n_5\,
      DI(2) => \led_state0_carry__0_i_55_n_6\,
      DI(1) => \led_state0_carry__0_i_55_n_7\,
      DI(0) => \led_state0_carry__0_i_101_n_4\,
      O(3) => \led_state0_carry__0_i_48_n_4\,
      O(2) => \led_state0_carry__0_i_48_n_5\,
      O(1) => \led_state0_carry__0_i_48_n_6\,
      O(0) => \led_state0_carry__0_i_48_n_7\,
      S(3) => \led_state0_carry__0_i_102_n_0\,
      S(2) => \led_state0_carry__0_i_103_n_0\,
      S(1) => \led_state0_carry__0_i_104_n_0\,
      S(0) => \led_state0_carry__0_i_105_n_0\
    );
\led_state0_carry__0_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_25_n_5\,
      O => \led_state0_carry__0_i_49_n_0\
    );
\led_state0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[14]\,
      I1 => led_state20_in(14),
      I2 => led_state2(14),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[15]\,
      I5 => \led_state1__95\(15),
      O => \led_state0_carry__0_i_5_n_0\
    );
\led_state0_carry__0_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_25_n_6\,
      O => \led_state0_carry__0_i_50_n_0\
    );
\led_state0_carry__0_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_25_n_7\,
      O => \led_state0_carry__0_i_51_n_0\
    );
\led_state0_carry__0_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_48_n_4\,
      O => \led_state0_carry__0_i_52_n_0\
    );
\led_state0_carry__0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => \led_state0_carry__1_i_17_n_7\,
      O => \led_state0_carry__0_i_53_n_0\
    );
\led_state0_carry__0_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__2_n_0\,
      I3 => \led_state0_carry__1_i_42_n_4\,
      O => \led_state0_carry__0_i_54_n_0\
    );
\led_state0_carry__0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_101_n_0\,
      CO(3) => \led_state0_carry__0_i_55_n_0\,
      CO(2) => \led_state0_carry__0_i_55_n_1\,
      CO(1) => \led_state0_carry__0_i_55_n_2\,
      CO(0) => \led_state0_carry__0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_84_n_5\,
      DI(2) => \led_state0_carry__1_i_84_n_6\,
      DI(1) => \led_state0_carry__1_i_84_n_7\,
      DI(0) => \led_state0_carry__0_i_106_n_4\,
      O(3) => \led_state0_carry__0_i_55_n_4\,
      O(2) => \led_state0_carry__0_i_55_n_5\,
      O(1) => \led_state0_carry__0_i_55_n_6\,
      O(0) => \led_state0_carry__0_i_55_n_7\,
      S(3) => \led_state0_carry__0_i_107_n_0\,
      S(2) => \led_state0_carry__0_i_108_n_0\,
      S(1) => \led_state0_carry__0_i_109_n_0\,
      S(0) => \led_state0_carry__0_i_110_n_0\
    );
\led_state0_carry__0_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_42_n_5\,
      O => \led_state0_carry__0_i_56_n_0\
    );
\led_state0_carry__0_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_42_n_6\,
      O => \led_state0_carry__0_i_57_n_0\
    );
\led_state0_carry__0_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_42_n_7\,
      O => \led_state0_carry__0_i_58_n_0\
    );
\led_state0_carry__0_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(16),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_55_n_4\,
      O => \led_state0_carry__0_i_59_n_0\
    );
\led_state0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[12]\,
      I1 => led_state20_in(12),
      I2 => led_state2(12),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[13]\,
      I5 => \led_state1__95\(13),
      O => \led_state0_carry__0_i_6_n_0\
    );
\led_state0_carry__0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_111_n_0\,
      CO(3) => \led_state0_carry__0_i_60_n_0\,
      CO(2) => \led_state0_carry__0_i_60_n_1\,
      CO(1) => \led_state0_carry__0_i_60_n_2\,
      CO(0) => \led_state0_carry__0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_61_n_5\,
      DI(2) => \led_state0_carry__0_i_61_n_6\,
      DI(1) => \led_state0_carry__0_i_61_n_7\,
      DI(0) => \led_state0_carry__0_i_112_n_4\,
      O(3) => \led_state0_carry__0_i_60_n_4\,
      O(2) => \led_state0_carry__0_i_60_n_5\,
      O(1) => \led_state0_carry__0_i_60_n_6\,
      O(0) => \led_state0_carry__0_i_60_n_7\,
      S(3) => \led_state0_carry__0_i_113_n_0\,
      S(2) => \led_state0_carry__0_i_114_n_0\,
      S(1) => \led_state0_carry__0_i_115_n_0\,
      S(0) => \led_state0_carry__0_i_116_n_0\
    );
\led_state0_carry__0_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_112_n_0\,
      CO(3) => \led_state0_carry__0_i_61_n_0\,
      CO(2) => \led_state0_carry__0_i_61_n_1\,
      CO(1) => \led_state0_carry__0_i_61_n_2\,
      CO(0) => \led_state0_carry__0_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_47_n_5\,
      DI(2) => \led_state0_carry__0_i_47_n_6\,
      DI(1) => \led_state0_carry__0_i_47_n_7\,
      DI(0) => \led_state0_carry__0_i_95_n_4\,
      O(3) => \led_state0_carry__0_i_61_n_4\,
      O(2) => \led_state0_carry__0_i_61_n_5\,
      O(1) => \led_state0_carry__0_i_61_n_6\,
      O(0) => \led_state0_carry__0_i_61_n_7\,
      S(3) => \led_state0_carry__0_i_117_n_0\,
      S(2) => \led_state0_carry__0_i_118_n_0\,
      S(1) => \led_state0_carry__0_i_119_n_0\,
      S(0) => \led_state0_carry__0_i_120_n_0\
    );
\led_state0_carry__0_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_34_n_5\,
      O => \led_state0_carry__0_i_62_n_0\
    );
\led_state0_carry__0_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_34_n_6\,
      O => \led_state0_carry__0_i_63_n_0\
    );
\led_state0_carry__0_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_34_n_7\,
      O => \led_state0_carry__0_i_64_n_0\
    );
\led_state0_carry__0_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_61_n_4\,
      O => \led_state0_carry__0_i_65_n_0\
    );
\led_state0_carry__0_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => \led_state0_carry__0_i_10_n_7\,
      O => \led_state0_carry__0_i_66_n_0\
    );
\led_state0_carry__0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__3_n_0\,
      I3 => \led_state0_carry__0_i_23_n_4\,
      O => \led_state0_carry__0_i_67_n_0\
    );
\led_state0_carry__0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_23_n_5\,
      O => \led_state0_carry__0_i_68_n_0\
    );
\led_state0_carry__0_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_23_n_6\,
      O => \led_state0_carry__0_i_69_n_0\
    );
\led_state0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[10]\,
      I1 => led_state20_in(10),
      I2 => led_state2(10),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[11]\,
      I5 => \led_state1__95\(11),
      O => \led_state0_carry__0_i_7_n_0\
    );
\led_state0_carry__0_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_23_n_7\,
      O => \led_state0_carry__0_i_70_n_0\
    );
\led_state0_carry__0_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_47_n_4\,
      O => \led_state0_carry__0_i_71_n_0\
    );
\led_state0_carry__0_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_121_n_0\,
      CO(3) => \led_state0_carry__0_i_72_n_0\,
      CO(2) => \led_state0_carry__0_i_72_n_1\,
      CO(1) => \led_state0_carry__0_i_72_n_2\,
      CO(0) => \led_state0_carry__0_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_73_n_5\,
      DI(2) => \led_state0_carry__0_i_73_n_6\,
      DI(1) => \led_state0_carry__0_i_73_n_7\,
      DI(0) => \led_state0_carry__0_i_122_n_4\,
      O(3) => \led_state0_carry__0_i_72_n_4\,
      O(2) => \led_state0_carry__0_i_72_n_5\,
      O(1) => \led_state0_carry__0_i_72_n_6\,
      O(0) => \led_state0_carry__0_i_72_n_7\,
      S(3) => \led_state0_carry__0_i_123_n_0\,
      S(2) => \led_state0_carry__0_i_124_n_0\,
      S(1) => \led_state0_carry__0_i_125_n_0\,
      S(0) => \led_state0_carry__0_i_126_n_0\
    );
\led_state0_carry__0_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_122_n_0\,
      CO(3) => \led_state0_carry__0_i_73_n_0\,
      CO(2) => \led_state0_carry__0_i_73_n_1\,
      CO(1) => \led_state0_carry__0_i_73_n_2\,
      CO(0) => \led_state0_carry__0_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_60_n_5\,
      DI(2) => \led_state0_carry__0_i_60_n_6\,
      DI(1) => \led_state0_carry__0_i_60_n_7\,
      DI(0) => \led_state0_carry__0_i_111_n_4\,
      O(3) => \led_state0_carry__0_i_73_n_4\,
      O(2) => \led_state0_carry__0_i_73_n_5\,
      O(1) => \led_state0_carry__0_i_73_n_6\,
      O(0) => \led_state0_carry__0_i_73_n_7\,
      S(3) => \led_state0_carry__0_i_127_n_0\,
      S(2) => \led_state0_carry__0_i_128_n_0\,
      S(1) => \led_state0_carry__0_i_129_n_0\,
      S(0) => \led_state0_carry__0_i_130_n_0\
    );
\led_state0_carry__0_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_39_n_5\,
      O => \led_state0_carry__0_i_74_n_0\
    );
\led_state0_carry__0_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_39_n_6\,
      O => \led_state0_carry__0_i_75_n_0\
    );
\led_state0_carry__0_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_39_n_7\,
      O => \led_state0_carry__0_i_76_n_0\
    );
\led_state0_carry__0_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_73_n_4\,
      O => \led_state0_carry__0_i_77_n_0\
    );
\led_state0_carry__0_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => \led_state0_carry__0_i_13_n_7\,
      O => \led_state0_carry__0_i_78_n_0\
    );
\led_state0_carry__0_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__3_n_0\,
      I3 => \led_state0_carry__0_i_32_n_4\,
      O => \led_state0_carry__0_i_79_n_0\
    );
\led_state0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[8]\,
      I1 => led_state20_in(8),
      I2 => led_state2(8),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[9]\,
      I5 => \led_state1__95\(9),
      O => \led_state0_carry__0_i_8_n_0\
    );
\led_state0_carry__0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_32_n_5\,
      O => \led_state0_carry__0_i_80_n_0\
    );
\led_state0_carry__0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_32_n_6\,
      O => \led_state0_carry__0_i_81_n_0\
    );
\led_state0_carry__0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_32_n_7\,
      O => \led_state0_carry__0_i_82_n_0\
    );
\led_state0_carry__0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_60_n_4\,
      O => \led_state0_carry__0_i_83_n_0\
    );
\led_state0_carry__0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_109_n_0,
      CO(3) => \led_state0_carry__0_i_84_n_0\,
      CO(2) => \led_state0_carry__0_i_84_n_1\,
      CO(1) => \led_state0_carry__0_i_84_n_2\,
      CO(0) => \led_state0_carry__0_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_72_n_5\,
      DI(2) => \led_state0_carry__0_i_72_n_6\,
      DI(1) => \led_state0_carry__0_i_72_n_7\,
      DI(0) => \led_state0_carry__0_i_121_n_4\,
      O(3) => \led_state0_carry__0_i_84_n_4\,
      O(2) => \led_state0_carry__0_i_84_n_5\,
      O(1) => \led_state0_carry__0_i_84_n_6\,
      O(0) => \led_state0_carry__0_i_84_n_7\,
      S(3) => \led_state0_carry__0_i_131_n_0\,
      S(2) => \led_state0_carry__0_i_132_n_0\,
      S(1) => \led_state0_carry__0_i_133_n_0\,
      S(0) => \led_state0_carry__0_i_134_n_0\
    );
\led_state0_carry__0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_44_n_5\,
      O => \led_state0_carry__0_i_85_n_0\
    );
\led_state0_carry__0_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_44_n_6\,
      O => \led_state0_carry__0_i_86_n_0\
    );
\led_state0_carry__0_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_44_n_7\,
      O => \led_state0_carry__0_i_87_n_0\
    );
\led_state0_carry__0_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_84_n_4\,
      O => \led_state0_carry__0_i_88_n_0\
    );
\led_state0_carry__0_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => \led_state0_carry__0_i_15_n_7\,
      O => \led_state0_carry__0_i_89_n_0\
    );
\led_state0_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_12_n_0\,
      CO(3) => \led_state0_carry__0_i_9_n_0\,
      CO(2) => \led_state0_carry__0_i_9_n_1\,
      CO(1) => \led_state0_carry__0_i_9_n_2\,
      CO(0) => \led_state0_carry__0_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state2(16 downto 13),
      S(3) => \led_state0_carry__0_i_19_n_0\,
      S(2) => \led_state0_carry__0_i_20_n_0\,
      S(1) => \led_state0_carry__0_i_21_n_0\,
      S(0) => \led_state0_carry__0_i_22_n_0\
    );
\led_state0_carry__0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__4_n_0\,
      I3 => \led_state0_carry__0_i_37_n_4\,
      O => \led_state0_carry__0_i_90_n_0\
    );
\led_state0_carry__0_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_37_n_5\,
      O => \led_state0_carry__0_i_91_n_0\
    );
\led_state0_carry__0_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_37_n_6\,
      O => \led_state0_carry__0_i_92_n_0\
    );
\led_state0_carry__0_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_37_n_7\,
      O => \led_state0_carry__0_i_93_n_0\
    );
\led_state0_carry__0_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_72_n_4\,
      O => \led_state0_carry__0_i_94_n_0\
    );
\led_state0_carry__0_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_135_n_0\,
      CO(3) => \led_state0_carry__0_i_95_n_0\,
      CO(2) => \led_state0_carry__0_i_95_n_1\,
      CO(1) => \led_state0_carry__0_i_95_n_2\,
      CO(0) => \led_state0_carry__0_i_95_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_96_n_5\,
      DI(2) => \led_state0_carry__0_i_96_n_6\,
      DI(1) => \led_state0_carry__0_i_96_n_7\,
      DI(0) => \led_state0_carry__0_i_136_n_4\,
      O(3) => \led_state0_carry__0_i_95_n_4\,
      O(2) => \led_state0_carry__0_i_95_n_5\,
      O(1) => \led_state0_carry__0_i_95_n_6\,
      O(0) => \led_state0_carry__0_i_95_n_7\,
      S(3) => \led_state0_carry__0_i_137_n_0\,
      S(2) => \led_state0_carry__0_i_138_n_0\,
      S(1) => \led_state0_carry__0_i_139_n_0\,
      S(0) => \led_state0_carry__0_i_140_n_0\
    );
\led_state0_carry__0_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_136_n_0\,
      CO(3) => \led_state0_carry__0_i_96_n_0\,
      CO(2) => \led_state0_carry__0_i_96_n_1\,
      CO(1) => \led_state0_carry__0_i_96_n_2\,
      CO(0) => \led_state0_carry__0_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_101_n_5\,
      DI(2) => \led_state0_carry__0_i_101_n_6\,
      DI(1) => \led_state0_carry__0_i_101_n_7\,
      DI(0) => \led_state0_carry__0_i_141_n_4\,
      O(3) => \led_state0_carry__0_i_96_n_4\,
      O(2) => \led_state0_carry__0_i_96_n_5\,
      O(1) => \led_state0_carry__0_i_96_n_6\,
      O(0) => \led_state0_carry__0_i_96_n_7\,
      S(3) => \led_state0_carry__0_i_142_n_0\,
      S(2) => \led_state0_carry__0_i_143_n_0\,
      S(1) => \led_state0_carry__0_i_144_n_0\,
      S(0) => \led_state0_carry__0_i_145_n_0\
    );
\led_state0_carry__0_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_48_n_5\,
      O => \led_state0_carry__0_i_97_n_0\
    );
\led_state0_carry__0_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_48_n_6\,
      O => \led_state0_carry__0_i_98_n_0\
    );
\led_state0_carry__0_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_48_n_7\,
      O => \led_state0_carry__0_i_99_n_0\
    );
\led_state0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_n_0\,
      CO(3) => \led_state0_carry__1_n_0\,
      CO(2) => \led_state0_carry__1_n_1\,
      CO(1) => \led_state0_carry__1_n_2\,
      CO(0) => \led_state0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_1_n_0\,
      DI(2) => \led_state0_carry__1_i_2_n_0\,
      DI(1) => \led_state0_carry__1_i_3_n_0\,
      DI(0) => \led_state0_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_led_state0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \led_state0_carry__1_i_5_n_0\,
      S(2) => \led_state0_carry__1_i_6_n_0\,
      S(1) => \led_state0_carry__1_i_7_n_0\,
      S(0) => \led_state0_carry__1_i_8_n_0\
    );
\led_state0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[22]\,
      I1 => \led_state3__0\,
      I2 => led_state2(22),
      I3 => led_state20_in(22),
      I4 => \led_state1__95\(23),
      I5 => \pwm_duty_reg_n_0_[23]\,
      O => \led_state0_carry__1_i_1_n_0\
    );
\led_state0_carry__1_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_23_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__1_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(22),
      CO(0) => \led_state0_carry__1_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(23),
      DI(0) => \led_state0_carry__1_i_25_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__1_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__1_i_10_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__1_i_26_n_0\,
      S(0) => \led_state0_carry__1_i_27_n_0\
    );
\led_state0_carry__1_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_96_n_4\,
      O => \led_state0_carry__1_i_100_n_0\
    );
\led_state0_carry__1_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_141_n_0\,
      CO(3) => \led_state0_carry__1_i_101_n_0\,
      CO(2) => \led_state0_carry__1_i_101_n_1\,
      CO(1) => \led_state0_carry__1_i_101_n_2\,
      CO(0) => \led_state0_carry__1_i_101_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_106_n_5\,
      DI(2) => \led_state0_carry__1_i_106_n_6\,
      DI(1) => \led_state0_carry__1_i_106_n_7\,
      DI(0) => \led_state0_carry__1_i_146_n_4\,
      O(3) => \led_state0_carry__1_i_101_n_4\,
      O(2) => \led_state0_carry__1_i_101_n_5\,
      O(1) => \led_state0_carry__1_i_101_n_6\,
      O(0) => \led_state0_carry__1_i_101_n_7\,
      S(3) => \led_state0_carry__1_i_147_n_0\,
      S(2) => \led_state0_carry__1_i_148_n_0\,
      S(1) => \led_state0_carry__1_i_149_n_0\,
      S(0) => \led_state0_carry__1_i_150_n_0\
    );
\led_state0_carry__1_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_55_n_5\,
      O => \led_state0_carry__1_i_102_n_0\
    );
\led_state0_carry__1_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_55_n_6\,
      O => \led_state0_carry__1_i_103_n_0\
    );
\led_state0_carry__1_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_55_n_7\,
      O => \led_state0_carry__1_i_104_n_0\
    );
\led_state0_carry__1_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_101_n_4\,
      O => \led_state0_carry__1_i_105_n_0\
    );
\led_state0_carry__1_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_146_n_0\,
      CO(3) => \led_state0_carry__1_i_106_n_0\,
      CO(2) => \led_state0_carry__1_i_106_n_1\,
      CO(1) => \led_state0_carry__1_i_106_n_2\,
      CO(0) => \led_state0_carry__1_i_106_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_119_n_5\,
      DI(2) => \led_state0_carry__2_i_119_n_6\,
      DI(1) => \led_state0_carry__2_i_119_n_7\,
      DI(0) => \led_state0_carry__1_i_151_n_4\,
      O(3) => \led_state0_carry__1_i_106_n_4\,
      O(2) => \led_state0_carry__1_i_106_n_5\,
      O(1) => \led_state0_carry__1_i_106_n_6\,
      O(0) => \led_state0_carry__1_i_106_n_7\,
      S(3) => \led_state0_carry__1_i_152_n_0\,
      S(2) => \led_state0_carry__1_i_153_n_0\,
      S(1) => \led_state0_carry__1_i_154_n_0\,
      S(0) => \led_state0_carry__1_i_155_n_0\
    );
\led_state0_carry__1_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_84_n_5\,
      O => \led_state0_carry__1_i_107_n_0\
    );
\led_state0_carry__1_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_84_n_6\,
      O => \led_state0_carry__1_i_108_n_0\
    );
\led_state0_carry__1_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_84_n_7\,
      O => \led_state0_carry__1_i_109_n_0\
    );
\led_state0_carry__1_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state2(23),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(23)
    );
\led_state0_carry__1_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_106_n_4\,
      O => \led_state0_carry__1_i_110_n_0\
    );
\led_state0_carry__1_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_156_n_0\,
      CO(3) => \led_state0_carry__1_i_111_n_0\,
      CO(2) => \led_state0_carry__1_i_111_n_1\,
      CO(1) => \led_state0_carry__1_i_111_n_2\,
      CO(0) => \led_state0_carry__1_i_111_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_112_n_5\,
      DI(2) => \led_state0_carry__1_i_112_n_6\,
      DI(1) => \led_state0_carry__1_i_112_n_7\,
      DI(0) => \led_state0_carry__1_i_157_n_4\,
      O(3) => \led_state0_carry__1_i_111_n_4\,
      O(2) => \led_state0_carry__1_i_111_n_5\,
      O(1) => \led_state0_carry__1_i_111_n_6\,
      O(0) => \led_state0_carry__1_i_111_n_7\,
      S(3) => \led_state0_carry__1_i_158_n_0\,
      S(2) => \led_state0_carry__1_i_159_n_0\,
      S(1) => \led_state0_carry__1_i_160_n_0\,
      S(0) => \led_state0_carry__1_i_161_n_0\
    );
\led_state0_carry__1_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_157_n_0\,
      CO(3) => \led_state0_carry__1_i_112_n_0\,
      CO(2) => \led_state0_carry__1_i_112_n_1\,
      CO(1) => \led_state0_carry__1_i_112_n_2\,
      CO(0) => \led_state0_carry__1_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_95_n_5\,
      DI(2) => \led_state0_carry__1_i_95_n_6\,
      DI(1) => \led_state0_carry__1_i_95_n_7\,
      DI(0) => \led_state0_carry__1_i_135_n_4\,
      O(3) => \led_state0_carry__1_i_112_n_4\,
      O(2) => \led_state0_carry__1_i_112_n_5\,
      O(1) => \led_state0_carry__1_i_112_n_6\,
      O(0) => \led_state0_carry__1_i_112_n_7\,
      S(3) => \led_state0_carry__1_i_162_n_0\,
      S(2) => \led_state0_carry__1_i_163_n_0\,
      S(1) => \led_state0_carry__1_i_164_n_0\,
      S(0) => \led_state0_carry__1_i_165_n_0\
    );
\led_state0_carry__1_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_61_n_5\,
      O => \led_state0_carry__1_i_113_n_0\
    );
\led_state0_carry__1_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_61_n_6\,
      O => \led_state0_carry__1_i_114_n_0\
    );
\led_state0_carry__1_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_61_n_7\,
      O => \led_state0_carry__1_i_115_n_0\
    );
\led_state0_carry__1_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_112_n_4\,
      O => \led_state0_carry__1_i_116_n_0\
    );
\led_state0_carry__1_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_47_n_5\,
      O => \led_state0_carry__1_i_117_n_0\
    );
\led_state0_carry__1_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_47_n_6\,
      O => \led_state0_carry__1_i_118_n_0\
    );
\led_state0_carry__1_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_47_n_7\,
      O => \led_state0_carry__1_i_119_n_0\
    );
\led_state0_carry__1_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_9_n_0\,
      CO(3) => \led_state0_carry__1_i_12_n_0\,
      CO(2) => \led_state0_carry__1_i_12_n_1\,
      CO(1) => \led_state0_carry__1_i_12_n_2\,
      CO(0) => \led_state0_carry__1_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state2(20 downto 17),
      S(3) => \led_state0_carry__1_i_28_n_0\,
      S(2) => \led_state0_carry__1_i_29_n_0\,
      S(1) => \led_state0_carry__1_i_30_n_0\,
      S(0) => \led_state0_carry__1_i_31_n_0\
    );
\led_state0_carry__1_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_95_n_4\,
      O => \led_state0_carry__1_i_120_n_0\
    );
\led_state0_carry__1_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_151_n_0\,
      CO(3) => \led_state0_carry__1_i_121_n_0\,
      CO(2) => \led_state0_carry__1_i_121_n_1\,
      CO(1) => \led_state0_carry__1_i_121_n_2\,
      CO(0) => \led_state0_carry__1_i_121_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_122_n_5\,
      DI(2) => \led_state0_carry__1_i_122_n_6\,
      DI(1) => \led_state0_carry__1_i_122_n_7\,
      DI(0) => \led_state0_carry__1_i_166_n_4\,
      O(3) => \led_state0_carry__1_i_121_n_4\,
      O(2) => \led_state0_carry__1_i_121_n_5\,
      O(1) => \led_state0_carry__1_i_121_n_6\,
      O(0) => \led_state0_carry__1_i_121_n_7\,
      S(3) => \led_state0_carry__1_i_167_n_0\,
      S(2) => \led_state0_carry__1_i_168_n_0\,
      S(1) => \led_state0_carry__1_i_169_n_0\,
      S(0) => \led_state0_carry__1_i_170_n_0\
    );
\led_state0_carry__1_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_166_n_0\,
      CO(3) => \led_state0_carry__1_i_122_n_0\,
      CO(2) => \led_state0_carry__1_i_122_n_1\,
      CO(1) => \led_state0_carry__1_i_122_n_2\,
      CO(0) => \led_state0_carry__1_i_122_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_111_n_5\,
      DI(2) => \led_state0_carry__1_i_111_n_6\,
      DI(1) => \led_state0_carry__1_i_111_n_7\,
      DI(0) => \led_state0_carry__1_i_156_n_4\,
      O(3) => \led_state0_carry__1_i_122_n_4\,
      O(2) => \led_state0_carry__1_i_122_n_5\,
      O(1) => \led_state0_carry__1_i_122_n_6\,
      O(0) => \led_state0_carry__1_i_122_n_7\,
      S(3) => \led_state0_carry__1_i_171_n_0\,
      S(2) => \led_state0_carry__1_i_172_n_0\,
      S(1) => \led_state0_carry__1_i_173_n_0\,
      S(0) => \led_state0_carry__1_i_174_n_0\
    );
\led_state0_carry__1_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_73_n_5\,
      O => \led_state0_carry__1_i_123_n_0\
    );
\led_state0_carry__1_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_73_n_6\,
      O => \led_state0_carry__1_i_124_n_0\
    );
\led_state0_carry__1_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_73_n_7\,
      O => \led_state0_carry__1_i_125_n_0\
    );
\led_state0_carry__1_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_122_n_4\,
      O => \led_state0_carry__1_i_126_n_0\
    );
\led_state0_carry__1_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_60_n_5\,
      O => \led_state0_carry__1_i_127_n_0\
    );
\led_state0_carry__1_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_60_n_6\,
      O => \led_state0_carry__1_i_128_n_0\
    );
\led_state0_carry__1_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_60_n_7\,
      O => \led_state0_carry__1_i_129_n_0\
    );
\led_state0_carry__1_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_32_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__1_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(20),
      CO(0) => \led_state0_carry__1_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(21),
      DI(0) => \led_state0_carry__1_i_34_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__1_i_13_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__1_i_13_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__1_i_35_n_0\,
      S(0) => \led_state0_carry__1_i_36_n_0\
    );
\led_state0_carry__1_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_111_n_4\,
      O => \led_state0_carry__1_i_130_n_0\
    );
\led_state0_carry__1_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_72_n_5\,
      O => \led_state0_carry__1_i_131_n_0\
    );
\led_state0_carry__1_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_72_n_6\,
      O => \led_state0_carry__1_i_132_n_0\
    );
\led_state0_carry__1_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_72_n_7\,
      O => \led_state0_carry__1_i_133_n_0\
    );
\led_state0_carry__1_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_121_n_4\,
      O => \led_state0_carry__1_i_134_n_0\
    );
\led_state0_carry__1_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_175_n_0\,
      CO(3) => \led_state0_carry__1_i_135_n_0\,
      CO(2) => \led_state0_carry__1_i_135_n_1\,
      CO(1) => \led_state0_carry__1_i_135_n_2\,
      CO(0) => \led_state0_carry__1_i_135_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_136_n_5\,
      DI(2) => \led_state0_carry__1_i_136_n_6\,
      DI(1) => \led_state0_carry__1_i_136_n_7\,
      DI(0) => \led_state0_carry__1_i_176_n_4\,
      O(3) => \led_state0_carry__1_i_135_n_4\,
      O(2) => \led_state0_carry__1_i_135_n_5\,
      O(1) => \led_state0_carry__1_i_135_n_6\,
      O(0) => \led_state0_carry__1_i_135_n_7\,
      S(3) => \led_state0_carry__1_i_177_n_0\,
      S(2) => \led_state0_carry__1_i_178_n_0\,
      S(1) => \led_state0_carry__1_i_179_n_0\,
      S(0) => \led_state0_carry__1_i_180_n_0\
    );
\led_state0_carry__1_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_176_n_0\,
      CO(3) => \led_state0_carry__1_i_136_n_0\,
      CO(2) => \led_state0_carry__1_i_136_n_1\,
      CO(1) => \led_state0_carry__1_i_136_n_2\,
      CO(0) => \led_state0_carry__1_i_136_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_141_n_5\,
      DI(2) => \led_state0_carry__1_i_141_n_6\,
      DI(1) => \led_state0_carry__1_i_141_n_7\,
      DI(0) => \led_state0_carry__1_i_181_n_4\,
      O(3) => \led_state0_carry__1_i_136_n_4\,
      O(2) => \led_state0_carry__1_i_136_n_5\,
      O(1) => \led_state0_carry__1_i_136_n_6\,
      O(0) => \led_state0_carry__1_i_136_n_7\,
      S(3) => \led_state0_carry__1_i_182_n_0\,
      S(2) => \led_state0_carry__1_i_183_n_0\,
      S(1) => \led_state0_carry__1_i_184_n_0\,
      S(0) => \led_state0_carry__1_i_185_n_0\
    );
\led_state0_carry__1_i_137\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_96_n_5\,
      O => \led_state0_carry__1_i_137_n_0\
    );
\led_state0_carry__1_i_138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_96_n_6\,
      O => \led_state0_carry__1_i_138_n_0\
    );
\led_state0_carry__1_i_139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_96_n_7\,
      O => \led_state0_carry__1_i_139_n_0\
    );
\led_state0_carry__1_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state2(21),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(21)
    );
\led_state0_carry__1_i_140\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_136_n_4\,
      O => \led_state0_carry__1_i_140_n_0\
    );
\led_state0_carry__1_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_181_n_0\,
      CO(3) => \led_state0_carry__1_i_141_n_0\,
      CO(2) => \led_state0_carry__1_i_141_n_1\,
      CO(1) => \led_state0_carry__1_i_141_n_2\,
      CO(0) => \led_state0_carry__1_i_141_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_146_n_5\,
      DI(2) => \led_state0_carry__1_i_146_n_6\,
      DI(1) => \led_state0_carry__1_i_146_n_7\,
      DI(0) => \led_state0_carry__1_i_186_n_4\,
      O(3) => \led_state0_carry__1_i_141_n_4\,
      O(2) => \led_state0_carry__1_i_141_n_5\,
      O(1) => \led_state0_carry__1_i_141_n_6\,
      O(0) => \led_state0_carry__1_i_141_n_7\,
      S(3) => \led_state0_carry__1_i_187_n_0\,
      S(2) => \led_state0_carry__1_i_188_n_0\,
      S(1) => \led_state0_carry__1_i_189_n_0\,
      S(0) => \led_state0_carry__1_i_190_n_0\
    );
\led_state0_carry__1_i_142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_101_n_5\,
      O => \led_state0_carry__1_i_142_n_0\
    );
\led_state0_carry__1_i_143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_101_n_6\,
      O => \led_state0_carry__1_i_143_n_0\
    );
\led_state0_carry__1_i_144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_101_n_7\,
      O => \led_state0_carry__1_i_144_n_0\
    );
\led_state0_carry__1_i_145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_141_n_4\,
      O => \led_state0_carry__1_i_145_n_0\
    );
\led_state0_carry__1_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_186_n_0\,
      CO(3) => \led_state0_carry__1_i_146_n_0\,
      CO(2) => \led_state0_carry__1_i_146_n_1\,
      CO(1) => \led_state0_carry__1_i_146_n_2\,
      CO(0) => \led_state0_carry__1_i_146_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_151_n_5\,
      DI(2) => \led_state0_carry__1_i_151_n_6\,
      DI(1) => \led_state0_carry__1_i_151_n_7\,
      DI(0) => \led_state0_carry__1_i_191_n_4\,
      O(3) => \led_state0_carry__1_i_146_n_4\,
      O(2) => \led_state0_carry__1_i_146_n_5\,
      O(1) => \led_state0_carry__1_i_146_n_6\,
      O(0) => \led_state0_carry__1_i_146_n_7\,
      S(3) => \led_state0_carry__1_i_192_n_0\,
      S(2) => \led_state0_carry__1_i_193_n_0\,
      S(1) => \led_state0_carry__1_i_194_n_0\,
      S(0) => \led_state0_carry__1_i_195_n_0\
    );
\led_state0_carry__1_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_106_n_5\,
      O => \led_state0_carry__1_i_147_n_0\
    );
\led_state0_carry__1_i_148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_106_n_6\,
      O => \led_state0_carry__1_i_148_n_0\
    );
\led_state0_carry__1_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_106_n_7\,
      O => \led_state0_carry__1_i_149_n_0\
    );
\led_state0_carry__1_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_37_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__1_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(18),
      CO(0) => \led_state0_carry__1_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(19),
      DI(0) => \led_state0_carry__1_i_39_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__1_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__1_i_15_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__1_i_40_n_0\,
      S(0) => \led_state0_carry__1_i_41_n_0\
    );
\led_state0_carry__1_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_146_n_4\,
      O => \led_state0_carry__1_i_150_n_0\
    );
\led_state0_carry__1_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_191_n_0\,
      CO(3) => \led_state0_carry__1_i_151_n_0\,
      CO(2) => \led_state0_carry__1_i_151_n_1\,
      CO(1) => \led_state0_carry__1_i_151_n_2\,
      CO(0) => \led_state0_carry__1_i_151_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_157_n_5\,
      DI(2) => \led_state0_carry__2_i_157_n_6\,
      DI(1) => \led_state0_carry__2_i_157_n_7\,
      DI(0) => \led_state0_carry__1_i_196_n_4\,
      O(3) => \led_state0_carry__1_i_151_n_4\,
      O(2) => \led_state0_carry__1_i_151_n_5\,
      O(1) => \led_state0_carry__1_i_151_n_6\,
      O(0) => \led_state0_carry__1_i_151_n_7\,
      S(3) => \led_state0_carry__1_i_197_n_0\,
      S(2) => \led_state0_carry__1_i_198_n_0\,
      S(1) => \led_state0_carry__1_i_199_n_0\,
      S(0) => \led_state0_carry__1_i_200_n_0\
    );
\led_state0_carry__1_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_119_n_5\,
      O => \led_state0_carry__1_i_152_n_0\
    );
\led_state0_carry__1_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_119_n_6\,
      O => \led_state0_carry__1_i_153_n_0\
    );
\led_state0_carry__1_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_119_n_7\,
      O => \led_state0_carry__1_i_154_n_0\
    );
\led_state0_carry__1_i_155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_151_n_4\,
      O => \led_state0_carry__1_i_155_n_0\
    );
\led_state0_carry__1_i_156\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_201_n_0\,
      CO(3) => \led_state0_carry__1_i_156_n_0\,
      CO(2) => \led_state0_carry__1_i_156_n_1\,
      CO(1) => \led_state0_carry__1_i_156_n_2\,
      CO(0) => \led_state0_carry__1_i_156_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_157_n_5\,
      DI(2) => \led_state0_carry__1_i_157_n_6\,
      DI(1) => \led_state0_carry__1_i_157_n_7\,
      DI(0) => \led_state0_carry__1_i_202_n_4\,
      O(3) => \led_state0_carry__1_i_156_n_4\,
      O(2) => \led_state0_carry__1_i_156_n_5\,
      O(1) => \led_state0_carry__1_i_156_n_6\,
      O(0) => \led_state0_carry__1_i_156_n_7\,
      S(3) => \led_state0_carry__1_i_203_n_0\,
      S(2) => \led_state0_carry__1_i_204_n_0\,
      S(1) => \led_state0_carry__1_i_205_n_0\,
      S(0) => \led_state0_carry__1_i_206_n_0\
    );
\led_state0_carry__1_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_202_n_0\,
      CO(3) => \led_state0_carry__1_i_157_n_0\,
      CO(2) => \led_state0_carry__1_i_157_n_1\,
      CO(1) => \led_state0_carry__1_i_157_n_2\,
      CO(0) => \led_state0_carry__1_i_157_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_135_n_5\,
      DI(2) => \led_state0_carry__1_i_135_n_6\,
      DI(1) => \led_state0_carry__1_i_135_n_7\,
      DI(0) => \led_state0_carry__1_i_175_n_4\,
      O(3) => \led_state0_carry__1_i_157_n_4\,
      O(2) => \led_state0_carry__1_i_157_n_5\,
      O(1) => \led_state0_carry__1_i_157_n_6\,
      O(0) => \led_state0_carry__1_i_157_n_7\,
      S(3) => \led_state0_carry__1_i_207_n_0\,
      S(2) => \led_state0_carry__1_i_208_n_0\,
      S(1) => \led_state0_carry__1_i_209_n_0\,
      S(0) => \led_state0_carry__1_i_210_n_0\
    );
\led_state0_carry__1_i_158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_112_n_5\,
      O => \led_state0_carry__1_i_158_n_0\
    );
\led_state0_carry__1_i_159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_112_n_6\,
      O => \led_state0_carry__1_i_159_n_0\
    );
\led_state0_carry__1_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state2(19),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(19)
    );
\led_state0_carry__1_i_160\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_112_n_7\,
      O => \led_state0_carry__1_i_160_n_0\
    );
\led_state0_carry__1_i_161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_157_n_4\,
      O => \led_state0_carry__1_i_161_n_0\
    );
\led_state0_carry__1_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_95_n_5\,
      O => \led_state0_carry__1_i_162_n_0\
    );
\led_state0_carry__1_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_95_n_6\,
      O => \led_state0_carry__1_i_163_n_0\
    );
\led_state0_carry__1_i_164\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_95_n_7\,
      O => \led_state0_carry__1_i_164_n_0\
    );
\led_state0_carry__1_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_135_n_4\,
      O => \led_state0_carry__1_i_165_n_0\
    );
\led_state0_carry__1_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_196_n_0\,
      CO(3) => \led_state0_carry__1_i_166_n_0\,
      CO(2) => \led_state0_carry__1_i_166_n_1\,
      CO(1) => \led_state0_carry__1_i_166_n_2\,
      CO(0) => \led_state0_carry__1_i_166_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_156_n_5\,
      DI(2) => \led_state0_carry__1_i_156_n_6\,
      DI(1) => \led_state0_carry__1_i_156_n_7\,
      DI(0) => \led_state0_carry__1_i_201_n_4\,
      O(3) => \led_state0_carry__1_i_166_n_4\,
      O(2) => \led_state0_carry__1_i_166_n_5\,
      O(1) => \led_state0_carry__1_i_166_n_6\,
      O(0) => \led_state0_carry__1_i_166_n_7\,
      S(3) => \led_state0_carry__1_i_211_n_0\,
      S(2) => \led_state0_carry__1_i_212_n_0\,
      S(1) => \led_state0_carry__1_i_213_n_0\,
      S(0) => \led_state0_carry__1_i_214_n_0\
    );
\led_state0_carry__1_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_122_n_5\,
      O => \led_state0_carry__1_i_167_n_0\
    );
\led_state0_carry__1_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_122_n_6\,
      O => \led_state0_carry__1_i_168_n_0\
    );
\led_state0_carry__1_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_122_n_7\,
      O => \led_state0_carry__1_i_169_n_0\
    );
\led_state0_carry__1_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_42_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__1_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(16),
      CO(0) => \led_state0_carry__1_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(17),
      DI(0) => \led_state0_carry__1_i_44_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__1_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__1_i_17_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__1_i_45_n_0\,
      S(0) => \led_state0_carry__1_i_46_n_0\
    );
\led_state0_carry__1_i_170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_166_n_4\,
      O => \led_state0_carry__1_i_170_n_0\
    );
\led_state0_carry__1_i_171\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_111_n_5\,
      O => \led_state0_carry__1_i_171_n_0\
    );
\led_state0_carry__1_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_111_n_6\,
      O => \led_state0_carry__1_i_172_n_0\
    );
\led_state0_carry__1_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_111_n_7\,
      O => \led_state0_carry__1_i_173_n_0\
    );
\led_state0_carry__1_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_156_n_4\,
      O => \led_state0_carry__1_i_174_n_0\
    );
\led_state0_carry__1_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_215_n_0\,
      CO(3) => \led_state0_carry__1_i_175_n_0\,
      CO(2) => \led_state0_carry__1_i_175_n_1\,
      CO(1) => \led_state0_carry__1_i_175_n_2\,
      CO(0) => \led_state0_carry__1_i_175_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_176_n_5\,
      DI(2) => \led_state0_carry__1_i_176_n_6\,
      DI(1) => \led_state0_carry__1_i_176_n_7\,
      DI(0) => \led_state0_carry__1_i_216_n_4\,
      O(3) => \led_state0_carry__1_i_175_n_4\,
      O(2) => \led_state0_carry__1_i_175_n_5\,
      O(1) => \led_state0_carry__1_i_175_n_6\,
      O(0) => \led_state0_carry__1_i_175_n_7\,
      S(3) => \led_state0_carry__1_i_217_n_0\,
      S(2) => \led_state0_carry__1_i_218_n_0\,
      S(1) => \led_state0_carry__1_i_219_n_0\,
      S(0) => \led_state0_carry__1_i_220_n_0\
    );
\led_state0_carry__1_i_176\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_216_n_0\,
      CO(3) => \led_state0_carry__1_i_176_n_0\,
      CO(2) => \led_state0_carry__1_i_176_n_1\,
      CO(1) => \led_state0_carry__1_i_176_n_2\,
      CO(0) => \led_state0_carry__1_i_176_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_181_n_5\,
      DI(2) => \led_state0_carry__1_i_181_n_6\,
      DI(1) => \led_state0_carry__1_i_181_n_7\,
      DI(0) => \led_state0_carry__1_i_221_n_4\,
      O(3) => \led_state0_carry__1_i_176_n_4\,
      O(2) => \led_state0_carry__1_i_176_n_5\,
      O(1) => \led_state0_carry__1_i_176_n_6\,
      O(0) => \led_state0_carry__1_i_176_n_7\,
      S(3) => \led_state0_carry__1_i_222_n_0\,
      S(2) => \led_state0_carry__1_i_223_n_0\,
      S(1) => \led_state0_carry__1_i_224_n_0\,
      S(0) => \led_state0_carry__1_i_225_n_0\
    );
\led_state0_carry__1_i_177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_136_n_5\,
      O => \led_state0_carry__1_i_177_n_0\
    );
\led_state0_carry__1_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_136_n_6\,
      O => \led_state0_carry__1_i_178_n_0\
    );
\led_state0_carry__1_i_179\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_136_n_7\,
      O => \led_state0_carry__1_i_179_n_0\
    );
\led_state0_carry__1_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state2(17),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(17)
    );
\led_state0_carry__1_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_176_n_4\,
      O => \led_state0_carry__1_i_180_n_0\
    );
\led_state0_carry__1_i_181\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_221_n_0\,
      CO(3) => \led_state0_carry__1_i_181_n_0\,
      CO(2) => \led_state0_carry__1_i_181_n_1\,
      CO(1) => \led_state0_carry__1_i_181_n_2\,
      CO(0) => \led_state0_carry__1_i_181_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_186_n_5\,
      DI(2) => \led_state0_carry__1_i_186_n_6\,
      DI(1) => \led_state0_carry__1_i_186_n_7\,
      DI(0) => \led_state0_carry__1_i_226_n_4\,
      O(3) => \led_state0_carry__1_i_181_n_4\,
      O(2) => \led_state0_carry__1_i_181_n_5\,
      O(1) => \led_state0_carry__1_i_181_n_6\,
      O(0) => \led_state0_carry__1_i_181_n_7\,
      S(3) => \led_state0_carry__1_i_227_n_0\,
      S(2) => \led_state0_carry__1_i_228_n_0\,
      S(1) => \led_state0_carry__1_i_229_n_0\,
      S(0) => \led_state0_carry__1_i_230_n_0\
    );
\led_state0_carry__1_i_182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_141_n_5\,
      O => \led_state0_carry__1_i_182_n_0\
    );
\led_state0_carry__1_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_141_n_6\,
      O => \led_state0_carry__1_i_183_n_0\
    );
\led_state0_carry__1_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_141_n_7\,
      O => \led_state0_carry__1_i_184_n_0\
    );
\led_state0_carry__1_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_181_n_4\,
      O => \led_state0_carry__1_i_185_n_0\
    );
\led_state0_carry__1_i_186\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_226_n_0\,
      CO(3) => \led_state0_carry__1_i_186_n_0\,
      CO(2) => \led_state0_carry__1_i_186_n_1\,
      CO(1) => \led_state0_carry__1_i_186_n_2\,
      CO(0) => \led_state0_carry__1_i_186_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_191_n_5\,
      DI(2) => \led_state0_carry__1_i_191_n_6\,
      DI(1) => \led_state0_carry__1_i_191_n_7\,
      DI(0) => \led_state0_carry__1_i_231_n_4\,
      O(3) => \led_state0_carry__1_i_186_n_4\,
      O(2) => \led_state0_carry__1_i_186_n_5\,
      O(1) => \led_state0_carry__1_i_186_n_6\,
      O(0) => \led_state0_carry__1_i_186_n_7\,
      S(3) => \led_state0_carry__1_i_232_n_0\,
      S(2) => \led_state0_carry__1_i_233_n_0\,
      S(1) => \led_state0_carry__1_i_234_n_0\,
      S(0) => \led_state0_carry__1_i_235_n_0\
    );
\led_state0_carry__1_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_146_n_5\,
      O => \led_state0_carry__1_i_187_n_0\
    );
\led_state0_carry__1_i_188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_146_n_6\,
      O => \led_state0_carry__1_i_188_n_0\
    );
\led_state0_carry__1_i_189\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_146_n_7\,
      O => \led_state0_carry__1_i_189_n_0\
    );
\led_state0_carry__1_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(24),
      O => \led_state0_carry__1_i_19_n_0\
    );
\led_state0_carry__1_i_190\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_186_n_4\,
      O => \led_state0_carry__1_i_190_n_0\
    );
\led_state0_carry__1_i_191\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_231_n_0\,
      CO(3) => \led_state0_carry__1_i_191_n_0\,
      CO(2) => \led_state0_carry__1_i_191_n_1\,
      CO(1) => \led_state0_carry__1_i_191_n_2\,
      CO(0) => \led_state0_carry__1_i_191_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_196_n_5\,
      DI(2) => \led_state0_carry__1_i_196_n_6\,
      DI(1) => \led_state0_carry__1_i_196_n_7\,
      DI(0) => \led_state0_carry__1_i_236_n_4\,
      O(3) => \led_state0_carry__1_i_191_n_4\,
      O(2) => \led_state0_carry__1_i_191_n_5\,
      O(1) => \led_state0_carry__1_i_191_n_6\,
      O(0) => \led_state0_carry__1_i_191_n_7\,
      S(3) => \led_state0_carry__1_i_237_n_0\,
      S(2) => \led_state0_carry__1_i_238_n_0\,
      S(1) => \led_state0_carry__1_i_239_n_0\,
      S(0) => \led_state0_carry__1_i_240_n_0\
    );
\led_state0_carry__1_i_192\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_151_n_5\,
      O => \led_state0_carry__1_i_192_n_0\
    );
\led_state0_carry__1_i_193\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_151_n_6\,
      O => \led_state0_carry__1_i_193_n_0\
    );
\led_state0_carry__1_i_194\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_151_n_7\,
      O => \led_state0_carry__1_i_194_n_0\
    );
\led_state0_carry__1_i_195\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_191_n_4\,
      O => \led_state0_carry__1_i_195_n_0\
    );
\led_state0_carry__1_i_196\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_236_n_0\,
      CO(3) => \led_state0_carry__1_i_196_n_0\,
      CO(2) => \led_state0_carry__1_i_196_n_1\,
      CO(1) => \led_state0_carry__1_i_196_n_2\,
      CO(0) => \led_state0_carry__1_i_196_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_180_n_5\,
      DI(2) => \led_state0_carry__2_i_180_n_6\,
      DI(1) => \led_state0_carry__2_i_180_n_7\,
      DI(0) => \led_state0_carry__1_i_241_n_4\,
      O(3) => \led_state0_carry__1_i_196_n_4\,
      O(2) => \led_state0_carry__1_i_196_n_5\,
      O(1) => \led_state0_carry__1_i_196_n_6\,
      O(0) => \led_state0_carry__1_i_196_n_7\,
      S(3) => \led_state0_carry__1_i_242_n_0\,
      S(2) => \led_state0_carry__1_i_243_n_0\,
      S(1) => \led_state0_carry__1_i_244_n_0\,
      S(0) => \led_state0_carry__1_i_245_n_0\
    );
\led_state0_carry__1_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_157_n_5\,
      O => \led_state0_carry__1_i_197_n_0\
    );
\led_state0_carry__1_i_198\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_157_n_6\,
      O => \led_state0_carry__1_i_198_n_0\
    );
\led_state0_carry__1_i_199\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_157_n_7\,
      O => \led_state0_carry__1_i_199_n_0\
    );
\led_state0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[20]\,
      I1 => \led_state3__0\,
      I2 => led_state2(20),
      I3 => led_state20_in(20),
      I4 => \led_state1__95\(21),
      I5 => \pwm_duty_reg_n_0_[21]\,
      O => \led_state0_carry__1_i_2_n_0\
    );
\led_state0_carry__1_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(23),
      O => \led_state0_carry__1_i_20_n_0\
    );
\led_state0_carry__1_i_200\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_196_n_4\,
      O => \led_state0_carry__1_i_200_n_0\
    );
\led_state0_carry__1_i_201\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_241_n_0\,
      CO(3) => \led_state0_carry__1_i_201_n_0\,
      CO(2) => \led_state0_carry__1_i_201_n_1\,
      CO(1) => \led_state0_carry__1_i_201_n_2\,
      CO(0) => \led_state0_carry__1_i_201_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_202_n_5\,
      DI(2) => \led_state0_carry__1_i_202_n_6\,
      DI(1) => \led_state0_carry__1_i_202_n_7\,
      DI(0) => \led_state0_carry__1_i_246_n_4\,
      O(3) => \led_state0_carry__1_i_201_n_4\,
      O(2) => \led_state0_carry__1_i_201_n_5\,
      O(1) => \led_state0_carry__1_i_201_n_6\,
      O(0) => \led_state0_carry__1_i_201_n_7\,
      S(3) => \led_state0_carry__1_i_247_n_0\,
      S(2) => \led_state0_carry__1_i_248_n_0\,
      S(1) => \led_state0_carry__1_i_249_n_0\,
      S(0) => \led_state0_carry__1_i_250_n_0\
    );
\led_state0_carry__1_i_202\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_246_n_0\,
      CO(3) => \led_state0_carry__1_i_202_n_0\,
      CO(2) => \led_state0_carry__1_i_202_n_1\,
      CO(1) => \led_state0_carry__1_i_202_n_2\,
      CO(0) => \led_state0_carry__1_i_202_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_175_n_5\,
      DI(2) => \led_state0_carry__1_i_175_n_6\,
      DI(1) => \led_state0_carry__1_i_175_n_7\,
      DI(0) => \led_state0_carry__1_i_215_n_4\,
      O(3) => \led_state0_carry__1_i_202_n_4\,
      O(2) => \led_state0_carry__1_i_202_n_5\,
      O(1) => \led_state0_carry__1_i_202_n_6\,
      O(0) => \led_state0_carry__1_i_202_n_7\,
      S(3) => \led_state0_carry__1_i_251_n_0\,
      S(2) => \led_state0_carry__1_i_252_n_0\,
      S(1) => \led_state0_carry__1_i_253_n_0\,
      S(0) => \led_state0_carry__1_i_254_n_0\
    );
\led_state0_carry__1_i_203\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_157_n_5\,
      O => \led_state0_carry__1_i_203_n_0\
    );
\led_state0_carry__1_i_204\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_157_n_6\,
      O => \led_state0_carry__1_i_204_n_0\
    );
\led_state0_carry__1_i_205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_157_n_7\,
      O => \led_state0_carry__1_i_205_n_0\
    );
\led_state0_carry__1_i_206\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_202_n_4\,
      O => \led_state0_carry__1_i_206_n_0\
    );
\led_state0_carry__1_i_207\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_135_n_5\,
      O => \led_state0_carry__1_i_207_n_0\
    );
\led_state0_carry__1_i_208\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_135_n_6\,
      O => \led_state0_carry__1_i_208_n_0\
    );
\led_state0_carry__1_i_209\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_135_n_7\,
      O => \led_state0_carry__1_i_209_n_0\
    );
\led_state0_carry__1_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(22),
      O => \led_state0_carry__1_i_21_n_0\
    );
\led_state0_carry__1_i_210\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_175_n_4\,
      O => \led_state0_carry__1_i_210_n_0\
    );
\led_state0_carry__1_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_156_n_5\,
      O => \led_state0_carry__1_i_211_n_0\
    );
\led_state0_carry__1_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_156_n_6\,
      O => \led_state0_carry__1_i_212_n_0\
    );
\led_state0_carry__1_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_156_n_7\,
      O => \led_state0_carry__1_i_213_n_0\
    );
\led_state0_carry__1_i_214\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_201_n_4\,
      O => \led_state0_carry__1_i_214_n_0\
    );
\led_state0_carry__1_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_255_n_0\,
      CO(3) => \led_state0_carry__1_i_215_n_0\,
      CO(2) => \led_state0_carry__1_i_215_n_1\,
      CO(1) => \led_state0_carry__1_i_215_n_2\,
      CO(0) => \led_state0_carry__1_i_215_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_216_n_5\,
      DI(2) => \led_state0_carry__1_i_216_n_6\,
      DI(1) => \led_state0_carry__1_i_216_n_7\,
      DI(0) => \led_state0_carry__1_i_256_n_4\,
      O(3) => \led_state0_carry__1_i_215_n_4\,
      O(2) => \led_state0_carry__1_i_215_n_5\,
      O(1) => \led_state0_carry__1_i_215_n_6\,
      O(0) => \led_state0_carry__1_i_215_n_7\,
      S(3) => \led_state0_carry__1_i_257_n_0\,
      S(2) => \led_state0_carry__1_i_258_n_0\,
      S(1) => \led_state0_carry__1_i_259_n_0\,
      S(0) => \led_state0_carry__1_i_260_n_0\
    );
\led_state0_carry__1_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_256_n_0\,
      CO(3) => \led_state0_carry__1_i_216_n_0\,
      CO(2) => \led_state0_carry__1_i_216_n_1\,
      CO(1) => \led_state0_carry__1_i_216_n_2\,
      CO(0) => \led_state0_carry__1_i_216_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_221_n_5\,
      DI(2) => \led_state0_carry__1_i_221_n_6\,
      DI(1) => \led_state0_carry__1_i_221_n_7\,
      DI(0) => \led_state0_carry__1_i_261_n_4\,
      O(3) => \led_state0_carry__1_i_216_n_4\,
      O(2) => \led_state0_carry__1_i_216_n_5\,
      O(1) => \led_state0_carry__1_i_216_n_6\,
      O(0) => \led_state0_carry__1_i_216_n_7\,
      S(3) => \led_state0_carry__1_i_262_n_0\,
      S(2) => \led_state0_carry__1_i_263_n_0\,
      S(1) => \led_state0_carry__1_i_264_n_0\,
      S(0) => \led_state0_carry__1_i_265_n_0\
    );
\led_state0_carry__1_i_217\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_176_n_5\,
      O => \led_state0_carry__1_i_217_n_0\
    );
\led_state0_carry__1_i_218\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_176_n_6\,
      O => \led_state0_carry__1_i_218_n_0\
    );
\led_state0_carry__1_i_219\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_176_n_7\,
      O => \led_state0_carry__1_i_219_n_0\
    );
\led_state0_carry__1_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(21),
      O => \led_state0_carry__1_i_22_n_0\
    );
\led_state0_carry__1_i_220\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_216_n_4\,
      O => \led_state0_carry__1_i_220_n_0\
    );
\led_state0_carry__1_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_261_n_0\,
      CO(3) => \led_state0_carry__1_i_221_n_0\,
      CO(2) => \led_state0_carry__1_i_221_n_1\,
      CO(1) => \led_state0_carry__1_i_221_n_2\,
      CO(0) => \led_state0_carry__1_i_221_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_226_n_5\,
      DI(2) => \led_state0_carry__1_i_226_n_6\,
      DI(1) => \led_state0_carry__1_i_226_n_7\,
      DI(0) => \led_state0_carry__1_i_266_n_4\,
      O(3) => \led_state0_carry__1_i_221_n_4\,
      O(2) => \led_state0_carry__1_i_221_n_5\,
      O(1) => \led_state0_carry__1_i_221_n_6\,
      O(0) => \led_state0_carry__1_i_221_n_7\,
      S(3) => \led_state0_carry__1_i_267_n_0\,
      S(2) => \led_state0_carry__1_i_268_n_0\,
      S(1) => \led_state0_carry__1_i_269_n_0\,
      S(0) => \led_state0_carry__1_i_270_n_0\
    );
\led_state0_carry__1_i_222\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_181_n_5\,
      O => \led_state0_carry__1_i_222_n_0\
    );
\led_state0_carry__1_i_223\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_181_n_6\,
      O => \led_state0_carry__1_i_223_n_0\
    );
\led_state0_carry__1_i_224\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_181_n_7\,
      O => \led_state0_carry__1_i_224_n_0\
    );
\led_state0_carry__1_i_225\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_221_n_4\,
      O => \led_state0_carry__1_i_225_n_0\
    );
\led_state0_carry__1_i_226\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_266_n_0\,
      CO(3) => \led_state0_carry__1_i_226_n_0\,
      CO(2) => \led_state0_carry__1_i_226_n_1\,
      CO(1) => \led_state0_carry__1_i_226_n_2\,
      CO(0) => \led_state0_carry__1_i_226_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_231_n_5\,
      DI(2) => \led_state0_carry__1_i_231_n_6\,
      DI(1) => \led_state0_carry__1_i_231_n_7\,
      DI(0) => \led_state0_carry__1_i_271_n_4\,
      O(3) => \led_state0_carry__1_i_226_n_4\,
      O(2) => \led_state0_carry__1_i_226_n_5\,
      O(1) => \led_state0_carry__1_i_226_n_6\,
      O(0) => \led_state0_carry__1_i_226_n_7\,
      S(3) => \led_state0_carry__1_i_272_n_0\,
      S(2) => \led_state0_carry__1_i_273_n_0\,
      S(1) => \led_state0_carry__1_i_274_n_0\,
      S(0) => \led_state0_carry__1_i_275_n_0\
    );
\led_state0_carry__1_i_227\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_186_n_5\,
      O => \led_state0_carry__1_i_227_n_0\
    );
\led_state0_carry__1_i_228\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_186_n_6\,
      O => \led_state0_carry__1_i_228_n_0\
    );
\led_state0_carry__1_i_229\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_186_n_7\,
      O => \led_state0_carry__1_i_229_n_0\
    );
\led_state0_carry__1_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_47_n_0\,
      CO(3) => \led_state0_carry__1_i_23_n_0\,
      CO(2) => \led_state0_carry__1_i_23_n_1\,
      CO(1) => \led_state0_carry__1_i_23_n_2\,
      CO(0) => \led_state0_carry__1_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_25_n_5\,
      DI(2) => \led_state0_carry__1_i_25_n_6\,
      DI(1) => \led_state0_carry__1_i_25_n_7\,
      DI(0) => \led_state0_carry__1_i_48_n_4\,
      O(3) => \led_state0_carry__1_i_23_n_4\,
      O(2) => \led_state0_carry__1_i_23_n_5\,
      O(1) => \led_state0_carry__1_i_23_n_6\,
      O(0) => \led_state0_carry__1_i_23_n_7\,
      S(3) => \led_state0_carry__1_i_49_n_0\,
      S(2) => \led_state0_carry__1_i_50_n_0\,
      S(1) => \led_state0_carry__1_i_51_n_0\,
      S(0) => \led_state0_carry__1_i_52_n_0\
    );
\led_state0_carry__1_i_230\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_226_n_4\,
      O => \led_state0_carry__1_i_230_n_0\
    );
\led_state0_carry__1_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_271_n_0\,
      CO(3) => \led_state0_carry__1_i_231_n_0\,
      CO(2) => \led_state0_carry__1_i_231_n_1\,
      CO(1) => \led_state0_carry__1_i_231_n_2\,
      CO(0) => \led_state0_carry__1_i_231_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_236_n_5\,
      DI(2) => \led_state0_carry__1_i_236_n_6\,
      DI(1) => \led_state0_carry__1_i_236_n_7\,
      DI(0) => \led_state0_carry__1_i_276_n_4\,
      O(3) => \led_state0_carry__1_i_231_n_4\,
      O(2) => \led_state0_carry__1_i_231_n_5\,
      O(1) => \led_state0_carry__1_i_231_n_6\,
      O(0) => \led_state0_carry__1_i_231_n_7\,
      S(3) => \led_state0_carry__1_i_277_n_0\,
      S(2) => \led_state0_carry__1_i_278_n_0\,
      S(1) => \led_state0_carry__1_i_279_n_0\,
      S(0) => \led_state0_carry__1_i_280_n_0\
    );
\led_state0_carry__1_i_232\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_191_n_5\,
      O => \led_state0_carry__1_i_232_n_0\
    );
\led_state0_carry__1_i_233\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_191_n_6\,
      O => \led_state0_carry__1_i_233_n_0\
    );
\led_state0_carry__1_i_234\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_191_n_7\,
      O => \led_state0_carry__1_i_234_n_0\
    );
\led_state0_carry__1_i_235\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_231_n_4\,
      O => \led_state0_carry__1_i_235_n_0\
    );
\led_state0_carry__1_i_236\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_276_n_0\,
      CO(3) => \led_state0_carry__1_i_236_n_0\,
      CO(2) => \led_state0_carry__1_i_236_n_1\,
      CO(1) => \led_state0_carry__1_i_236_n_2\,
      CO(0) => \led_state0_carry__1_i_236_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_241_n_5\,
      DI(2) => \led_state0_carry__1_i_241_n_6\,
      DI(1) => \led_state0_carry__1_i_241_n_7\,
      DI(0) => \led_state0_carry__1_i_281_n_4\,
      O(3) => \led_state0_carry__1_i_236_n_4\,
      O(2) => \led_state0_carry__1_i_236_n_5\,
      O(1) => \led_state0_carry__1_i_236_n_6\,
      O(0) => \led_state0_carry__1_i_236_n_7\,
      S(3) => \led_state0_carry__1_i_282_n_0\,
      S(2) => \led_state0_carry__1_i_283_n_0\,
      S(1) => \led_state0_carry__1_i_284_n_0\,
      S(0) => \led_state0_carry__1_i_285_n_0\
    );
\led_state0_carry__1_i_237\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_196_n_5\,
      O => \led_state0_carry__1_i_237_n_0\
    );
\led_state0_carry__1_i_238\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_196_n_6\,
      O => \led_state0_carry__1_i_238_n_0\
    );
\led_state0_carry__1_i_239\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_196_n_7\,
      O => \led_state0_carry__1_i_239_n_0\
    );
\led_state0_carry__1_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_25_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__1_i_24_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(23),
      CO(0) => \led_state0_carry__1_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(24),
      DI(0) => \led_state0_carry__2_i_41_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__1_i_24_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__1_i_24_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__1_i_53_n_0\,
      S(0) => \led_state0_carry__1_i_54_n_0\
    );
\led_state0_carry__1_i_240\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_236_n_4\,
      O => \led_state0_carry__1_i_240_n_0\
    );
\led_state0_carry__1_i_241\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_281_n_0\,
      CO(3) => \led_state0_carry__1_i_241_n_0\,
      CO(2) => \led_state0_carry__1_i_241_n_1\,
      CO(1) => \led_state0_carry__1_i_241_n_2\,
      CO(0) => \led_state0_carry__1_i_241_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_208_n_5\,
      DI(2) => \led_state0_carry__2_i_208_n_6\,
      DI(1) => \led_state0_carry__2_i_208_n_7\,
      DI(0) => \led_state0_carry__1_i_286_n_4\,
      O(3) => \led_state0_carry__1_i_241_n_4\,
      O(2) => \led_state0_carry__1_i_241_n_5\,
      O(1) => \led_state0_carry__1_i_241_n_6\,
      O(0) => \led_state0_carry__1_i_241_n_7\,
      S(3) => \led_state0_carry__1_i_287_n_0\,
      S(2) => \led_state0_carry__1_i_288_n_0\,
      S(1) => \led_state0_carry__1_i_289_n_0\,
      S(0) => \led_state0_carry__1_i_290_n_0\
    );
\led_state0_carry__1_i_242\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_180_n_5\,
      O => \led_state0_carry__1_i_242_n_0\
    );
\led_state0_carry__1_i_243\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_180_n_6\,
      O => \led_state0_carry__1_i_243_n_0\
    );
\led_state0_carry__1_i_244\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_180_n_7\,
      O => \led_state0_carry__1_i_244_n_0\
    );
\led_state0_carry__1_i_245\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_241_n_4\,
      O => \led_state0_carry__1_i_245_n_0\
    );
\led_state0_carry__1_i_246\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_286_n_0\,
      CO(3) => \led_state0_carry__1_i_246_n_0\,
      CO(2) => \led_state0_carry__1_i_246_n_1\,
      CO(1) => \led_state0_carry__1_i_246_n_2\,
      CO(0) => \led_state0_carry__1_i_246_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_215_n_5\,
      DI(2) => \led_state0_carry__1_i_215_n_6\,
      DI(1) => \led_state0_carry__1_i_215_n_7\,
      DI(0) => \led_state0_carry__1_i_255_n_4\,
      O(3) => \led_state0_carry__1_i_246_n_4\,
      O(2) => \led_state0_carry__1_i_246_n_5\,
      O(1) => \led_state0_carry__1_i_246_n_6\,
      O(0) => \led_state0_carry__1_i_246_n_7\,
      S(3) => \led_state0_carry__1_i_291_n_0\,
      S(2) => \led_state0_carry__1_i_292_n_0\,
      S(1) => \led_state0_carry__1_i_293_n_0\,
      S(0) => \led_state0_carry__1_i_294_n_0\
    );
\led_state0_carry__1_i_247\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_202_n_5\,
      O => \led_state0_carry__1_i_247_n_0\
    );
\led_state0_carry__1_i_248\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_202_n_6\,
      O => \led_state0_carry__1_i_248_n_0\
    );
\led_state0_carry__1_i_249\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_202_n_7\,
      O => \led_state0_carry__1_i_249_n_0\
    );
\led_state0_carry__1_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_48_n_0\,
      CO(3) => \led_state0_carry__1_i_25_n_0\,
      CO(2) => \led_state0_carry__1_i_25_n_1\,
      CO(1) => \led_state0_carry__1_i_25_n_2\,
      CO(0) => \led_state0_carry__1_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_41_n_5\,
      DI(2) => \led_state0_carry__2_i_41_n_6\,
      DI(1) => \led_state0_carry__2_i_41_n_7\,
      DI(0) => \led_state0_carry__1_i_55_n_4\,
      O(3) => \led_state0_carry__1_i_25_n_4\,
      O(2) => \led_state0_carry__1_i_25_n_5\,
      O(1) => \led_state0_carry__1_i_25_n_6\,
      O(0) => \led_state0_carry__1_i_25_n_7\,
      S(3) => \led_state0_carry__1_i_56_n_0\,
      S(2) => \led_state0_carry__1_i_57_n_0\,
      S(1) => \led_state0_carry__1_i_58_n_0\,
      S(0) => \led_state0_carry__1_i_59_n_0\
    );
\led_state0_carry__1_i_250\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_246_n_4\,
      O => \led_state0_carry__1_i_250_n_0\
    );
\led_state0_carry__1_i_251\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_175_n_5\,
      O => \led_state0_carry__1_i_251_n_0\
    );
\led_state0_carry__1_i_252\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_175_n_6\,
      O => \led_state0_carry__1_i_252_n_0\
    );
\led_state0_carry__1_i_253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_175_n_7\,
      O => \led_state0_carry__1_i_253_n_0\
    );
\led_state0_carry__1_i_254\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_215_n_4\,
      O => \led_state0_carry__1_i_254_n_0\
    );
\led_state0_carry__1_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_330_n_0\,
      CO(3) => \led_state0_carry__1_i_255_n_0\,
      CO(2) => \led_state0_carry__1_i_255_n_1\,
      CO(1) => \led_state0_carry__1_i_255_n_2\,
      CO(0) => \led_state0_carry__1_i_255_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_256_n_5\,
      DI(2) => \led_state0_carry__1_i_256_n_6\,
      DI(1) => \led_state0_carry__1_i_256_n_7\,
      DI(0) => \led_state0_carry__1_i_295_n_4\,
      O(3) => \led_state0_carry__1_i_255_n_4\,
      O(2) => \led_state0_carry__1_i_255_n_5\,
      O(1) => \led_state0_carry__1_i_255_n_6\,
      O(0) => \led_state0_carry__1_i_255_n_7\,
      S(3) => \led_state0_carry__1_i_296_n_0\,
      S(2) => \led_state0_carry__1_i_297_n_0\,
      S(1) => \led_state0_carry__1_i_298_n_0\,
      S(0) => \led_state0_carry__1_i_299_n_0\
    );
\led_state0_carry__1_i_256\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_295_n_0\,
      CO(3) => \led_state0_carry__1_i_256_n_0\,
      CO(2) => \led_state0_carry__1_i_256_n_1\,
      CO(1) => \led_state0_carry__1_i_256_n_2\,
      CO(0) => \led_state0_carry__1_i_256_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_261_n_5\,
      DI(2) => \led_state0_carry__1_i_261_n_6\,
      DI(1) => \led_state0_carry__1_i_261_n_7\,
      DI(0) => \led_state0_carry__1_i_300_n_4\,
      O(3) => \led_state0_carry__1_i_256_n_4\,
      O(2) => \led_state0_carry__1_i_256_n_5\,
      O(1) => \led_state0_carry__1_i_256_n_6\,
      O(0) => \led_state0_carry__1_i_256_n_7\,
      S(3) => \led_state0_carry__1_i_301_n_0\,
      S(2) => \led_state0_carry__1_i_302_n_0\,
      S(1) => \led_state0_carry__1_i_303_n_0\,
      S(0) => \led_state0_carry__1_i_304_n_0\
    );
\led_state0_carry__1_i_257\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_216_n_5\,
      O => \led_state0_carry__1_i_257_n_0\
    );
\led_state0_carry__1_i_258\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_216_n_6\,
      O => \led_state0_carry__1_i_258_n_0\
    );
\led_state0_carry__1_i_259\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_216_n_7\,
      O => \led_state0_carry__1_i_259_n_0\
    );
\led_state0_carry__1_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => \led_state0_carry__1_i_24_n_7\,
      O => \led_state0_carry__1_i_26_n_0\
    );
\led_state0_carry__1_i_260\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_256_n_4\,
      O => \led_state0_carry__1_i_260_n_0\
    );
\led_state0_carry__1_i_261\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_300_n_0\,
      CO(3) => \led_state0_carry__1_i_261_n_0\,
      CO(2) => \led_state0_carry__1_i_261_n_1\,
      CO(1) => \led_state0_carry__1_i_261_n_2\,
      CO(0) => \led_state0_carry__1_i_261_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_266_n_5\,
      DI(2) => \led_state0_carry__1_i_266_n_6\,
      DI(1) => \led_state0_carry__1_i_266_n_7\,
      DI(0) => \led_state0_carry__1_i_305_n_4\,
      O(3) => \led_state0_carry__1_i_261_n_4\,
      O(2) => \led_state0_carry__1_i_261_n_5\,
      O(1) => \led_state0_carry__1_i_261_n_6\,
      O(0) => \led_state0_carry__1_i_261_n_7\,
      S(3) => \led_state0_carry__1_i_306_n_0\,
      S(2) => \led_state0_carry__1_i_307_n_0\,
      S(1) => \led_state0_carry__1_i_308_n_0\,
      S(0) => \led_state0_carry__1_i_309_n_0\
    );
\led_state0_carry__1_i_262\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_221_n_5\,
      O => \led_state0_carry__1_i_262_n_0\
    );
\led_state0_carry__1_i_263\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_221_n_6\,
      O => \led_state0_carry__1_i_263_n_0\
    );
\led_state0_carry__1_i_264\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_221_n_7\,
      O => \led_state0_carry__1_i_264_n_0\
    );
\led_state0_carry__1_i_265\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_261_n_4\,
      O => \led_state0_carry__1_i_265_n_0\
    );
\led_state0_carry__1_i_266\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_305_n_0\,
      CO(3) => \led_state0_carry__1_i_266_n_0\,
      CO(2) => \led_state0_carry__1_i_266_n_1\,
      CO(1) => \led_state0_carry__1_i_266_n_2\,
      CO(0) => \led_state0_carry__1_i_266_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_271_n_5\,
      DI(2) => \led_state0_carry__1_i_271_n_6\,
      DI(1) => \led_state0_carry__1_i_271_n_7\,
      DI(0) => \led_state0_carry__1_i_310_n_4\,
      O(3) => \led_state0_carry__1_i_266_n_4\,
      O(2) => \led_state0_carry__1_i_266_n_5\,
      O(1) => \led_state0_carry__1_i_266_n_6\,
      O(0) => \led_state0_carry__1_i_266_n_7\,
      S(3) => \led_state0_carry__1_i_311_n_0\,
      S(2) => \led_state0_carry__1_i_312_n_0\,
      S(1) => \led_state0_carry__1_i_313_n_0\,
      S(0) => \led_state0_carry__1_i_314_n_0\
    );
\led_state0_carry__1_i_267\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_226_n_5\,
      O => \led_state0_carry__1_i_267_n_0\
    );
\led_state0_carry__1_i_268\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_226_n_6\,
      O => \led_state0_carry__1_i_268_n_0\
    );
\led_state0_carry__1_i_269\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_226_n_7\,
      O => \led_state0_carry__1_i_269_n_0\
    );
\led_state0_carry__1_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__0_n_0\,
      I3 => \led_state0_carry__1_i_25_n_4\,
      O => \led_state0_carry__1_i_27_n_0\
    );
\led_state0_carry__1_i_270\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_266_n_4\,
      O => \led_state0_carry__1_i_270_n_0\
    );
\led_state0_carry__1_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_310_n_0\,
      CO(3) => \led_state0_carry__1_i_271_n_0\,
      CO(2) => \led_state0_carry__1_i_271_n_1\,
      CO(1) => \led_state0_carry__1_i_271_n_2\,
      CO(0) => \led_state0_carry__1_i_271_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_276_n_5\,
      DI(2) => \led_state0_carry__1_i_276_n_6\,
      DI(1) => \led_state0_carry__1_i_276_n_7\,
      DI(0) => \led_state0_carry__1_i_315_n_4\,
      O(3) => \led_state0_carry__1_i_271_n_4\,
      O(2) => \led_state0_carry__1_i_271_n_5\,
      O(1) => \led_state0_carry__1_i_271_n_6\,
      O(0) => \led_state0_carry__1_i_271_n_7\,
      S(3) => \led_state0_carry__1_i_316_n_0\,
      S(2) => \led_state0_carry__1_i_317_n_0\,
      S(1) => \led_state0_carry__1_i_318_n_0\,
      S(0) => \led_state0_carry__1_i_319_n_0\
    );
\led_state0_carry__1_i_272\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_231_n_5\,
      O => \led_state0_carry__1_i_272_n_0\
    );
\led_state0_carry__1_i_273\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_231_n_6\,
      O => \led_state0_carry__1_i_273_n_0\
    );
\led_state0_carry__1_i_274\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_231_n_7\,
      O => \led_state0_carry__1_i_274_n_0\
    );
\led_state0_carry__1_i_275\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_271_n_4\,
      O => \led_state0_carry__1_i_275_n_0\
    );
\led_state0_carry__1_i_276\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_315_n_0\,
      CO(3) => \led_state0_carry__1_i_276_n_0\,
      CO(2) => \led_state0_carry__1_i_276_n_1\,
      CO(1) => \led_state0_carry__1_i_276_n_2\,
      CO(0) => \led_state0_carry__1_i_276_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_281_n_5\,
      DI(2) => \led_state0_carry__1_i_281_n_6\,
      DI(1) => \led_state0_carry__1_i_281_n_7\,
      DI(0) => \led_state0_carry__1_i_320_n_4\,
      O(3) => \led_state0_carry__1_i_276_n_4\,
      O(2) => \led_state0_carry__1_i_276_n_5\,
      O(1) => \led_state0_carry__1_i_276_n_6\,
      O(0) => \led_state0_carry__1_i_276_n_7\,
      S(3) => \led_state0_carry__1_i_321_n_0\,
      S(2) => \led_state0_carry__1_i_322_n_0\,
      S(1) => \led_state0_carry__1_i_323_n_0\,
      S(0) => \led_state0_carry__1_i_324_n_0\
    );
\led_state0_carry__1_i_277\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_236_n_5\,
      O => \led_state0_carry__1_i_277_n_0\
    );
\led_state0_carry__1_i_278\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_236_n_6\,
      O => \led_state0_carry__1_i_278_n_0\
    );
\led_state0_carry__1_i_279\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_236_n_7\,
      O => \led_state0_carry__1_i_279_n_0\
    );
\led_state0_carry__1_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(20),
      O => \led_state0_carry__1_i_28_n_0\
    );
\led_state0_carry__1_i_280\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_276_n_4\,
      O => \led_state0_carry__1_i_280_n_0\
    );
\led_state0_carry__1_i_281\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_320_n_0\,
      CO(3) => \led_state0_carry__1_i_281_n_0\,
      CO(2) => \led_state0_carry__1_i_281_n_1\,
      CO(1) => \led_state0_carry__1_i_281_n_2\,
      CO(0) => \led_state0_carry__1_i_281_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_286_n_5\,
      DI(2) => \led_state0_carry__1_i_286_n_6\,
      DI(1) => \led_state0_carry__1_i_286_n_7\,
      DI(0) => \led_state0_carry__1_i_325_n_4\,
      O(3) => \led_state0_carry__1_i_281_n_4\,
      O(2) => \led_state0_carry__1_i_281_n_5\,
      O(1) => \led_state0_carry__1_i_281_n_6\,
      O(0) => \led_state0_carry__1_i_281_n_7\,
      S(3) => \led_state0_carry__1_i_326_n_0\,
      S(2) => \led_state0_carry__1_i_327_n_0\,
      S(1) => \led_state0_carry__1_i_328_n_0\,
      S(0) => \led_state0_carry__1_i_329_n_0\
    );
\led_state0_carry__1_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_241_n_5\,
      O => \led_state0_carry__1_i_282_n_0\
    );
\led_state0_carry__1_i_283\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_241_n_6\,
      O => \led_state0_carry__1_i_283_n_0\
    );
\led_state0_carry__1_i_284\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_241_n_7\,
      O => \led_state0_carry__1_i_284_n_0\
    );
\led_state0_carry__1_i_285\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_281_n_4\,
      O => \led_state0_carry__1_i_285_n_0\
    );
\led_state0_carry__1_i_286\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_325_n_0\,
      CO(3) => \led_state0_carry__1_i_286_n_0\,
      CO(2) => \led_state0_carry__1_i_286_n_1\,
      CO(1) => \led_state0_carry__1_i_286_n_2\,
      CO(0) => \led_state0_carry__1_i_286_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_217_n_5\,
      DI(2) => \led_state0_carry__2_i_217_n_6\,
      DI(1) => \led_state0_carry__2_i_217_n_7\,
      DI(0) => \led_state0_carry__1_i_330_n_4\,
      O(3) => \led_state0_carry__1_i_286_n_4\,
      O(2) => \led_state0_carry__1_i_286_n_5\,
      O(1) => \led_state0_carry__1_i_286_n_6\,
      O(0) => \led_state0_carry__1_i_286_n_7\,
      S(3) => \led_state0_carry__1_i_331_n_0\,
      S(2) => \led_state0_carry__1_i_332_n_0\,
      S(1) => \led_state0_carry__1_i_333_n_0\,
      S(0) => \led_state0_carry__1_i_334_n_0\
    );
\led_state0_carry__1_i_287\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_208_n_5\,
      O => \led_state0_carry__1_i_287_n_0\
    );
\led_state0_carry__1_i_288\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_208_n_6\,
      O => \led_state0_carry__1_i_288_n_0\
    );
\led_state0_carry__1_i_289\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_208_n_7\,
      O => \led_state0_carry__1_i_289_n_0\
    );
\led_state0_carry__1_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(19),
      O => \led_state0_carry__1_i_29_n_0\
    );
\led_state0_carry__1_i_290\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_286_n_4\,
      O => \led_state0_carry__1_i_290_n_0\
    );
\led_state0_carry__1_i_291\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_215_n_5\,
      O => \led_state0_carry__1_i_291_n_0\
    );
\led_state0_carry__1_i_292\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_215_n_6\,
      O => \led_state0_carry__1_i_292_n_0\
    );
\led_state0_carry__1_i_293\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_215_n_7\,
      O => \led_state0_carry__1_i_293_n_0\
    );
\led_state0_carry__1_i_294\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_255_n_4\,
      O => \led_state0_carry__1_i_294_n_0\
    );
\led_state0_carry__1_i_295\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__1_i_295_n_0\,
      CO(2) => \led_state0_carry__1_i_295_n_1\,
      CO(1) => \led_state0_carry__1_i_295_n_2\,
      CO(0) => \led_state0_carry__1_i_295_n_3\,
      CYINIT => led_state20_in(24),
      DI(3) => \led_state0_carry__1_i_300_n_5\,
      DI(2) => \led_state0_carry__1_i_300_n_6\,
      DI(1) => led_state30_in(23),
      DI(0) => '0',
      O(3) => \led_state0_carry__1_i_295_n_4\,
      O(2) => \led_state0_carry__1_i_295_n_5\,
      O(1) => \led_state0_carry__1_i_295_n_6\,
      O(0) => \NLW_led_state0_carry__1_i_295_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__1_i_336_n_0\,
      S(2) => \led_state0_carry__1_i_337_n_0\,
      S(1) => \led_state0_carry__1_i_338_n_0\,
      S(0) => '1'
    );
\led_state0_carry__1_i_296\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_256_n_5\,
      O => \led_state0_carry__1_i_296_n_0\
    );
\led_state0_carry__1_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_256_n_6\,
      O => \led_state0_carry__1_i_297_n_0\
    );
\led_state0_carry__1_i_298\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_256_n_7\,
      O => \led_state0_carry__1_i_298_n_0\
    );
\led_state0_carry__1_i_299\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_295_n_4\,
      O => \led_state0_carry__1_i_299_n_0\
    );
\led_state0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[18]\,
      I1 => \led_state3__0\,
      I2 => led_state2(18),
      I3 => led_state20_in(18),
      I4 => \led_state1__95\(19),
      I5 => \pwm_duty_reg_n_0_[19]\,
      O => \led_state0_carry__1_i_3_n_0\
    );
\led_state0_carry__1_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(18),
      O => \led_state0_carry__1_i_30_n_0\
    );
\led_state0_carry__1_i_300\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__1_i_300_n_0\,
      CO(2) => \led_state0_carry__1_i_300_n_1\,
      CO(1) => \led_state0_carry__1_i_300_n_2\,
      CO(0) => \led_state0_carry__1_i_300_n_3\,
      CYINIT => led_state20_in(25),
      DI(3) => \led_state0_carry__1_i_305_n_5\,
      DI(2) => \led_state0_carry__1_i_305_n_6\,
      DI(1) => led_state30_in(24),
      DI(0) => '0',
      O(3) => \led_state0_carry__1_i_300_n_4\,
      O(2) => \led_state0_carry__1_i_300_n_5\,
      O(1) => \led_state0_carry__1_i_300_n_6\,
      O(0) => \NLW_led_state0_carry__1_i_300_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__1_i_340_n_0\,
      S(2) => \led_state0_carry__1_i_341_n_0\,
      S(1) => \led_state0_carry__1_i_342_n_0\,
      S(0) => '1'
    );
\led_state0_carry__1_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_261_n_5\,
      O => \led_state0_carry__1_i_301_n_0\
    );
\led_state0_carry__1_i_302\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_261_n_6\,
      O => \led_state0_carry__1_i_302_n_0\
    );
\led_state0_carry__1_i_303\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_261_n_7\,
      O => \led_state0_carry__1_i_303_n_0\
    );
\led_state0_carry__1_i_304\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_300_n_4\,
      O => \led_state0_carry__1_i_304_n_0\
    );
\led_state0_carry__1_i_305\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__1_i_305_n_0\,
      CO(2) => \led_state0_carry__1_i_305_n_1\,
      CO(1) => \led_state0_carry__1_i_305_n_2\,
      CO(0) => \led_state0_carry__1_i_305_n_3\,
      CYINIT => led_state20_in(26),
      DI(3) => \led_state0_carry__1_i_310_n_5\,
      DI(2) => \led_state0_carry__1_i_310_n_6\,
      DI(1) => led_state30_in(25),
      DI(0) => '0',
      O(3) => \led_state0_carry__1_i_305_n_4\,
      O(2) => \led_state0_carry__1_i_305_n_5\,
      O(1) => \led_state0_carry__1_i_305_n_6\,
      O(0) => \NLW_led_state0_carry__1_i_305_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__1_i_344_n_0\,
      S(2) => \led_state0_carry__1_i_345_n_0\,
      S(1) => \led_state0_carry__1_i_346_n_0\,
      S(0) => '1'
    );
\led_state0_carry__1_i_306\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_266_n_5\,
      O => \led_state0_carry__1_i_306_n_0\
    );
\led_state0_carry__1_i_307\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_266_n_6\,
      O => \led_state0_carry__1_i_307_n_0\
    );
\led_state0_carry__1_i_308\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_266_n_7\,
      O => \led_state0_carry__1_i_308_n_0\
    );
\led_state0_carry__1_i_309\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_305_n_4\,
      O => \led_state0_carry__1_i_309_n_0\
    );
\led_state0_carry__1_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(17),
      O => \led_state0_carry__1_i_31_n_0\
    );
\led_state0_carry__1_i_310\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__1_i_310_n_0\,
      CO(2) => \led_state0_carry__1_i_310_n_1\,
      CO(1) => \led_state0_carry__1_i_310_n_2\,
      CO(0) => \led_state0_carry__1_i_310_n_3\,
      CYINIT => led_state20_in(27),
      DI(3) => \led_state0_carry__1_i_315_n_5\,
      DI(2) => \led_state0_carry__1_i_315_n_6\,
      DI(1) => led_state30_in(26),
      DI(0) => '0',
      O(3) => \led_state0_carry__1_i_310_n_4\,
      O(2) => \led_state0_carry__1_i_310_n_5\,
      O(1) => \led_state0_carry__1_i_310_n_6\,
      O(0) => \NLW_led_state0_carry__1_i_310_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__1_i_348_n_0\,
      S(2) => \led_state0_carry__1_i_349_n_0\,
      S(1) => \led_state0_carry__1_i_350_n_0\,
      S(0) => '1'
    );
\led_state0_carry__1_i_311\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_271_n_5\,
      O => \led_state0_carry__1_i_311_n_0\
    );
\led_state0_carry__1_i_312\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_271_n_6\,
      O => \led_state0_carry__1_i_312_n_0\
    );
\led_state0_carry__1_i_313\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_271_n_7\,
      O => \led_state0_carry__1_i_313_n_0\
    );
\led_state0_carry__1_i_314\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_310_n_4\,
      O => \led_state0_carry__1_i_314_n_0\
    );
\led_state0_carry__1_i_315\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__1_i_315_n_0\,
      CO(2) => \led_state0_carry__1_i_315_n_1\,
      CO(1) => \led_state0_carry__1_i_315_n_2\,
      CO(0) => \led_state0_carry__1_i_315_n_3\,
      CYINIT => led_state20_in(28),
      DI(3) => \led_state0_carry__1_i_320_n_5\,
      DI(2) => \led_state0_carry__1_i_320_n_6\,
      DI(1) => led_state30_in(27),
      DI(0) => '0',
      O(3) => \led_state0_carry__1_i_315_n_4\,
      O(2) => \led_state0_carry__1_i_315_n_5\,
      O(1) => \led_state0_carry__1_i_315_n_6\,
      O(0) => \NLW_led_state0_carry__1_i_315_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__1_i_352_n_0\,
      S(2) => \led_state0_carry__1_i_353_n_0\,
      S(1) => \led_state0_carry__1_i_354_n_0\,
      S(0) => '1'
    );
\led_state0_carry__1_i_316\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_276_n_5\,
      O => \led_state0_carry__1_i_316_n_0\
    );
\led_state0_carry__1_i_317\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_276_n_6\,
      O => \led_state0_carry__1_i_317_n_0\
    );
\led_state0_carry__1_i_318\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_276_n_7\,
      O => \led_state0_carry__1_i_318_n_0\
    );
\led_state0_carry__1_i_319\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_315_n_4\,
      O => \led_state0_carry__1_i_319_n_0\
    );
\led_state0_carry__1_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_60_n_0\,
      CO(3) => \led_state0_carry__1_i_32_n_0\,
      CO(2) => \led_state0_carry__1_i_32_n_1\,
      CO(1) => \led_state0_carry__1_i_32_n_2\,
      CO(0) => \led_state0_carry__1_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_34_n_5\,
      DI(2) => \led_state0_carry__1_i_34_n_6\,
      DI(1) => \led_state0_carry__1_i_34_n_7\,
      DI(0) => \led_state0_carry__1_i_61_n_4\,
      O(3) => \led_state0_carry__1_i_32_n_4\,
      O(2) => \led_state0_carry__1_i_32_n_5\,
      O(1) => \led_state0_carry__1_i_32_n_6\,
      O(0) => \led_state0_carry__1_i_32_n_7\,
      S(3) => \led_state0_carry__1_i_62_n_0\,
      S(2) => \led_state0_carry__1_i_63_n_0\,
      S(1) => \led_state0_carry__1_i_64_n_0\,
      S(0) => \led_state0_carry__1_i_65_n_0\
    );
\led_state0_carry__1_i_320\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__1_i_320_n_0\,
      CO(2) => \led_state0_carry__1_i_320_n_1\,
      CO(1) => \led_state0_carry__1_i_320_n_2\,
      CO(0) => \led_state0_carry__1_i_320_n_3\,
      CYINIT => led_state20_in(29),
      DI(3) => \led_state0_carry__1_i_325_n_5\,
      DI(2) => \led_state0_carry__1_i_325_n_6\,
      DI(1) => led_state30_in(28),
      DI(0) => '0',
      O(3) => \led_state0_carry__1_i_320_n_4\,
      O(2) => \led_state0_carry__1_i_320_n_5\,
      O(1) => \led_state0_carry__1_i_320_n_6\,
      O(0) => \NLW_led_state0_carry__1_i_320_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__1_i_356_n_0\,
      S(2) => \led_state0_carry__1_i_357_n_0\,
      S(1) => \led_state0_carry__1_i_358_n_0\,
      S(0) => '1'
    );
\led_state0_carry__1_i_321\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_281_n_5\,
      O => \led_state0_carry__1_i_321_n_0\
    );
\led_state0_carry__1_i_322\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_281_n_6\,
      O => \led_state0_carry__1_i_322_n_0\
    );
\led_state0_carry__1_i_323\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_281_n_7\,
      O => \led_state0_carry__1_i_323_n_0\
    );
\led_state0_carry__1_i_324\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_320_n_4\,
      O => \led_state0_carry__1_i_324_n_0\
    );
\led_state0_carry__1_i_325\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__1_i_325_n_0\,
      CO(2) => \led_state0_carry__1_i_325_n_1\,
      CO(1) => \led_state0_carry__1_i_325_n_2\,
      CO(0) => \led_state0_carry__1_i_325_n_3\,
      CYINIT => led_state20_in(30),
      DI(3) => \led_state0_carry__1_i_330_n_5\,
      DI(2) => \led_state0_carry__1_i_330_n_6\,
      DI(1) => led_state30_in(29),
      DI(0) => '0',
      O(3) => \led_state0_carry__1_i_325_n_4\,
      O(2) => \led_state0_carry__1_i_325_n_5\,
      O(1) => \led_state0_carry__1_i_325_n_6\,
      O(0) => \NLW_led_state0_carry__1_i_325_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__1_i_360_n_0\,
      S(2) => \led_state0_carry__1_i_361_n_0\,
      S(1) => \led_state0_carry__1_i_362_n_0\,
      S(0) => '1'
    );
\led_state0_carry__1_i_326\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_286_n_5\,
      O => \led_state0_carry__1_i_326_n_0\
    );
\led_state0_carry__1_i_327\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_286_n_6\,
      O => \led_state0_carry__1_i_327_n_0\
    );
\led_state0_carry__1_i_328\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_286_n_7\,
      O => \led_state0_carry__1_i_328_n_0\
    );
\led_state0_carry__1_i_329\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_325_n_4\,
      O => \led_state0_carry__1_i_329_n_0\
    );
\led_state0_carry__1_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_34_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__1_i_33_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(21),
      CO(0) => \led_state0_carry__1_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(22),
      DI(0) => \led_state0_carry__1_i_23_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__1_i_33_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__1_i_33_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__1_i_66_n_0\,
      S(0) => \led_state0_carry__1_i_67_n_0\
    );
\led_state0_carry__1_i_330\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__1_i_330_n_0\,
      CO(2) => \led_state0_carry__1_i_330_n_1\,
      CO(1) => \led_state0_carry__1_i_330_n_2\,
      CO(0) => \led_state0_carry__1_i_330_n_3\,
      CYINIT => led_state20_in(31),
      DI(3) => \led_state0_carry__2_i_235_n_6\,
      DI(2) => \led_state0_carry__2_i_235_n_7\,
      DI(1) => led_state30_in(30),
      DI(0) => '0',
      O(3) => \led_state0_carry__1_i_330_n_4\,
      O(2) => \led_state0_carry__1_i_330_n_5\,
      O(1) => \led_state0_carry__1_i_330_n_6\,
      O(0) => \NLW_led_state0_carry__1_i_330_O_UNCONNECTED\(0),
      S(3) => \led_state0_carry__1_i_364_n_0\,
      S(2) => \led_state0_carry__1_i_365_n_0\,
      S(1) => \led_state0_carry__1_i_366_n_0\,
      S(0) => '1'
    );
\led_state0_carry__1_i_331\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_217_n_5\,
      O => \led_state0_carry__1_i_331_n_0\
    );
\led_state0_carry__1_i_332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_217_n_6\,
      O => \led_state0_carry__1_i_332_n_0\
    );
\led_state0_carry__1_i_333\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_217_n_7\,
      O => \led_state0_carry__1_i_333_n_0\
    );
\led_state0_carry__1_i_334\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__1_i_330_n_4\,
      O => \led_state0_carry__1_i_334_n_0\
    );
\led_state0_carry__1_i_335\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(23),
      I1 => pwm_current_count_reg(23),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(23)
    );
\led_state0_carry__1_i_336\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_300_n_5\,
      O => \led_state0_carry__1_i_336_n_0\
    );
\led_state0_carry__1_i_337\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_300_n_6\,
      O => \led_state0_carry__1_i_337_n_0\
    );
\led_state0_carry__1_i_338\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(24),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(23),
      I4 => led_state4(23),
      O => \led_state0_carry__1_i_338_n_0\
    );
\led_state0_carry__1_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(24),
      I1 => pwm_current_count_reg(24),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(24)
    );
\led_state0_carry__1_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_61_n_0\,
      CO(3) => \led_state0_carry__1_i_34_n_0\,
      CO(2) => \led_state0_carry__1_i_34_n_1\,
      CO(1) => \led_state0_carry__1_i_34_n_2\,
      CO(0) => \led_state0_carry__1_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_23_n_5\,
      DI(2) => \led_state0_carry__1_i_23_n_6\,
      DI(1) => \led_state0_carry__1_i_23_n_7\,
      DI(0) => \led_state0_carry__1_i_47_n_4\,
      O(3) => \led_state0_carry__1_i_34_n_4\,
      O(2) => \led_state0_carry__1_i_34_n_5\,
      O(1) => \led_state0_carry__1_i_34_n_6\,
      O(0) => \led_state0_carry__1_i_34_n_7\,
      S(3) => \led_state0_carry__1_i_68_n_0\,
      S(2) => \led_state0_carry__1_i_69_n_0\,
      S(1) => \led_state0_carry__1_i_70_n_0\,
      S(0) => \led_state0_carry__1_i_71_n_0\
    );
\led_state0_carry__1_i_340\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_305_n_5\,
      O => \led_state0_carry__1_i_340_n_0\
    );
\led_state0_carry__1_i_341\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_305_n_6\,
      O => \led_state0_carry__1_i_341_n_0\
    );
\led_state0_carry__1_i_342\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(25),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(24),
      I4 => led_state4(24),
      O => \led_state0_carry__1_i_342_n_0\
    );
\led_state0_carry__1_i_343\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(25),
      I1 => pwm_current_count_reg(25),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(25)
    );
\led_state0_carry__1_i_344\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_310_n_5\,
      O => \led_state0_carry__1_i_344_n_0\
    );
\led_state0_carry__1_i_345\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_310_n_6\,
      O => \led_state0_carry__1_i_345_n_0\
    );
\led_state0_carry__1_i_346\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(26),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(25),
      I4 => led_state4(25),
      O => \led_state0_carry__1_i_346_n_0\
    );
\led_state0_carry__1_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(26),
      I1 => pwm_current_count_reg(26),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(26)
    );
\led_state0_carry__1_i_348\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_315_n_5\,
      O => \led_state0_carry__1_i_348_n_0\
    );
\led_state0_carry__1_i_349\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_315_n_6\,
      O => \led_state0_carry__1_i_349_n_0\
    );
\led_state0_carry__1_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => \led_state0_carry__1_i_33_n_7\,
      O => \led_state0_carry__1_i_35_n_0\
    );
\led_state0_carry__1_i_350\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(27),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(26),
      I4 => led_state4(26),
      O => \led_state0_carry__1_i_350_n_0\
    );
\led_state0_carry__1_i_351\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(27),
      I1 => pwm_current_count_reg(27),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(27)
    );
\led_state0_carry__1_i_352\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_320_n_5\,
      O => \led_state0_carry__1_i_352_n_0\
    );
\led_state0_carry__1_i_353\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_320_n_6\,
      O => \led_state0_carry__1_i_353_n_0\
    );
\led_state0_carry__1_i_354\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(28),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(27),
      I4 => led_state4(27),
      O => \led_state0_carry__1_i_354_n_0\
    );
\led_state0_carry__1_i_355\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(28),
      I1 => pwm_current_count_reg(28),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(28)
    );
\led_state0_carry__1_i_356\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_325_n_5\,
      O => \led_state0_carry__1_i_356_n_0\
    );
\led_state0_carry__1_i_357\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__1_i_325_n_6\,
      O => \led_state0_carry__1_i_357_n_0\
    );
\led_state0_carry__1_i_358\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(29),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(28),
      I4 => led_state4(28),
      O => \led_state0_carry__1_i_358_n_0\
    );
\led_state0_carry__1_i_359\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(29),
      I1 => pwm_current_count_reg(29),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(29)
    );
\led_state0_carry__1_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__1_n_0\,
      I3 => \led_state0_carry__1_i_34_n_4\,
      O => \led_state0_carry__1_i_36_n_0\
    );
\led_state0_carry__1_i_360\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__1_i_330_n_5\,
      O => \led_state0_carry__1_i_360_n_0\
    );
\led_state0_carry__1_i_361\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__1_i_330_n_6\,
      O => \led_state0_carry__1_i_361_n_0\
    );
\led_state0_carry__1_i_362\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(30),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(29),
      I4 => led_state4(29),
      O => \led_state0_carry__1_i_362_n_0\
    );
\led_state0_carry__1_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(30),
      I1 => pwm_current_count_reg(30),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(30)
    );
\led_state0_carry__1_i_364\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_235_n_6\,
      O => \led_state0_carry__1_i_364_n_0\
    );
\led_state0_carry__1_i_365\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_235_n_7\,
      O => \led_state0_carry__1_i_365_n_0\
    );
\led_state0_carry__1_i_366\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => \pwm_period_reg_n_0_[0]\,
      I2 => pwm_current_count_reg(31),
      I3 => pwm_current_count_reg(30),
      I4 => led_state4(30),
      O => \led_state0_carry__1_i_366_n_0\
    );
\led_state0_carry__1_i_367\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_368_n_0\,
      CO(3) => \led_state0_carry__1_i_367_n_0\,
      CO(2) => \led_state0_carry__1_i_367_n_1\,
      CO(1) => \led_state0_carry__1_i_367_n_2\,
      CO(0) => \led_state0_carry__1_i_367_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state4(28 downto 25),
      S(3) => \led_state0_carry__1_i_369_n_0\,
      S(2) => \led_state0_carry__1_i_370_n_0\,
      S(1) => \led_state0_carry__1_i_371_n_0\,
      S(0) => \led_state0_carry__1_i_372_n_0\
    );
\led_state0_carry__1_i_368\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_367_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__1_i_368_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \led_state0_carry__1_i_368_n_2\,
      CO(0) => \led_state0_carry__1_i_368_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_led_state0_carry__1_i_368_O_UNCONNECTED\(3),
      O(2 downto 0) => led_state4(31 downto 29),
      S(3) => '0',
      S(2) => \led_state0_carry__1_i_373_n_0\,
      S(1) => \led_state0_carry__1_i_374_n_0\,
      S(0) => \led_state0_carry__1_i_375_n_0\
    );
\led_state0_carry__1_i_369\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(28),
      O => \led_state0_carry__1_i_369_n_0\
    );
\led_state0_carry__1_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_72_n_0\,
      CO(3) => \led_state0_carry__1_i_37_n_0\,
      CO(2) => \led_state0_carry__1_i_37_n_1\,
      CO(1) => \led_state0_carry__1_i_37_n_2\,
      CO(0) => \led_state0_carry__1_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_39_n_5\,
      DI(2) => \led_state0_carry__1_i_39_n_6\,
      DI(1) => \led_state0_carry__1_i_39_n_7\,
      DI(0) => \led_state0_carry__1_i_73_n_4\,
      O(3) => \led_state0_carry__1_i_37_n_4\,
      O(2) => \led_state0_carry__1_i_37_n_5\,
      O(1) => \led_state0_carry__1_i_37_n_6\,
      O(0) => \led_state0_carry__1_i_37_n_7\,
      S(3) => \led_state0_carry__1_i_74_n_0\,
      S(2) => \led_state0_carry__1_i_75_n_0\,
      S(1) => \led_state0_carry__1_i_76_n_0\,
      S(0) => \led_state0_carry__1_i_77_n_0\
    );
\led_state0_carry__1_i_370\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(27),
      O => \led_state0_carry__1_i_370_n_0\
    );
\led_state0_carry__1_i_371\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(26),
      O => \led_state0_carry__1_i_371_n_0\
    );
\led_state0_carry__1_i_372\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(25),
      O => \led_state0_carry__1_i_372_n_0\
    );
\led_state0_carry__1_i_373\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      O => \led_state0_carry__1_i_373_n_0\
    );
\led_state0_carry__1_i_374\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(30),
      O => \led_state0_carry__1_i_374_n_0\
    );
\led_state0_carry__1_i_375\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(29),
      O => \led_state0_carry__1_i_375_n_0\
    );
\led_state0_carry__1_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_39_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__1_i_38_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(19),
      CO(0) => \led_state0_carry__1_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(20),
      DI(0) => \led_state0_carry__1_i_32_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__1_i_38_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__1_i_38_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__1_i_78_n_0\,
      S(0) => \led_state0_carry__1_i_79_n_0\
    );
\led_state0_carry__1_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_73_n_0\,
      CO(3) => \led_state0_carry__1_i_39_n_0\,
      CO(2) => \led_state0_carry__1_i_39_n_1\,
      CO(1) => \led_state0_carry__1_i_39_n_2\,
      CO(0) => \led_state0_carry__1_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_32_n_5\,
      DI(2) => \led_state0_carry__1_i_32_n_6\,
      DI(1) => \led_state0_carry__1_i_32_n_7\,
      DI(0) => \led_state0_carry__1_i_60_n_4\,
      O(3) => \led_state0_carry__1_i_39_n_4\,
      O(2) => \led_state0_carry__1_i_39_n_5\,
      O(1) => \led_state0_carry__1_i_39_n_6\,
      O(0) => \led_state0_carry__1_i_39_n_7\,
      S(3) => \led_state0_carry__1_i_80_n_0\,
      S(2) => \led_state0_carry__1_i_81_n_0\,
      S(1) => \led_state0_carry__1_i_82_n_0\,
      S(0) => \led_state0_carry__1_i_83_n_0\
    );
\led_state0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[16]\,
      I1 => \led_state3__0\,
      I2 => led_state2(16),
      I3 => led_state20_in(16),
      I4 => \led_state1__95\(17),
      I5 => \pwm_duty_reg_n_0_[17]\,
      O => \led_state0_carry__1_i_4_n_0\
    );
\led_state0_carry__1_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => \led_state0_carry__1_i_38_n_7\,
      O => \led_state0_carry__1_i_40_n_0\
    );
\led_state0_carry__1_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__2_n_0\,
      I3 => \led_state0_carry__1_i_39_n_4\,
      O => \led_state0_carry__1_i_41_n_0\
    );
\led_state0_carry__1_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_55_n_0\,
      CO(3) => \led_state0_carry__1_i_42_n_0\,
      CO(2) => \led_state0_carry__1_i_42_n_1\,
      CO(1) => \led_state0_carry__1_i_42_n_2\,
      CO(0) => \led_state0_carry__1_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_44_n_5\,
      DI(2) => \led_state0_carry__1_i_44_n_6\,
      DI(1) => \led_state0_carry__1_i_44_n_7\,
      DI(0) => \led_state0_carry__1_i_84_n_4\,
      O(3) => \led_state0_carry__1_i_42_n_4\,
      O(2) => \led_state0_carry__1_i_42_n_5\,
      O(1) => \led_state0_carry__1_i_42_n_6\,
      O(0) => \led_state0_carry__1_i_42_n_7\,
      S(3) => \led_state0_carry__1_i_85_n_0\,
      S(2) => \led_state0_carry__1_i_86_n_0\,
      S(1) => \led_state0_carry__1_i_87_n_0\,
      S(0) => \led_state0_carry__1_i_88_n_0\
    );
\led_state0_carry__1_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_44_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__1_i_43_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(17),
      CO(0) => \led_state0_carry__1_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(18),
      DI(0) => \led_state0_carry__1_i_37_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__1_i_43_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__1_i_43_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__1_i_89_n_0\,
      S(0) => \led_state0_carry__1_i_90_n_0\
    );
\led_state0_carry__1_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_84_n_0\,
      CO(3) => \led_state0_carry__1_i_44_n_0\,
      CO(2) => \led_state0_carry__1_i_44_n_1\,
      CO(1) => \led_state0_carry__1_i_44_n_2\,
      CO(0) => \led_state0_carry__1_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_37_n_5\,
      DI(2) => \led_state0_carry__1_i_37_n_6\,
      DI(1) => \led_state0_carry__1_i_37_n_7\,
      DI(0) => \led_state0_carry__1_i_72_n_4\,
      O(3) => \led_state0_carry__1_i_44_n_4\,
      O(2) => \led_state0_carry__1_i_44_n_5\,
      O(1) => \led_state0_carry__1_i_44_n_6\,
      O(0) => \led_state0_carry__1_i_44_n_7\,
      S(3) => \led_state0_carry__1_i_91_n_0\,
      S(2) => \led_state0_carry__1_i_92_n_0\,
      S(1) => \led_state0_carry__1_i_93_n_0\,
      S(0) => \led_state0_carry__1_i_94_n_0\
    );
\led_state0_carry__1_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => \led_state0_carry__1_i_43_n_7\,
      O => \led_state0_carry__1_i_45_n_0\
    );
\led_state0_carry__1_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__2_n_0\,
      I3 => \led_state0_carry__1_i_44_n_4\,
      O => \led_state0_carry__1_i_46_n_0\
    );
\led_state0_carry__1_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_95_n_0\,
      CO(3) => \led_state0_carry__1_i_47_n_0\,
      CO(2) => \led_state0_carry__1_i_47_n_1\,
      CO(1) => \led_state0_carry__1_i_47_n_2\,
      CO(0) => \led_state0_carry__1_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_48_n_5\,
      DI(2) => \led_state0_carry__1_i_48_n_6\,
      DI(1) => \led_state0_carry__1_i_48_n_7\,
      DI(0) => \led_state0_carry__1_i_96_n_4\,
      O(3) => \led_state0_carry__1_i_47_n_4\,
      O(2) => \led_state0_carry__1_i_47_n_5\,
      O(1) => \led_state0_carry__1_i_47_n_6\,
      O(0) => \led_state0_carry__1_i_47_n_7\,
      S(3) => \led_state0_carry__1_i_97_n_0\,
      S(2) => \led_state0_carry__1_i_98_n_0\,
      S(1) => \led_state0_carry__1_i_99_n_0\,
      S(0) => \led_state0_carry__1_i_100_n_0\
    );
\led_state0_carry__1_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_96_n_0\,
      CO(3) => \led_state0_carry__1_i_48_n_0\,
      CO(2) => \led_state0_carry__1_i_48_n_1\,
      CO(1) => \led_state0_carry__1_i_48_n_2\,
      CO(0) => \led_state0_carry__1_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_55_n_5\,
      DI(2) => \led_state0_carry__1_i_55_n_6\,
      DI(1) => \led_state0_carry__1_i_55_n_7\,
      DI(0) => \led_state0_carry__1_i_101_n_4\,
      O(3) => \led_state0_carry__1_i_48_n_4\,
      O(2) => \led_state0_carry__1_i_48_n_5\,
      O(1) => \led_state0_carry__1_i_48_n_6\,
      O(0) => \led_state0_carry__1_i_48_n_7\,
      S(3) => \led_state0_carry__1_i_102_n_0\,
      S(2) => \led_state0_carry__1_i_103_n_0\,
      S(1) => \led_state0_carry__1_i_104_n_0\,
      S(0) => \led_state0_carry__1_i_105_n_0\
    );
\led_state0_carry__1_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_25_n_5\,
      O => \led_state0_carry__1_i_49_n_0\
    );
\led_state0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[22]\,
      I1 => led_state20_in(22),
      I2 => led_state2(22),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[23]\,
      I5 => \led_state1__95\(23),
      O => \led_state0_carry__1_i_5_n_0\
    );
\led_state0_carry__1_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_25_n_6\,
      O => \led_state0_carry__1_i_50_n_0\
    );
\led_state0_carry__1_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_25_n_7\,
      O => \led_state0_carry__1_i_51_n_0\
    );
\led_state0_carry__1_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_48_n_4\,
      O => \led_state0_carry__1_i_52_n_0\
    );
\led_state0_carry__1_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => \led_state0_carry__2_i_17_n_7\,
      O => \led_state0_carry__1_i_53_n_0\
    );
\led_state0_carry__1_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__0_n_0\,
      I3 => \led_state0_carry__2_i_41_n_4\,
      O => \led_state0_carry__1_i_54_n_0\
    );
\led_state0_carry__1_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_101_n_0\,
      CO(3) => \led_state0_carry__1_i_55_n_0\,
      CO(2) => \led_state0_carry__1_i_55_n_1\,
      CO(1) => \led_state0_carry__1_i_55_n_2\,
      CO(0) => \led_state0_carry__1_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_84_n_5\,
      DI(2) => \led_state0_carry__2_i_84_n_6\,
      DI(1) => \led_state0_carry__2_i_84_n_7\,
      DI(0) => \led_state0_carry__1_i_106_n_4\,
      O(3) => \led_state0_carry__1_i_55_n_4\,
      O(2) => \led_state0_carry__1_i_55_n_5\,
      O(1) => \led_state0_carry__1_i_55_n_6\,
      O(0) => \led_state0_carry__1_i_55_n_7\,
      S(3) => \led_state0_carry__1_i_107_n_0\,
      S(2) => \led_state0_carry__1_i_108_n_0\,
      S(1) => \led_state0_carry__1_i_109_n_0\,
      S(0) => \led_state0_carry__1_i_110_n_0\
    );
\led_state0_carry__1_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_41_n_5\,
      O => \led_state0_carry__1_i_56_n_0\
    );
\led_state0_carry__1_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_41_n_6\,
      O => \led_state0_carry__1_i_57_n_0\
    );
\led_state0_carry__1_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_41_n_7\,
      O => \led_state0_carry__1_i_58_n_0\
    );
\led_state0_carry__1_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(24),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_55_n_4\,
      O => \led_state0_carry__1_i_59_n_0\
    );
\led_state0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[20]\,
      I1 => led_state20_in(20),
      I2 => led_state2(20),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[21]\,
      I5 => \led_state1__95\(21),
      O => \led_state0_carry__1_i_6_n_0\
    );
\led_state0_carry__1_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_111_n_0\,
      CO(3) => \led_state0_carry__1_i_60_n_0\,
      CO(2) => \led_state0_carry__1_i_60_n_1\,
      CO(1) => \led_state0_carry__1_i_60_n_2\,
      CO(0) => \led_state0_carry__1_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_61_n_5\,
      DI(2) => \led_state0_carry__1_i_61_n_6\,
      DI(1) => \led_state0_carry__1_i_61_n_7\,
      DI(0) => \led_state0_carry__1_i_112_n_4\,
      O(3) => \led_state0_carry__1_i_60_n_4\,
      O(2) => \led_state0_carry__1_i_60_n_5\,
      O(1) => \led_state0_carry__1_i_60_n_6\,
      O(0) => \led_state0_carry__1_i_60_n_7\,
      S(3) => \led_state0_carry__1_i_113_n_0\,
      S(2) => \led_state0_carry__1_i_114_n_0\,
      S(1) => \led_state0_carry__1_i_115_n_0\,
      S(0) => \led_state0_carry__1_i_116_n_0\
    );
\led_state0_carry__1_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_112_n_0\,
      CO(3) => \led_state0_carry__1_i_61_n_0\,
      CO(2) => \led_state0_carry__1_i_61_n_1\,
      CO(1) => \led_state0_carry__1_i_61_n_2\,
      CO(0) => \led_state0_carry__1_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_47_n_5\,
      DI(2) => \led_state0_carry__1_i_47_n_6\,
      DI(1) => \led_state0_carry__1_i_47_n_7\,
      DI(0) => \led_state0_carry__1_i_95_n_4\,
      O(3) => \led_state0_carry__1_i_61_n_4\,
      O(2) => \led_state0_carry__1_i_61_n_5\,
      O(1) => \led_state0_carry__1_i_61_n_6\,
      O(0) => \led_state0_carry__1_i_61_n_7\,
      S(3) => \led_state0_carry__1_i_117_n_0\,
      S(2) => \led_state0_carry__1_i_118_n_0\,
      S(1) => \led_state0_carry__1_i_119_n_0\,
      S(0) => \led_state0_carry__1_i_120_n_0\
    );
\led_state0_carry__1_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_34_n_5\,
      O => \led_state0_carry__1_i_62_n_0\
    );
\led_state0_carry__1_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_34_n_6\,
      O => \led_state0_carry__1_i_63_n_0\
    );
\led_state0_carry__1_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_34_n_7\,
      O => \led_state0_carry__1_i_64_n_0\
    );
\led_state0_carry__1_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(21),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_61_n_4\,
      O => \led_state0_carry__1_i_65_n_0\
    );
\led_state0_carry__1_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => \led_state0_carry__1_i_10_n_7\,
      O => \led_state0_carry__1_i_66_n_0\
    );
\led_state0_carry__1_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__1_n_0\,
      I3 => \led_state0_carry__1_i_23_n_4\,
      O => \led_state0_carry__1_i_67_n_0\
    );
\led_state0_carry__1_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_23_n_5\,
      O => \led_state0_carry__1_i_68_n_0\
    );
\led_state0_carry__1_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_23_n_6\,
      O => \led_state0_carry__1_i_69_n_0\
    );
\led_state0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[18]\,
      I1 => led_state20_in(18),
      I2 => led_state2(18),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[19]\,
      I5 => \led_state1__95\(19),
      O => \led_state0_carry__1_i_7_n_0\
    );
\led_state0_carry__1_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_23_n_7\,
      O => \led_state0_carry__1_i_70_n_0\
    );
\led_state0_carry__1_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(22),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_47_n_4\,
      O => \led_state0_carry__1_i_71_n_0\
    );
\led_state0_carry__1_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_121_n_0\,
      CO(3) => \led_state0_carry__1_i_72_n_0\,
      CO(2) => \led_state0_carry__1_i_72_n_1\,
      CO(1) => \led_state0_carry__1_i_72_n_2\,
      CO(0) => \led_state0_carry__1_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_73_n_5\,
      DI(2) => \led_state0_carry__1_i_73_n_6\,
      DI(1) => \led_state0_carry__1_i_73_n_7\,
      DI(0) => \led_state0_carry__1_i_122_n_4\,
      O(3) => \led_state0_carry__1_i_72_n_4\,
      O(2) => \led_state0_carry__1_i_72_n_5\,
      O(1) => \led_state0_carry__1_i_72_n_6\,
      O(0) => \led_state0_carry__1_i_72_n_7\,
      S(3) => \led_state0_carry__1_i_123_n_0\,
      S(2) => \led_state0_carry__1_i_124_n_0\,
      S(1) => \led_state0_carry__1_i_125_n_0\,
      S(0) => \led_state0_carry__1_i_126_n_0\
    );
\led_state0_carry__1_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_122_n_0\,
      CO(3) => \led_state0_carry__1_i_73_n_0\,
      CO(2) => \led_state0_carry__1_i_73_n_1\,
      CO(1) => \led_state0_carry__1_i_73_n_2\,
      CO(0) => \led_state0_carry__1_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_60_n_5\,
      DI(2) => \led_state0_carry__1_i_60_n_6\,
      DI(1) => \led_state0_carry__1_i_60_n_7\,
      DI(0) => \led_state0_carry__1_i_111_n_4\,
      O(3) => \led_state0_carry__1_i_73_n_4\,
      O(2) => \led_state0_carry__1_i_73_n_5\,
      O(1) => \led_state0_carry__1_i_73_n_6\,
      O(0) => \led_state0_carry__1_i_73_n_7\,
      S(3) => \led_state0_carry__1_i_127_n_0\,
      S(2) => \led_state0_carry__1_i_128_n_0\,
      S(1) => \led_state0_carry__1_i_129_n_0\,
      S(0) => \led_state0_carry__1_i_130_n_0\
    );
\led_state0_carry__1_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_39_n_5\,
      O => \led_state0_carry__1_i_74_n_0\
    );
\led_state0_carry__1_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_39_n_6\,
      O => \led_state0_carry__1_i_75_n_0\
    );
\led_state0_carry__1_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_39_n_7\,
      O => \led_state0_carry__1_i_76_n_0\
    );
\led_state0_carry__1_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(19),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_73_n_4\,
      O => \led_state0_carry__1_i_77_n_0\
    );
\led_state0_carry__1_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => \led_state0_carry__1_i_13_n_7\,
      O => \led_state0_carry__1_i_78_n_0\
    );
\led_state0_carry__1_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__1_n_0\,
      I3 => \led_state0_carry__1_i_32_n_4\,
      O => \led_state0_carry__1_i_79_n_0\
    );
\led_state0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[16]\,
      I1 => led_state20_in(16),
      I2 => led_state2(16),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[17]\,
      I5 => \led_state1__95\(17),
      O => \led_state0_carry__1_i_8_n_0\
    );
\led_state0_carry__1_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_32_n_5\,
      O => \led_state0_carry__1_i_80_n_0\
    );
\led_state0_carry__1_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_32_n_6\,
      O => \led_state0_carry__1_i_81_n_0\
    );
\led_state0_carry__1_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_32_n_7\,
      O => \led_state0_carry__1_i_82_n_0\
    );
\led_state0_carry__1_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(20),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__1_n_0\,
      I4 => \led_state0_carry__1_i_60_n_4\,
      O => \led_state0_carry__1_i_83_n_0\
    );
\led_state0_carry__1_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__0_i_106_n_0\,
      CO(3) => \led_state0_carry__1_i_84_n_0\,
      CO(2) => \led_state0_carry__1_i_84_n_1\,
      CO(1) => \led_state0_carry__1_i_84_n_2\,
      CO(0) => \led_state0_carry__1_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_72_n_5\,
      DI(2) => \led_state0_carry__1_i_72_n_6\,
      DI(1) => \led_state0_carry__1_i_72_n_7\,
      DI(0) => \led_state0_carry__1_i_121_n_4\,
      O(3) => \led_state0_carry__1_i_84_n_4\,
      O(2) => \led_state0_carry__1_i_84_n_5\,
      O(1) => \led_state0_carry__1_i_84_n_6\,
      O(0) => \led_state0_carry__1_i_84_n_7\,
      S(3) => \led_state0_carry__1_i_131_n_0\,
      S(2) => \led_state0_carry__1_i_132_n_0\,
      S(1) => \led_state0_carry__1_i_133_n_0\,
      S(0) => \led_state0_carry__1_i_134_n_0\
    );
\led_state0_carry__1_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_44_n_5\,
      O => \led_state0_carry__1_i_85_n_0\
    );
\led_state0_carry__1_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_44_n_6\,
      O => \led_state0_carry__1_i_86_n_0\
    );
\led_state0_carry__1_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_44_n_7\,
      O => \led_state0_carry__1_i_87_n_0\
    );
\led_state0_carry__1_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(17),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_84_n_4\,
      O => \led_state0_carry__1_i_88_n_0\
    );
\led_state0_carry__1_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => \led_state0_carry__1_i_15_n_7\,
      O => \led_state0_carry__1_i_89_n_0\
    );
\led_state0_carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_12_n_0\,
      CO(3) => \led_state0_carry__1_i_9_n_0\,
      CO(2) => \led_state0_carry__1_i_9_n_1\,
      CO(1) => \led_state0_carry__1_i_9_n_2\,
      CO(0) => \led_state0_carry__1_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state2(24 downto 21),
      S(3) => \led_state0_carry__1_i_19_n_0\,
      S(2) => \led_state0_carry__1_i_20_n_0\,
      S(1) => \led_state0_carry__1_i_21_n_0\,
      S(0) => \led_state0_carry__1_i_22_n_0\
    );
\led_state0_carry__1_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__2_n_0\,
      I3 => \led_state0_carry__1_i_37_n_4\,
      O => \led_state0_carry__1_i_90_n_0\
    );
\led_state0_carry__1_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_37_n_5\,
      O => \led_state0_carry__1_i_91_n_0\
    );
\led_state0_carry__1_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_37_n_6\,
      O => \led_state0_carry__1_i_92_n_0\
    );
\led_state0_carry__1_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_37_n_7\,
      O => \led_state0_carry__1_i_93_n_0\
    );
\led_state0_carry__1_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(18),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__1_i_72_n_4\,
      O => \led_state0_carry__1_i_94_n_0\
    );
\led_state0_carry__1_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_135_n_0\,
      CO(3) => \led_state0_carry__1_i_95_n_0\,
      CO(2) => \led_state0_carry__1_i_95_n_1\,
      CO(1) => \led_state0_carry__1_i_95_n_2\,
      CO(0) => \led_state0_carry__1_i_95_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_96_n_5\,
      DI(2) => \led_state0_carry__1_i_96_n_6\,
      DI(1) => \led_state0_carry__1_i_96_n_7\,
      DI(0) => \led_state0_carry__1_i_136_n_4\,
      O(3) => \led_state0_carry__1_i_95_n_4\,
      O(2) => \led_state0_carry__1_i_95_n_5\,
      O(1) => \led_state0_carry__1_i_95_n_6\,
      O(0) => \led_state0_carry__1_i_95_n_7\,
      S(3) => \led_state0_carry__1_i_137_n_0\,
      S(2) => \led_state0_carry__1_i_138_n_0\,
      S(1) => \led_state0_carry__1_i_139_n_0\,
      S(0) => \led_state0_carry__1_i_140_n_0\
    );
\led_state0_carry__1_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_136_n_0\,
      CO(3) => \led_state0_carry__1_i_96_n_0\,
      CO(2) => \led_state0_carry__1_i_96_n_1\,
      CO(1) => \led_state0_carry__1_i_96_n_2\,
      CO(0) => \led_state0_carry__1_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__1_i_101_n_5\,
      DI(2) => \led_state0_carry__1_i_101_n_6\,
      DI(1) => \led_state0_carry__1_i_101_n_7\,
      DI(0) => \led_state0_carry__1_i_141_n_4\,
      O(3) => \led_state0_carry__1_i_96_n_4\,
      O(2) => \led_state0_carry__1_i_96_n_5\,
      O(1) => \led_state0_carry__1_i_96_n_6\,
      O(0) => \led_state0_carry__1_i_96_n_7\,
      S(3) => \led_state0_carry__1_i_142_n_0\,
      S(2) => \led_state0_carry__1_i_143_n_0\,
      S(1) => \led_state0_carry__1_i_144_n_0\,
      S(0) => \led_state0_carry__1_i_145_n_0\
    );
\led_state0_carry__1_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_48_n_5\,
      O => \led_state0_carry__1_i_97_n_0\
    );
\led_state0_carry__1_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_48_n_6\,
      O => \led_state0_carry__1_i_98_n_0\
    );
\led_state0_carry__1_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(23),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__1_i_48_n_7\,
      O => \led_state0_carry__1_i_99_n_0\
    );
\led_state0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_n_0\,
      CO(3) => \led_state0_carry__2_n_0\,
      CO(2) => \led_state0_carry__2_n_1\,
      CO(1) => \led_state0_carry__2_n_2\,
      CO(0) => \led_state0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_1_n_0\,
      DI(2) => \led_state0_carry__2_i_2_n_0\,
      DI(1) => \led_state0_carry__2_i_3_n_0\,
      DI(0) => \led_state0_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_led_state0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \led_state0_carry__2_i_5_n_0\,
      S(2) => \led_state0_carry__2_i_6_n_0\,
      S(1) => \led_state0_carry__2_i_7_n_0\,
      S(0) => \led_state0_carry__2_i_8_n_0\
    );
\led_state0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[30]\,
      I1 => \led_state3__0\,
      I2 => led_state2(30),
      I3 => led_state20_in(30),
      I4 => \pwm_duty_reg_n_0_[31]\,
      I5 => \led_state1__95\(31),
      O => \led_state0_carry__2_i_1_n_0\
    );
\led_state0_carry__2_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_22_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__2_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(30),
      CO(0) => \led_state0_carry__2_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(31),
      DI(0) => \led_state0_carry__2_i_24_n_5\,
      O(3 downto 1) => \NLW_led_state0_carry__2_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__2_i_10_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__2_i_25_n_0\,
      S(0) => \led_state0_carry__2_i_26_n_0\
    );
\led_state0_carry__2_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_96_n_5\,
      O => \led_state0_carry__2_i_100_n_0\
    );
\led_state0_carry__2_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[27]\,
      I2 => led_state0_carry_i_108_n_5,
      O => \led_state0_carry__2_i_101_n_0\
    );
\led_state0_carry__2_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[26]\,
      I2 => led_state0_carry_i_108_n_6,
      O => \led_state0_carry__2_i_102_n_0\
    );
\led_state0_carry__2_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[25]\,
      I2 => led_state0_carry_i_108_n_7,
      O => \led_state0_carry__2_i_103_n_0\
    );
\led_state0_carry__2_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[24]\,
      I2 => led_state0_carry_i_158_n_4,
      O => \led_state0_carry__2_i_104_n_0\
    );
\led_state0_carry__2_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[27]\,
      I2 => led_state0_carry_i_108_n_5,
      O => \led_state0_carry__2_i_105_n_0\
    );
\led_state0_carry__2_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[26]\,
      I2 => led_state0_carry_i_108_n_6,
      O => \led_state0_carry__2_i_106_n_0\
    );
\led_state0_carry__2_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[25]\,
      I2 => led_state0_carry_i_108_n_7,
      O => \led_state0_carry__2_i_107_n_0\
    );
\led_state0_carry__2_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[24]\,
      I2 => led_state0_carry_i_158_n_4,
      O => \led_state0_carry__2_i_108_n_0\
    );
\led_state0_carry__2_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_147_n_0\,
      CO(3) => \led_state0_carry__2_i_109_n_0\,
      CO(2) => \led_state0_carry__2_i_109_n_1\,
      CO(1) => \led_state0_carry__2_i_109_n_2\,
      CO(0) => \led_state0_carry__2_i_109_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_110_n_5\,
      DI(2) => \led_state0_carry__2_i_110_n_6\,
      DI(1) => \led_state0_carry__2_i_110_n_7\,
      DI(0) => \led_state0_carry__2_i_148_n_4\,
      O(3) => \led_state0_carry__2_i_109_n_4\,
      O(2) => \led_state0_carry__2_i_109_n_5\,
      O(1) => \led_state0_carry__2_i_109_n_6\,
      O(0) => \led_state0_carry__2_i_109_n_7\,
      S(3) => \led_state0_carry__2_i_149_n_0\,
      S(2) => \led_state0_carry__2_i_150_n_0\,
      S(1) => \led_state0_carry__2_i_151_n_0\,
      S(0) => \led_state0_carry__2_i_152_n_0\
    );
\led_state0_carry__2_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state2(31),
      I2 => \pwm_period_reg[31]_rep__7_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(31)
    );
\led_state0_carry__2_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_148_n_0\,
      CO(3) => \led_state0_carry__2_i_110_n_0\,
      CO(2) => \led_state0_carry__2_i_110_n_1\,
      CO(1) => \led_state0_carry__2_i_110_n_2\,
      CO(0) => \led_state0_carry__2_i_110_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_95_n_5\,
      DI(2) => \led_state0_carry__2_i_95_n_6\,
      DI(1) => \led_state0_carry__2_i_95_n_7\,
      DI(0) => \led_state0_carry__2_i_133_n_4\,
      O(3) => \led_state0_carry__2_i_110_n_4\,
      O(2) => \led_state0_carry__2_i_110_n_5\,
      O(1) => \led_state0_carry__2_i_110_n_6\,
      O(0) => \led_state0_carry__2_i_110_n_7\,
      S(3) => \led_state0_carry__2_i_153_n_0\,
      S(2) => \led_state0_carry__2_i_154_n_0\,
      S(1) => \led_state0_carry__2_i_155_n_0\,
      S(0) => \led_state0_carry__2_i_156_n_0\
    );
\led_state0_carry__2_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_61_n_5\,
      O => \led_state0_carry__2_i_111_n_0\
    );
\led_state0_carry__2_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_61_n_6\,
      O => \led_state0_carry__2_i_112_n_0\
    );
\led_state0_carry__2_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_61_n_7\,
      O => \led_state0_carry__2_i_113_n_0\
    );
\led_state0_carry__2_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_110_n_4\,
      O => \led_state0_carry__2_i_114_n_0\
    );
\led_state0_carry__2_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_46_n_5\,
      O => \led_state0_carry__2_i_115_n_0\
    );
\led_state0_carry__2_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_46_n_6\,
      O => \led_state0_carry__2_i_116_n_0\
    );
\led_state0_carry__2_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_46_n_7\,
      O => \led_state0_carry__2_i_117_n_0\
    );
\led_state0_carry__2_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_95_n_4\,
      O => \led_state0_carry__2_i_118_n_0\
    );
\led_state0_carry__2_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_151_n_0\,
      CO(3) => \led_state0_carry__2_i_119_n_0\,
      CO(2) => \led_state0_carry__2_i_119_n_1\,
      CO(1) => \led_state0_carry__2_i_119_n_2\,
      CO(0) => \led_state0_carry__2_i_119_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_120_n_5\,
      DI(2) => \led_state0_carry__2_i_120_n_6\,
      DI(1) => \led_state0_carry__2_i_120_n_7\,
      DI(0) => \led_state0_carry__2_i_157_n_4\,
      O(3) => \led_state0_carry__2_i_119_n_4\,
      O(2) => \led_state0_carry__2_i_119_n_5\,
      O(1) => \led_state0_carry__2_i_119_n_6\,
      O(0) => \led_state0_carry__2_i_119_n_7\,
      S(3) => \led_state0_carry__2_i_158_n_0\,
      S(2) => \led_state0_carry__2_i_159_n_0\,
      S(1) => \led_state0_carry__2_i_160_n_0\,
      S(0) => \led_state0_carry__2_i_161_n_0\
    );
\led_state0_carry__2_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_9_n_0\,
      CO(3) => \led_state0_carry__2_i_12_n_0\,
      CO(2) => \led_state0_carry__2_i_12_n_1\,
      CO(1) => \led_state0_carry__2_i_12_n_2\,
      CO(0) => \led_state0_carry__2_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state2(28 downto 25),
      S(3) => \led_state0_carry__2_i_27_n_0\,
      S(2) => \led_state0_carry__2_i_28_n_0\,
      S(1) => \led_state0_carry__2_i_29_n_0\,
      S(0) => \led_state0_carry__2_i_30_n_0\
    );
\led_state0_carry__2_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_157_n_0\,
      CO(3) => \led_state0_carry__2_i_120_n_0\,
      CO(2) => \led_state0_carry__2_i_120_n_1\,
      CO(1) => \led_state0_carry__2_i_120_n_2\,
      CO(0) => \led_state0_carry__2_i_120_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_109_n_5\,
      DI(2) => \led_state0_carry__2_i_109_n_6\,
      DI(1) => \led_state0_carry__2_i_109_n_7\,
      DI(0) => \led_state0_carry__2_i_147_n_4\,
      O(3) => \led_state0_carry__2_i_120_n_4\,
      O(2) => \led_state0_carry__2_i_120_n_5\,
      O(1) => \led_state0_carry__2_i_120_n_6\,
      O(0) => \led_state0_carry__2_i_120_n_7\,
      S(3) => \led_state0_carry__2_i_162_n_0\,
      S(2) => \led_state0_carry__2_i_163_n_0\,
      S(1) => \led_state0_carry__2_i_164_n_0\,
      S(0) => \led_state0_carry__2_i_165_n_0\
    );
\led_state0_carry__2_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_73_n_5\,
      O => \led_state0_carry__2_i_121_n_0\
    );
\led_state0_carry__2_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_73_n_6\,
      O => \led_state0_carry__2_i_122_n_0\
    );
\led_state0_carry__2_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_73_n_7\,
      O => \led_state0_carry__2_i_123_n_0\
    );
\led_state0_carry__2_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_120_n_4\,
      O => \led_state0_carry__2_i_124_n_0\
    );
\led_state0_carry__2_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_60_n_5\,
      O => \led_state0_carry__2_i_125_n_0\
    );
\led_state0_carry__2_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_60_n_6\,
      O => \led_state0_carry__2_i_126_n_0\
    );
\led_state0_carry__2_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_60_n_7\,
      O => \led_state0_carry__2_i_127_n_0\
    );
\led_state0_carry__2_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_109_n_4\,
      O => \led_state0_carry__2_i_128_n_0\
    );
\led_state0_carry__2_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_72_n_5\,
      O => \led_state0_carry__2_i_129_n_0\
    );
\led_state0_carry__2_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_31_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__2_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(28),
      CO(0) => \led_state0_carry__2_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(29),
      DI(0) => \led_state0_carry__2_i_33_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__2_i_13_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__2_i_13_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__2_i_34_n_0\,
      S(0) => \led_state0_carry__2_i_35_n_0\
    );
\led_state0_carry__2_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_72_n_6\,
      O => \led_state0_carry__2_i_130_n_0\
    );
\led_state0_carry__2_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_72_n_7\,
      O => \led_state0_carry__2_i_131_n_0\
    );
\led_state0_carry__2_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_119_n_4\,
      O => \led_state0_carry__2_i_132_n_0\
    );
\led_state0_carry__2_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_166_n_0\,
      CO(3) => \led_state0_carry__2_i_133_n_0\,
      CO(2) => \led_state0_carry__2_i_133_n_1\,
      CO(1) => \led_state0_carry__2_i_133_n_2\,
      CO(0) => \led_state0_carry__2_i_133_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_134_n_6\,
      DI(2) => \led_state0_carry__2_i_134_n_7\,
      DI(1) => \led_state0_carry__2_i_167_n_4\,
      DI(0) => \led_state0_carry__2_i_167_n_5\,
      O(3) => \led_state0_carry__2_i_133_n_4\,
      O(2) => \led_state0_carry__2_i_133_n_5\,
      O(1) => \led_state0_carry__2_i_133_n_6\,
      O(0) => \led_state0_carry__2_i_133_n_7\,
      S(3) => \led_state0_carry__2_i_168_n_0\,
      S(2) => \led_state0_carry__2_i_169_n_0\,
      S(1) => \led_state0_carry__2_i_170_n_0\,
      S(0) => \led_state0_carry__2_i_171_n_0\
    );
\led_state0_carry__2_i_134\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_167_n_0\,
      CO(3) => \led_state0_carry__2_i_134_n_0\,
      CO(2) => \led_state0_carry__2_i_134_n_1\,
      CO(1) => \led_state0_carry__2_i_134_n_2\,
      CO(0) => \led_state0_carry__2_i_134_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_172_n_0\,
      DI(2) => \led_state0_carry__2_i_173_n_0\,
      DI(1) => \led_state0_carry__2_i_174_n_0\,
      DI(0) => \led_state0_carry__2_i_175_n_0\,
      O(3) => \led_state0_carry__2_i_134_n_4\,
      O(2) => \led_state0_carry__2_i_134_n_5\,
      O(1) => \led_state0_carry__2_i_134_n_6\,
      O(0) => \led_state0_carry__2_i_134_n_7\,
      S(3) => \led_state0_carry__2_i_176_n_0\,
      S(2) => \led_state0_carry__2_i_177_n_0\,
      S(1) => \led_state0_carry__2_i_178_n_0\,
      S(0) => \led_state0_carry__2_i_179_n_0\
    );
\led_state0_carry__2_i_135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_96_n_6\,
      O => \led_state0_carry__2_i_135_n_0\
    );
\led_state0_carry__2_i_136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_96_n_7\,
      O => \led_state0_carry__2_i_136_n_0\
    );
\led_state0_carry__2_i_137\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_134_n_4\,
      O => \led_state0_carry__2_i_137_n_0\
    );
\led_state0_carry__2_i_138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_134_n_5\,
      O => \led_state0_carry__2_i_138_n_0\
    );
\led_state0_carry__2_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[23]\,
      I2 => led_state0_carry_i_158_n_5,
      O => \led_state0_carry__2_i_139_n_0\
    );
\led_state0_carry__2_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state2(29),
      I2 => \pwm_period_reg[31]_rep__7_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(29)
    );
\led_state0_carry__2_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[22]\,
      I2 => led_state0_carry_i_158_n_6,
      O => \led_state0_carry__2_i_140_n_0\
    );
\led_state0_carry__2_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[21]\,
      I2 => led_state0_carry_i_158_n_7,
      O => \led_state0_carry__2_i_141_n_0\
    );
\led_state0_carry__2_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[20]\,
      I2 => led_state0_carry_i_214_n_4,
      O => \led_state0_carry__2_i_142_n_0\
    );
\led_state0_carry__2_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[23]\,
      I2 => led_state0_carry_i_158_n_5,
      O => \led_state0_carry__2_i_143_n_0\
    );
\led_state0_carry__2_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[22]\,
      I2 => led_state0_carry_i_158_n_6,
      O => \led_state0_carry__2_i_144_n_0\
    );
\led_state0_carry__2_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[21]\,
      I2 => led_state0_carry_i_158_n_7,
      O => \led_state0_carry__2_i_145_n_0\
    );
\led_state0_carry__2_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[20]\,
      I2 => led_state0_carry_i_214_n_4,
      O => \led_state0_carry__2_i_146_n_0\
    );
\led_state0_carry__2_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_180_n_0\,
      CO(3) => \led_state0_carry__2_i_147_n_0\,
      CO(2) => \led_state0_carry__2_i_147_n_1\,
      CO(1) => \led_state0_carry__2_i_147_n_2\,
      CO(0) => \led_state0_carry__2_i_147_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_148_n_5\,
      DI(2) => \led_state0_carry__2_i_148_n_6\,
      DI(1) => \led_state0_carry__2_i_148_n_7\,
      DI(0) => \led_state0_carry__2_i_181_n_4\,
      O(3) => \led_state0_carry__2_i_147_n_4\,
      O(2) => \led_state0_carry__2_i_147_n_5\,
      O(1) => \led_state0_carry__2_i_147_n_6\,
      O(0) => \led_state0_carry__2_i_147_n_7\,
      S(3) => \led_state0_carry__2_i_182_n_0\,
      S(2) => \led_state0_carry__2_i_183_n_0\,
      S(1) => \led_state0_carry__2_i_184_n_0\,
      S(0) => \led_state0_carry__2_i_185_n_0\
    );
\led_state0_carry__2_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_181_n_0\,
      CO(3) => \led_state0_carry__2_i_148_n_0\,
      CO(2) => \led_state0_carry__2_i_148_n_1\,
      CO(1) => \led_state0_carry__2_i_148_n_2\,
      CO(0) => \led_state0_carry__2_i_148_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_133_n_5\,
      DI(2) => \led_state0_carry__2_i_133_n_6\,
      DI(1) => \led_state0_carry__2_i_133_n_7\,
      DI(0) => \led_state0_carry__2_i_166_n_4\,
      O(3) => \led_state0_carry__2_i_148_n_4\,
      O(2) => \led_state0_carry__2_i_148_n_5\,
      O(1) => \led_state0_carry__2_i_148_n_6\,
      O(0) => \led_state0_carry__2_i_148_n_7\,
      S(3) => \led_state0_carry__2_i_186_n_0\,
      S(2) => \led_state0_carry__2_i_187_n_0\,
      S(1) => \led_state0_carry__2_i_188_n_0\,
      S(0) => \led_state0_carry__2_i_189_n_0\
    );
\led_state0_carry__2_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_110_n_5\,
      O => \led_state0_carry__2_i_149_n_0\
    );
\led_state0_carry__2_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_36_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__2_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(26),
      CO(0) => \led_state0_carry__2_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(27),
      DI(0) => \led_state0_carry__2_i_38_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__2_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__2_i_15_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__2_i_39_n_0\,
      S(0) => \led_state0_carry__2_i_40_n_0\
    );
\led_state0_carry__2_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_110_n_6\,
      O => \led_state0_carry__2_i_150_n_0\
    );
\led_state0_carry__2_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_110_n_7\,
      O => \led_state0_carry__2_i_151_n_0\
    );
\led_state0_carry__2_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_148_n_4\,
      O => \led_state0_carry__2_i_152_n_0\
    );
\led_state0_carry__2_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_95_n_5\,
      O => \led_state0_carry__2_i_153_n_0\
    );
\led_state0_carry__2_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_95_n_6\,
      O => \led_state0_carry__2_i_154_n_0\
    );
\led_state0_carry__2_i_155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_95_n_7\,
      O => \led_state0_carry__2_i_155_n_0\
    );
\led_state0_carry__2_i_156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_133_n_4\,
      O => \led_state0_carry__2_i_156_n_0\
    );
\led_state0_carry__2_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_196_n_0\,
      CO(3) => \led_state0_carry__2_i_157_n_0\,
      CO(2) => \led_state0_carry__2_i_157_n_1\,
      CO(1) => \led_state0_carry__2_i_157_n_2\,
      CO(0) => \led_state0_carry__2_i_157_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_147_n_5\,
      DI(2) => \led_state0_carry__2_i_147_n_6\,
      DI(1) => \led_state0_carry__2_i_147_n_7\,
      DI(0) => \led_state0_carry__2_i_180_n_4\,
      O(3) => \led_state0_carry__2_i_157_n_4\,
      O(2) => \led_state0_carry__2_i_157_n_5\,
      O(1) => \led_state0_carry__2_i_157_n_6\,
      O(0) => \led_state0_carry__2_i_157_n_7\,
      S(3) => \led_state0_carry__2_i_190_n_0\,
      S(2) => \led_state0_carry__2_i_191_n_0\,
      S(1) => \led_state0_carry__2_i_192_n_0\,
      S(0) => \led_state0_carry__2_i_193_n_0\
    );
\led_state0_carry__2_i_158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_120_n_5\,
      O => \led_state0_carry__2_i_158_n_0\
    );
\led_state0_carry__2_i_159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_120_n_6\,
      O => \led_state0_carry__2_i_159_n_0\
    );
\led_state0_carry__2_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state2(27),
      I2 => \pwm_period_reg[31]_rep__7_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(27)
    );
\led_state0_carry__2_i_160\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_120_n_7\,
      O => \led_state0_carry__2_i_160_n_0\
    );
\led_state0_carry__2_i_161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_157_n_4\,
      O => \led_state0_carry__2_i_161_n_0\
    );
\led_state0_carry__2_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_109_n_5\,
      O => \led_state0_carry__2_i_162_n_0\
    );
\led_state0_carry__2_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_109_n_6\,
      O => \led_state0_carry__2_i_163_n_0\
    );
\led_state0_carry__2_i_164\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_109_n_7\,
      O => \led_state0_carry__2_i_164_n_0\
    );
\led_state0_carry__2_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_147_n_4\,
      O => \led_state0_carry__2_i_165_n_0\
    );
\led_state0_carry__2_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_194_n_0\,
      CO(3) => \led_state0_carry__2_i_166_n_0\,
      CO(2) => \led_state0_carry__2_i_166_n_1\,
      CO(1) => \led_state0_carry__2_i_166_n_2\,
      CO(0) => \led_state0_carry__2_i_166_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_167_n_6\,
      DI(2) => \led_state0_carry__2_i_167_n_7\,
      DI(1) => \led_state0_carry__2_i_195_n_4\,
      DI(0) => \led_state0_carry__2_i_195_n_5\,
      O(3) => \led_state0_carry__2_i_166_n_4\,
      O(2) => \led_state0_carry__2_i_166_n_5\,
      O(1) => \led_state0_carry__2_i_166_n_6\,
      O(0) => \led_state0_carry__2_i_166_n_7\,
      S(3) => \led_state0_carry__2_i_196_n_0\,
      S(2) => \led_state0_carry__2_i_197_n_0\,
      S(1) => \led_state0_carry__2_i_198_n_0\,
      S(0) => \led_state0_carry__2_i_199_n_0\
    );
\led_state0_carry__2_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_195_n_0\,
      CO(3) => \led_state0_carry__2_i_167_n_0\,
      CO(2) => \led_state0_carry__2_i_167_n_1\,
      CO(1) => \led_state0_carry__2_i_167_n_2\,
      CO(0) => \led_state0_carry__2_i_167_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_200_n_0\,
      DI(2) => \led_state0_carry__2_i_201_n_0\,
      DI(1) => \led_state0_carry__2_i_202_n_0\,
      DI(0) => \led_state0_carry__2_i_203_n_0\,
      O(3) => \led_state0_carry__2_i_167_n_4\,
      O(2) => \led_state0_carry__2_i_167_n_5\,
      O(1) => \led_state0_carry__2_i_167_n_6\,
      O(0) => \led_state0_carry__2_i_167_n_7\,
      S(3) => \led_state0_carry__2_i_204_n_0\,
      S(2) => \led_state0_carry__2_i_205_n_0\,
      S(1) => \led_state0_carry__2_i_206_n_0\,
      S(0) => \led_state0_carry__2_i_207_n_0\
    );
\led_state0_carry__2_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_134_n_6\,
      O => \led_state0_carry__2_i_168_n_0\
    );
\led_state0_carry__2_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_134_n_7\,
      O => \led_state0_carry__2_i_169_n_0\
    );
\led_state0_carry__2_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_41_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__2_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(24),
      CO(0) => \led_state0_carry__2_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(25),
      DI(0) => \led_state0_carry__2_i_43_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__2_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__2_i_17_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__2_i_44_n_0\,
      S(0) => \led_state0_carry__2_i_45_n_0\
    );
\led_state0_carry__2_i_170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_167_n_4\,
      O => \led_state0_carry__2_i_170_n_0\
    );
\led_state0_carry__2_i_171\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_167_n_5\,
      O => \led_state0_carry__2_i_171_n_0\
    );
\led_state0_carry__2_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[19]\,
      I2 => led_state0_carry_i_214_n_5,
      O => \led_state0_carry__2_i_172_n_0\
    );
\led_state0_carry__2_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[18]\,
      I2 => led_state0_carry_i_214_n_6,
      O => \led_state0_carry__2_i_173_n_0\
    );
\led_state0_carry__2_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[17]\,
      I2 => led_state0_carry_i_214_n_7,
      O => \led_state0_carry__2_i_174_n_0\
    );
\led_state0_carry__2_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[16]\,
      I2 => led_state0_carry_i_275_n_4,
      O => \led_state0_carry__2_i_175_n_0\
    );
\led_state0_carry__2_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[19]\,
      I2 => led_state0_carry_i_214_n_5,
      O => \led_state0_carry__2_i_176_n_0\
    );
\led_state0_carry__2_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[18]\,
      I2 => led_state0_carry_i_214_n_6,
      O => \led_state0_carry__2_i_177_n_0\
    );
\led_state0_carry__2_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[17]\,
      I2 => led_state0_carry_i_214_n_7,
      O => \led_state0_carry__2_i_178_n_0\
    );
\led_state0_carry__2_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[16]\,
      I2 => led_state0_carry_i_275_n_4,
      O => \led_state0_carry__2_i_179_n_0\
    );
\led_state0_carry__2_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state2(25),
      I2 => \pwm_period_reg[31]_rep__7_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(25)
    );
\led_state0_carry__2_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_241_n_0\,
      CO(3) => \led_state0_carry__2_i_180_n_0\,
      CO(2) => \led_state0_carry__2_i_180_n_1\,
      CO(1) => \led_state0_carry__2_i_180_n_2\,
      CO(0) => \led_state0_carry__2_i_180_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_181_n_5\,
      DI(2) => \led_state0_carry__2_i_181_n_6\,
      DI(1) => \led_state0_carry__2_i_181_n_7\,
      DI(0) => \led_state0_carry__2_i_208_n_4\,
      O(3) => \led_state0_carry__2_i_180_n_4\,
      O(2) => \led_state0_carry__2_i_180_n_5\,
      O(1) => \led_state0_carry__2_i_180_n_6\,
      O(0) => \led_state0_carry__2_i_180_n_7\,
      S(3) => \led_state0_carry__2_i_209_n_0\,
      S(2) => \led_state0_carry__2_i_210_n_0\,
      S(1) => \led_state0_carry__2_i_211_n_0\,
      S(0) => \led_state0_carry__2_i_212_n_0\
    );
\led_state0_carry__2_i_181\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_208_n_0\,
      CO(3) => \led_state0_carry__2_i_181_n_0\,
      CO(2) => \led_state0_carry__2_i_181_n_1\,
      CO(1) => \led_state0_carry__2_i_181_n_2\,
      CO(0) => \led_state0_carry__2_i_181_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_166_n_5\,
      DI(2) => \led_state0_carry__2_i_166_n_6\,
      DI(1) => \led_state0_carry__2_i_166_n_7\,
      DI(0) => \led_state0_carry__2_i_194_n_4\,
      O(3) => \led_state0_carry__2_i_181_n_4\,
      O(2) => \led_state0_carry__2_i_181_n_5\,
      O(1) => \led_state0_carry__2_i_181_n_6\,
      O(0) => \led_state0_carry__2_i_181_n_7\,
      S(3) => \led_state0_carry__2_i_213_n_0\,
      S(2) => \led_state0_carry__2_i_214_n_0\,
      S(1) => \led_state0_carry__2_i_215_n_0\,
      S(0) => \led_state0_carry__2_i_216_n_0\
    );
\led_state0_carry__2_i_182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_148_n_5\,
      O => \led_state0_carry__2_i_182_n_0\
    );
\led_state0_carry__2_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_148_n_6\,
      O => \led_state0_carry__2_i_183_n_0\
    );
\led_state0_carry__2_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_148_n_7\,
      O => \led_state0_carry__2_i_184_n_0\
    );
\led_state0_carry__2_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_181_n_4\,
      O => \led_state0_carry__2_i_185_n_0\
    );
\led_state0_carry__2_i_186\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_133_n_5\,
      O => \led_state0_carry__2_i_186_n_0\
    );
\led_state0_carry__2_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_133_n_6\,
      O => \led_state0_carry__2_i_187_n_0\
    );
\led_state0_carry__2_i_188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_133_n_7\,
      O => \led_state0_carry__2_i_188_n_0\
    );
\led_state0_carry__2_i_189\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_166_n_4\,
      O => \led_state0_carry__2_i_189_n_0\
    );
\led_state0_carry__2_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(31),
      O => \led_state0_carry__2_i_19_n_0\
    );
\led_state0_carry__2_i_190\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_147_n_5\,
      O => \led_state0_carry__2_i_190_n_0\
    );
\led_state0_carry__2_i_191\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_147_n_6\,
      O => \led_state0_carry__2_i_191_n_0\
    );
\led_state0_carry__2_i_192\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_147_n_7\,
      O => \led_state0_carry__2_i_192_n_0\
    );
\led_state0_carry__2_i_193\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_180_n_4\,
      O => \led_state0_carry__2_i_193_n_0\
    );
\led_state0_carry__2_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_217_n_0\,
      CO(3) => \led_state0_carry__2_i_194_n_0\,
      CO(2) => \led_state0_carry__2_i_194_n_1\,
      CO(1) => \led_state0_carry__2_i_194_n_2\,
      CO(0) => \led_state0_carry__2_i_194_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_195_n_6\,
      DI(2) => \led_state0_carry__2_i_195_n_7\,
      DI(1) => \led_state0_carry__2_i_218_n_4\,
      DI(0) => \led_state0_carry__2_i_218_n_5\,
      O(3) => \led_state0_carry__2_i_194_n_4\,
      O(2) => \led_state0_carry__2_i_194_n_5\,
      O(1) => \led_state0_carry__2_i_194_n_6\,
      O(0) => \led_state0_carry__2_i_194_n_7\,
      S(3) => \led_state0_carry__2_i_219_n_0\,
      S(2) => \led_state0_carry__2_i_220_n_0\,
      S(1) => \led_state0_carry__2_i_221_n_0\,
      S(0) => \led_state0_carry__2_i_222_n_0\
    );
\led_state0_carry__2_i_195\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_218_n_0\,
      CO(3) => \led_state0_carry__2_i_195_n_0\,
      CO(2) => \led_state0_carry__2_i_195_n_1\,
      CO(1) => \led_state0_carry__2_i_195_n_2\,
      CO(0) => \led_state0_carry__2_i_195_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_223_n_0\,
      DI(2) => \led_state0_carry__2_i_224_n_0\,
      DI(1) => \led_state0_carry__2_i_225_n_0\,
      DI(0) => \led_state0_carry__2_i_226_n_0\,
      O(3) => \led_state0_carry__2_i_195_n_4\,
      O(2) => \led_state0_carry__2_i_195_n_5\,
      O(1) => \led_state0_carry__2_i_195_n_6\,
      O(0) => \led_state0_carry__2_i_195_n_7\,
      S(3) => \led_state0_carry__2_i_227_n_0\,
      S(2) => \led_state0_carry__2_i_228_n_0\,
      S(1) => \led_state0_carry__2_i_229_n_0\,
      S(0) => \led_state0_carry__2_i_230_n_0\
    );
\led_state0_carry__2_i_196\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_167_n_6\,
      O => \led_state0_carry__2_i_196_n_0\
    );
\led_state0_carry__2_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_167_n_7\,
      O => \led_state0_carry__2_i_197_n_0\
    );
\led_state0_carry__2_i_198\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_195_n_4\,
      O => \led_state0_carry__2_i_198_n_0\
    );
\led_state0_carry__2_i_199\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_195_n_5\,
      O => \led_state0_carry__2_i_199_n_0\
    );
\led_state0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[28]\,
      I1 => \led_state3__0\,
      I2 => led_state2(28),
      I3 => led_state20_in(28),
      I4 => \led_state1__95\(29),
      I5 => \pwm_duty_reg_n_0_[29]\,
      O => \led_state0_carry__2_i_2_n_0\
    );
\led_state0_carry__2_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(30),
      O => \led_state0_carry__2_i_20_n_0\
    );
\led_state0_carry__2_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[15]\,
      I2 => led_state0_carry_i_275_n_5,
      O => \led_state0_carry__2_i_200_n_0\
    );
\led_state0_carry__2_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[14]\,
      I2 => led_state0_carry_i_275_n_6,
      O => \led_state0_carry__2_i_201_n_0\
    );
\led_state0_carry__2_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[13]\,
      I2 => led_state0_carry_i_275_n_7,
      O => \led_state0_carry__2_i_202_n_0\
    );
\led_state0_carry__2_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[12]\,
      I2 => led_state0_carry_i_341_n_4,
      O => \led_state0_carry__2_i_203_n_0\
    );
\led_state0_carry__2_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[15]\,
      I2 => led_state0_carry_i_275_n_5,
      O => \led_state0_carry__2_i_204_n_0\
    );
\led_state0_carry__2_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[14]\,
      I2 => led_state0_carry_i_275_n_6,
      O => \led_state0_carry__2_i_205_n_0\
    );
\led_state0_carry__2_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[13]\,
      I2 => led_state0_carry_i_275_n_7,
      O => \led_state0_carry__2_i_206_n_0\
    );
\led_state0_carry__2_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[12]\,
      I2 => led_state0_carry_i_341_n_4,
      O => \led_state0_carry__2_i_207_n_0\
    );
\led_state0_carry__2_i_208\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_286_n_0\,
      CO(3) => \led_state0_carry__2_i_208_n_0\,
      CO(2) => \led_state0_carry__2_i_208_n_1\,
      CO(1) => \led_state0_carry__2_i_208_n_2\,
      CO(0) => \led_state0_carry__2_i_208_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_194_n_5\,
      DI(2) => \led_state0_carry__2_i_194_n_6\,
      DI(1) => \led_state0_carry__2_i_194_n_7\,
      DI(0) => \led_state0_carry__2_i_217_n_4\,
      O(3) => \led_state0_carry__2_i_208_n_4\,
      O(2) => \led_state0_carry__2_i_208_n_5\,
      O(1) => \led_state0_carry__2_i_208_n_6\,
      O(0) => \led_state0_carry__2_i_208_n_7\,
      S(3) => \led_state0_carry__2_i_231_n_0\,
      S(2) => \led_state0_carry__2_i_232_n_0\,
      S(1) => \led_state0_carry__2_i_233_n_0\,
      S(0) => \led_state0_carry__2_i_234_n_0\
    );
\led_state0_carry__2_i_209\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_181_n_5\,
      O => \led_state0_carry__2_i_209_n_0\
    );
\led_state0_carry__2_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(29),
      O => \led_state0_carry__2_i_21_n_0\
    );
\led_state0_carry__2_i_210\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_181_n_6\,
      O => \led_state0_carry__2_i_210_n_0\
    );
\led_state0_carry__2_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_181_n_7\,
      O => \led_state0_carry__2_i_211_n_0\
    );
\led_state0_carry__2_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_208_n_4\,
      O => \led_state0_carry__2_i_212_n_0\
    );
\led_state0_carry__2_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_166_n_5\,
      O => \led_state0_carry__2_i_213_n_0\
    );
\led_state0_carry__2_i_214\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_166_n_6\,
      O => \led_state0_carry__2_i_214_n_0\
    );
\led_state0_carry__2_i_215\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_166_n_7\,
      O => \led_state0_carry__2_i_215_n_0\
    );
\led_state0_carry__2_i_216\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_194_n_4\,
      O => \led_state0_carry__2_i_216_n_0\
    );
\led_state0_carry__2_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_330_n_0\,
      CO(3) => \led_state0_carry__2_i_217_n_0\,
      CO(2) => \led_state0_carry__2_i_217_n_1\,
      CO(1) => \led_state0_carry__2_i_217_n_2\,
      CO(0) => \led_state0_carry__2_i_217_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_218_n_6\,
      DI(2) => \led_state0_carry__2_i_218_n_7\,
      DI(1) => \led_state0_carry__2_i_235_n_4\,
      DI(0) => \led_state0_carry__2_i_235_n_5\,
      O(3) => \led_state0_carry__2_i_217_n_4\,
      O(2) => \led_state0_carry__2_i_217_n_5\,
      O(1) => \led_state0_carry__2_i_217_n_6\,
      O(0) => \led_state0_carry__2_i_217_n_7\,
      S(3) => \led_state0_carry__2_i_236_n_0\,
      S(2) => \led_state0_carry__2_i_237_n_0\,
      S(1) => \led_state0_carry__2_i_238_n_0\,
      S(0) => \led_state0_carry__2_i_239_n_0\
    );
\led_state0_carry__2_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_235_n_0\,
      CO(3) => \led_state0_carry__2_i_218_n_0\,
      CO(2) => \led_state0_carry__2_i_218_n_1\,
      CO(1) => \led_state0_carry__2_i_218_n_2\,
      CO(0) => \led_state0_carry__2_i_218_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_240_n_0\,
      DI(2) => \led_state0_carry__2_i_241_n_0\,
      DI(1) => \led_state0_carry__2_i_242_n_0\,
      DI(0) => \led_state0_carry__2_i_243_n_0\,
      O(3) => \led_state0_carry__2_i_218_n_4\,
      O(2) => \led_state0_carry__2_i_218_n_5\,
      O(1) => \led_state0_carry__2_i_218_n_6\,
      O(0) => \led_state0_carry__2_i_218_n_7\,
      S(3) => \led_state0_carry__2_i_244_n_0\,
      S(2) => \led_state0_carry__2_i_245_n_0\,
      S(1) => \led_state0_carry__2_i_246_n_0\,
      S(0) => \led_state0_carry__2_i_247_n_0\
    );
\led_state0_carry__2_i_219\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_195_n_6\,
      O => \led_state0_carry__2_i_219_n_0\
    );
\led_state0_carry__2_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_46_n_0\,
      CO(3) => \led_state0_carry__2_i_22_n_0\,
      CO(2) => \led_state0_carry__2_i_22_n_1\,
      CO(1) => \led_state0_carry__2_i_22_n_2\,
      CO(0) => \led_state0_carry__2_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_24_n_6\,
      DI(2) => \led_state0_carry__2_i_24_n_7\,
      DI(1) => \led_state0_carry__2_i_47_n_4\,
      DI(0) => \led_state0_carry__2_i_47_n_5\,
      O(3) => \led_state0_carry__2_i_22_n_4\,
      O(2) => \led_state0_carry__2_i_22_n_5\,
      O(1) => \led_state0_carry__2_i_22_n_6\,
      O(0) => \led_state0_carry__2_i_22_n_7\,
      S(3) => \led_state0_carry__2_i_48_n_0\,
      S(2) => \led_state0_carry__2_i_49_n_0\,
      S(1) => \led_state0_carry__2_i_50_n_0\,
      S(0) => \led_state0_carry__2_i_51_n_0\
    );
\led_state0_carry__2_i_220\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_195_n_7\,
      O => \led_state0_carry__2_i_220_n_0\
    );
\led_state0_carry__2_i_221\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_218_n_4\,
      O => \led_state0_carry__2_i_221_n_0\
    );
\led_state0_carry__2_i_222\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_218_n_5\,
      O => \led_state0_carry__2_i_222_n_0\
    );
\led_state0_carry__2_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[11]\,
      I2 => led_state0_carry_i_341_n_5,
      O => \led_state0_carry__2_i_223_n_0\
    );
\led_state0_carry__2_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[10]\,
      I2 => led_state0_carry_i_341_n_6,
      O => \led_state0_carry__2_i_224_n_0\
    );
\led_state0_carry__2_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[9]\,
      I2 => led_state0_carry_i_341_n_7,
      O => \led_state0_carry__2_i_225_n_0\
    );
\led_state0_carry__2_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[8]\,
      I2 => led_state0_carry_i_412_n_4,
      O => \led_state0_carry__2_i_226_n_0\
    );
\led_state0_carry__2_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[11]\,
      I2 => led_state0_carry_i_341_n_5,
      O => \led_state0_carry__2_i_227_n_0\
    );
\led_state0_carry__2_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[10]\,
      I2 => led_state0_carry_i_341_n_6,
      O => \led_state0_carry__2_i_228_n_0\
    );
\led_state0_carry__2_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[9]\,
      I2 => led_state0_carry_i_341_n_7,
      O => \led_state0_carry__2_i_229_n_0\
    );
\led_state0_carry__2_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_24_n_0\,
      CO(3 downto 1) => \NLW_led_state0_carry__2_i_23_CO_UNCONNECTED\(3 downto 1),
      CO(0) => led_state20_in(31),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_led_state0_carry__2_i_23_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\led_state0_carry__2_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[8]\,
      I2 => led_state0_carry_i_412_n_4,
      O => \led_state0_carry__2_i_230_n_0\
    );
\led_state0_carry__2_i_231\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_194_n_5\,
      O => \led_state0_carry__2_i_231_n_0\
    );
\led_state0_carry__2_i_232\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_194_n_6\,
      O => \led_state0_carry__2_i_232_n_0\
    );
\led_state0_carry__2_i_233\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_194_n_7\,
      O => \led_state0_carry__2_i_233_n_0\
    );
\led_state0_carry__2_i_234\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_217_n_4\,
      O => \led_state0_carry__2_i_234_n_0\
    );
\led_state0_carry__2_i_235\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_state0_carry__2_i_235_n_0\,
      CO(2) => \led_state0_carry__2_i_235_n_1\,
      CO(1) => \led_state0_carry__2_i_235_n_2\,
      CO(0) => \led_state0_carry__2_i_235_n_3\,
      CYINIT => '1',
      DI(3) => \led_state0_carry__2_i_248_n_0\,
      DI(2) => \led_state0_carry__2_i_249_n_0\,
      DI(1) => \led_state0_carry__2_i_250_n_0\,
      DI(0) => led_state30_in(31),
      O(3) => \led_state0_carry__2_i_235_n_4\,
      O(2) => \led_state0_carry__2_i_235_n_5\,
      O(1) => \led_state0_carry__2_i_235_n_6\,
      O(0) => \led_state0_carry__2_i_235_n_7\,
      S(3) => \led_state0_carry__2_i_252_n_0\,
      S(2) => \led_state0_carry__2_i_253_n_0\,
      S(1) => \led_state0_carry__2_i_254_n_0\,
      S(0) => \led_state0_carry__2_i_255_n_0\
    );
\led_state0_carry__2_i_236\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_218_n_6\,
      O => \led_state0_carry__2_i_236_n_0\
    );
\led_state0_carry__2_i_237\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_218_n_7\,
      O => \led_state0_carry__2_i_237_n_0\
    );
\led_state0_carry__2_i_238\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_235_n_4\,
      O => \led_state0_carry__2_i_238_n_0\
    );
\led_state0_carry__2_i_239\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_235_n_5\,
      O => \led_state0_carry__2_i_239_n_0\
    );
\led_state0_carry__2_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_47_n_0\,
      CO(3) => \led_state0_carry__2_i_24_n_0\,
      CO(2) => \led_state0_carry__2_i_24_n_1\,
      CO(1) => \led_state0_carry__2_i_24_n_2\,
      CO(0) => \led_state0_carry__2_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_52_n_0\,
      DI(2) => \led_state0_carry__2_i_53_n_0\,
      DI(1) => \led_state0_carry__2_i_54_n_0\,
      DI(0) => \led_state0_carry__2_i_55_n_0\,
      O(3) => \led_state0_carry__2_i_24_n_4\,
      O(2) => \led_state0_carry__2_i_24_n_5\,
      O(1) => \led_state0_carry__2_i_24_n_6\,
      O(0) => \led_state0_carry__2_i_24_n_7\,
      S(3) => \led_state0_carry__2_i_56_n_0\,
      S(2) => \led_state0_carry__2_i_57_n_0\,
      S(1) => \led_state0_carry__2_i_58_n_0\,
      S(0) => \led_state0_carry__2_i_59_n_0\
    );
\led_state0_carry__2_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[7]\,
      I2 => led_state0_carry_i_412_n_5,
      O => \led_state0_carry__2_i_240_n_0\
    );
\led_state0_carry__2_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[6]\,
      I2 => led_state0_carry_i_412_n_6,
      O => \led_state0_carry__2_i_241_n_0\
    );
\led_state0_carry__2_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[5]\,
      I2 => led_state0_carry_i_412_n_7,
      O => \led_state0_carry__2_i_242_n_0\
    );
\led_state0_carry__2_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[4]\,
      I2 => led_state0_carry_i_485_n_4,
      O => \led_state0_carry__2_i_243_n_0\
    );
\led_state0_carry__2_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[7]\,
      I2 => led_state0_carry_i_412_n_5,
      O => \led_state0_carry__2_i_244_n_0\
    );
\led_state0_carry__2_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[6]\,
      I2 => led_state0_carry_i_412_n_6,
      O => \led_state0_carry__2_i_245_n_0\
    );
\led_state0_carry__2_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[5]\,
      I2 => led_state0_carry_i_412_n_7,
      O => \led_state0_carry__2_i_246_n_0\
    );
\led_state0_carry__2_i_247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[4]\,
      I2 => led_state0_carry_i_485_n_4,
      O => \led_state0_carry__2_i_247_n_0\
    );
\led_state0_carry__2_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[3]\,
      I2 => led_state0_carry_i_485_n_5,
      O => \led_state0_carry__2_i_248_n_0\
    );
\led_state0_carry__2_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[2]\,
      I2 => led_state0_carry_i_485_n_6,
      O => \led_state0_carry__2_i_249_n_0\
    );
\led_state0_carry__2_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => \led_state0_carry__2_i_24_n_4\,
      O => \led_state0_carry__2_i_25_n_0\
    );
\led_state0_carry__2_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[1]\,
      I2 => led_state0_carry_i_485_n_7,
      O => \led_state0_carry__2_i_250_n_0\
    );
\led_state0_carry__2_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => led_state4(31),
      I1 => pwm_current_count_reg(31),
      O => led_state30_in(31)
    );
\led_state0_carry__2_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[3]\,
      I2 => led_state0_carry_i_485_n_5,
      O => \led_state0_carry__2_i_252_n_0\
    );
\led_state0_carry__2_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[2]\,
      I2 => led_state0_carry_i_485_n_6,
      O => \led_state0_carry__2_i_253_n_0\
    );
\led_state0_carry__2_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[1]\,
      I2 => led_state0_carry_i_485_n_7,
      O => \led_state0_carry__2_i_254_n_0\
    );
\led_state0_carry__2_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[0]\,
      I1 => pwm_current_count_reg(31),
      I2 => led_state4(31),
      O => \led_state0_carry__2_i_255_n_0\
    );
\led_state0_carry__2_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg_n_0_[31]\,
      I3 => \led_state0_carry__2_i_24_n_5\,
      O => \led_state0_carry__2_i_26_n_0\
    );
\led_state0_carry__2_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(28),
      O => \led_state0_carry__2_i_27_n_0\
    );
\led_state0_carry__2_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(27),
      O => \led_state0_carry__2_i_28_n_0\
    );
\led_state0_carry__2_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(26),
      O => \led_state0_carry__2_i_29_n_0\
    );
\led_state0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[26]\,
      I1 => \led_state3__0\,
      I2 => led_state2(26),
      I3 => led_state20_in(26),
      I4 => \led_state1__95\(27),
      I5 => \pwm_duty_reg_n_0_[27]\,
      O => \led_state0_carry__2_i_3_n_0\
    );
\led_state0_carry__2_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(25),
      O => \led_state0_carry__2_i_30_n_0\
    );
\led_state0_carry__2_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_60_n_0\,
      CO(3) => \led_state0_carry__2_i_31_n_0\,
      CO(2) => \led_state0_carry__2_i_31_n_1\,
      CO(1) => \led_state0_carry__2_i_31_n_2\,
      CO(0) => \led_state0_carry__2_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_33_n_5\,
      DI(2) => \led_state0_carry__2_i_33_n_6\,
      DI(1) => \led_state0_carry__2_i_33_n_7\,
      DI(0) => \led_state0_carry__2_i_61_n_4\,
      O(3) => \led_state0_carry__2_i_31_n_4\,
      O(2) => \led_state0_carry__2_i_31_n_5\,
      O(1) => \led_state0_carry__2_i_31_n_6\,
      O(0) => \led_state0_carry__2_i_31_n_7\,
      S(3) => \led_state0_carry__2_i_62_n_0\,
      S(2) => \led_state0_carry__2_i_63_n_0\,
      S(1) => \led_state0_carry__2_i_64_n_0\,
      S(0) => \led_state0_carry__2_i_65_n_0\
    );
\led_state0_carry__2_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_33_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__2_i_32_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(29),
      CO(0) => \led_state0_carry__2_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(30),
      DI(0) => \led_state0_carry__2_i_22_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__2_i_32_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__2_i_32_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__2_i_66_n_0\,
      S(0) => \led_state0_carry__2_i_67_n_0\
    );
\led_state0_carry__2_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_61_n_0\,
      CO(3) => \led_state0_carry__2_i_33_n_0\,
      CO(2) => \led_state0_carry__2_i_33_n_1\,
      CO(1) => \led_state0_carry__2_i_33_n_2\,
      CO(0) => \led_state0_carry__2_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_22_n_5\,
      DI(2) => \led_state0_carry__2_i_22_n_6\,
      DI(1) => \led_state0_carry__2_i_22_n_7\,
      DI(0) => \led_state0_carry__2_i_46_n_4\,
      O(3) => \led_state0_carry__2_i_33_n_4\,
      O(2) => \led_state0_carry__2_i_33_n_5\,
      O(1) => \led_state0_carry__2_i_33_n_6\,
      O(0) => \led_state0_carry__2_i_33_n_7\,
      S(3) => \led_state0_carry__2_i_68_n_0\,
      S(2) => \led_state0_carry__2_i_69_n_0\,
      S(1) => \led_state0_carry__2_i_70_n_0\,
      S(0) => \led_state0_carry__2_i_71_n_0\
    );
\led_state0_carry__2_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => \led_state0_carry__2_i_32_n_7\,
      O => \led_state0_carry__2_i_34_n_0\
    );
\led_state0_carry__2_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep_n_0\,
      I3 => \led_state0_carry__2_i_33_n_4\,
      O => \led_state0_carry__2_i_35_n_0\
    );
\led_state0_carry__2_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_72_n_0\,
      CO(3) => \led_state0_carry__2_i_36_n_0\,
      CO(2) => \led_state0_carry__2_i_36_n_1\,
      CO(1) => \led_state0_carry__2_i_36_n_2\,
      CO(0) => \led_state0_carry__2_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_38_n_5\,
      DI(2) => \led_state0_carry__2_i_38_n_6\,
      DI(1) => \led_state0_carry__2_i_38_n_7\,
      DI(0) => \led_state0_carry__2_i_73_n_4\,
      O(3) => \led_state0_carry__2_i_36_n_4\,
      O(2) => \led_state0_carry__2_i_36_n_5\,
      O(1) => \led_state0_carry__2_i_36_n_6\,
      O(0) => \led_state0_carry__2_i_36_n_7\,
      S(3) => \led_state0_carry__2_i_74_n_0\,
      S(2) => \led_state0_carry__2_i_75_n_0\,
      S(1) => \led_state0_carry__2_i_76_n_0\,
      S(0) => \led_state0_carry__2_i_77_n_0\
    );
\led_state0_carry__2_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_38_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__2_i_37_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(27),
      CO(0) => \led_state0_carry__2_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(28),
      DI(0) => \led_state0_carry__2_i_31_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__2_i_37_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__2_i_37_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__2_i_78_n_0\,
      S(0) => \led_state0_carry__2_i_79_n_0\
    );
\led_state0_carry__2_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_73_n_0\,
      CO(3) => \led_state0_carry__2_i_38_n_0\,
      CO(2) => \led_state0_carry__2_i_38_n_1\,
      CO(1) => \led_state0_carry__2_i_38_n_2\,
      CO(0) => \led_state0_carry__2_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_31_n_5\,
      DI(2) => \led_state0_carry__2_i_31_n_6\,
      DI(1) => \led_state0_carry__2_i_31_n_7\,
      DI(0) => \led_state0_carry__2_i_60_n_4\,
      O(3) => \led_state0_carry__2_i_38_n_4\,
      O(2) => \led_state0_carry__2_i_38_n_5\,
      O(1) => \led_state0_carry__2_i_38_n_6\,
      O(0) => \led_state0_carry__2_i_38_n_7\,
      S(3) => \led_state0_carry__2_i_80_n_0\,
      S(2) => \led_state0_carry__2_i_81_n_0\,
      S(1) => \led_state0_carry__2_i_82_n_0\,
      S(0) => \led_state0_carry__2_i_83_n_0\
    );
\led_state0_carry__2_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => \led_state0_carry__2_i_37_n_7\,
      O => \led_state0_carry__2_i_39_n_0\
    );
\led_state0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[24]\,
      I1 => \led_state3__0\,
      I2 => led_state2(24),
      I3 => led_state20_in(24),
      I4 => \led_state1__95\(25),
      I5 => \pwm_duty_reg_n_0_[25]\,
      O => \led_state0_carry__2_i_4_n_0\
    );
\led_state0_carry__2_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep_n_0\,
      I3 => \led_state0_carry__2_i_38_n_4\,
      O => \led_state0_carry__2_i_40_n_0\
    );
\led_state0_carry__2_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_55_n_0\,
      CO(3) => \led_state0_carry__2_i_41_n_0\,
      CO(2) => \led_state0_carry__2_i_41_n_1\,
      CO(1) => \led_state0_carry__2_i_41_n_2\,
      CO(0) => \led_state0_carry__2_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_43_n_5\,
      DI(2) => \led_state0_carry__2_i_43_n_6\,
      DI(1) => \led_state0_carry__2_i_43_n_7\,
      DI(0) => \led_state0_carry__2_i_84_n_4\,
      O(3) => \led_state0_carry__2_i_41_n_4\,
      O(2) => \led_state0_carry__2_i_41_n_5\,
      O(1) => \led_state0_carry__2_i_41_n_6\,
      O(0) => \led_state0_carry__2_i_41_n_7\,
      S(3) => \led_state0_carry__2_i_85_n_0\,
      S(2) => \led_state0_carry__2_i_86_n_0\,
      S(1) => \led_state0_carry__2_i_87_n_0\,
      S(0) => \led_state0_carry__2_i_88_n_0\
    );
\led_state0_carry__2_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_43_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__2_i_42_CO_UNCONNECTED\(3 downto 2),
      CO(1) => led_state20_in(25),
      CO(0) => \led_state0_carry__2_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(26),
      DI(0) => \led_state0_carry__2_i_36_n_4\,
      O(3 downto 1) => \NLW_led_state0_carry__2_i_42_O_UNCONNECTED\(3 downto 1),
      O(0) => \led_state0_carry__2_i_42_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \led_state0_carry__2_i_89_n_0\,
      S(0) => \led_state0_carry__2_i_90_n_0\
    );
\led_state0_carry__2_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_84_n_0\,
      CO(3) => \led_state0_carry__2_i_43_n_0\,
      CO(2) => \led_state0_carry__2_i_43_n_1\,
      CO(1) => \led_state0_carry__2_i_43_n_2\,
      CO(0) => \led_state0_carry__2_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_36_n_5\,
      DI(2) => \led_state0_carry__2_i_36_n_6\,
      DI(1) => \led_state0_carry__2_i_36_n_7\,
      DI(0) => \led_state0_carry__2_i_72_n_4\,
      O(3) => \led_state0_carry__2_i_43_n_4\,
      O(2) => \led_state0_carry__2_i_43_n_5\,
      O(1) => \led_state0_carry__2_i_43_n_6\,
      O(0) => \led_state0_carry__2_i_43_n_7\,
      S(3) => \led_state0_carry__2_i_91_n_0\,
      S(2) => \led_state0_carry__2_i_92_n_0\,
      S(1) => \led_state0_carry__2_i_93_n_0\,
      S(0) => \led_state0_carry__2_i_94_n_0\
    );
\led_state0_carry__2_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => \led_state0_carry__2_i_42_n_7\,
      O => \led_state0_carry__2_i_44_n_0\
    );
\led_state0_carry__2_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__0_n_0\,
      I3 => \led_state0_carry__2_i_43_n_4\,
      O => \led_state0_carry__2_i_45_n_0\
    );
\led_state0_carry__2_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_95_n_0\,
      CO(3) => \led_state0_carry__2_i_46_n_0\,
      CO(2) => \led_state0_carry__2_i_46_n_1\,
      CO(1) => \led_state0_carry__2_i_46_n_2\,
      CO(0) => \led_state0_carry__2_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_47_n_6\,
      DI(2) => \led_state0_carry__2_i_47_n_7\,
      DI(1) => \led_state0_carry__2_i_96_n_4\,
      DI(0) => \led_state0_carry__2_i_96_n_5\,
      O(3) => \led_state0_carry__2_i_46_n_4\,
      O(2) => \led_state0_carry__2_i_46_n_5\,
      O(1) => \led_state0_carry__2_i_46_n_6\,
      O(0) => \led_state0_carry__2_i_46_n_7\,
      S(3) => \led_state0_carry__2_i_97_n_0\,
      S(2) => \led_state0_carry__2_i_98_n_0\,
      S(1) => \led_state0_carry__2_i_99_n_0\,
      S(0) => \led_state0_carry__2_i_100_n_0\
    );
\led_state0_carry__2_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_96_n_0\,
      CO(3) => \led_state0_carry__2_i_47_n_0\,
      CO(2) => \led_state0_carry__2_i_47_n_1\,
      CO(1) => \led_state0_carry__2_i_47_n_2\,
      CO(0) => \led_state0_carry__2_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_101_n_0\,
      DI(2) => \led_state0_carry__2_i_102_n_0\,
      DI(1) => \led_state0_carry__2_i_103_n_0\,
      DI(0) => \led_state0_carry__2_i_104_n_0\,
      O(3) => \led_state0_carry__2_i_47_n_4\,
      O(2) => \led_state0_carry__2_i_47_n_5\,
      O(1) => \led_state0_carry__2_i_47_n_6\,
      O(0) => \led_state0_carry__2_i_47_n_7\,
      S(3) => \led_state0_carry__2_i_105_n_0\,
      S(2) => \led_state0_carry__2_i_106_n_0\,
      S(1) => \led_state0_carry__2_i_107_n_0\,
      S(0) => \led_state0_carry__2_i_108_n_0\
    );
\led_state0_carry__2_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_24_n_6\,
      O => \led_state0_carry__2_i_48_n_0\
    );
\led_state0_carry__2_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_24_n_7\,
      O => \led_state0_carry__2_i_49_n_0\
    );
\led_state0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[30]\,
      I1 => led_state20_in(30),
      I2 => led_state2(30),
      I3 => \led_state3__0\,
      I4 => \led_state1__95\(31),
      I5 => \pwm_duty_reg_n_0_[31]\,
      O => \led_state0_carry__2_i_5_n_0\
    );
\led_state0_carry__2_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_47_n_4\,
      O => \led_state0_carry__2_i_50_n_0\
    );
\led_state0_carry__2_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_47_n_5\,
      O => \led_state0_carry__2_i_51_n_0\
    );
\led_state0_carry__2_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => led_state0_carry_i_62_n_5,
      O => \led_state0_carry__2_i_52_n_0\
    );
\led_state0_carry__2_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[30]\,
      I2 => led_state0_carry_i_62_n_6,
      O => \led_state0_carry__2_i_53_n_0\
    );
\led_state0_carry__2_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[29]\,
      I2 => led_state0_carry_i_62_n_7,
      O => \led_state0_carry__2_i_54_n_0\
    );
\led_state0_carry__2_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[28]\,
      I2 => led_state0_carry_i_108_n_4,
      O => \led_state0_carry__2_i_55_n_0\
    );
\led_state0_carry__2_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => led_state0_carry_i_62_n_5,
      O => \led_state0_carry__2_i_56_n_0\
    );
\led_state0_carry__2_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[30]\,
      I2 => led_state0_carry_i_62_n_6,
      O => \led_state0_carry__2_i_57_n_0\
    );
\led_state0_carry__2_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[29]\,
      I2 => led_state0_carry_i_62_n_7,
      O => \led_state0_carry__2_i_58_n_0\
    );
\led_state0_carry__2_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      I1 => \pwm_period_reg_n_0_[28]\,
      I2 => led_state0_carry_i_108_n_4,
      O => \led_state0_carry__2_i_59_n_0\
    );
\led_state0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[28]\,
      I1 => led_state20_in(28),
      I2 => led_state2(28),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[29]\,
      I5 => \led_state1__95\(29),
      O => \led_state0_carry__2_i_6_n_0\
    );
\led_state0_carry__2_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_109_n_0\,
      CO(3) => \led_state0_carry__2_i_60_n_0\,
      CO(2) => \led_state0_carry__2_i_60_n_1\,
      CO(1) => \led_state0_carry__2_i_60_n_2\,
      CO(0) => \led_state0_carry__2_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_61_n_5\,
      DI(2) => \led_state0_carry__2_i_61_n_6\,
      DI(1) => \led_state0_carry__2_i_61_n_7\,
      DI(0) => \led_state0_carry__2_i_110_n_4\,
      O(3) => \led_state0_carry__2_i_60_n_4\,
      O(2) => \led_state0_carry__2_i_60_n_5\,
      O(1) => \led_state0_carry__2_i_60_n_6\,
      O(0) => \led_state0_carry__2_i_60_n_7\,
      S(3) => \led_state0_carry__2_i_111_n_0\,
      S(2) => \led_state0_carry__2_i_112_n_0\,
      S(1) => \led_state0_carry__2_i_113_n_0\,
      S(0) => \led_state0_carry__2_i_114_n_0\
    );
\led_state0_carry__2_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_110_n_0\,
      CO(3) => \led_state0_carry__2_i_61_n_0\,
      CO(2) => \led_state0_carry__2_i_61_n_1\,
      CO(1) => \led_state0_carry__2_i_61_n_2\,
      CO(0) => \led_state0_carry__2_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_46_n_5\,
      DI(2) => \led_state0_carry__2_i_46_n_6\,
      DI(1) => \led_state0_carry__2_i_46_n_7\,
      DI(0) => \led_state0_carry__2_i_95_n_4\,
      O(3) => \led_state0_carry__2_i_61_n_4\,
      O(2) => \led_state0_carry__2_i_61_n_5\,
      O(1) => \led_state0_carry__2_i_61_n_6\,
      O(0) => \led_state0_carry__2_i_61_n_7\,
      S(3) => \led_state0_carry__2_i_115_n_0\,
      S(2) => \led_state0_carry__2_i_116_n_0\,
      S(1) => \led_state0_carry__2_i_117_n_0\,
      S(0) => \led_state0_carry__2_i_118_n_0\
    );
\led_state0_carry__2_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_33_n_5\,
      O => \led_state0_carry__2_i_62_n_0\
    );
\led_state0_carry__2_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_33_n_6\,
      O => \led_state0_carry__2_i_63_n_0\
    );
\led_state0_carry__2_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_33_n_7\,
      O => \led_state0_carry__2_i_64_n_0\
    );
\led_state0_carry__2_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(29),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_61_n_4\,
      O => \led_state0_carry__2_i_65_n_0\
    );
\led_state0_carry__2_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => \led_state0_carry__2_i_10_n_7\,
      O => \led_state0_carry__2_i_66_n_0\
    );
\led_state0_carry__2_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep_n_0\,
      I3 => \led_state0_carry__2_i_22_n_4\,
      O => \led_state0_carry__2_i_67_n_0\
    );
\led_state0_carry__2_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_22_n_5\,
      O => \led_state0_carry__2_i_68_n_0\
    );
\led_state0_carry__2_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_22_n_6\,
      O => \led_state0_carry__2_i_69_n_0\
    );
\led_state0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[26]\,
      I1 => led_state20_in(26),
      I2 => led_state2(26),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[27]\,
      I5 => \led_state1__95\(27),
      O => \led_state0_carry__2_i_7_n_0\
    );
\led_state0_carry__2_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_22_n_7\,
      O => \led_state0_carry__2_i_70_n_0\
    );
\led_state0_carry__2_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(30),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_46_n_4\,
      O => \led_state0_carry__2_i_71_n_0\
    );
\led_state0_carry__2_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_119_n_0\,
      CO(3) => \led_state0_carry__2_i_72_n_0\,
      CO(2) => \led_state0_carry__2_i_72_n_1\,
      CO(1) => \led_state0_carry__2_i_72_n_2\,
      CO(0) => \led_state0_carry__2_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_73_n_5\,
      DI(2) => \led_state0_carry__2_i_73_n_6\,
      DI(1) => \led_state0_carry__2_i_73_n_7\,
      DI(0) => \led_state0_carry__2_i_120_n_4\,
      O(3) => \led_state0_carry__2_i_72_n_4\,
      O(2) => \led_state0_carry__2_i_72_n_5\,
      O(1) => \led_state0_carry__2_i_72_n_6\,
      O(0) => \led_state0_carry__2_i_72_n_7\,
      S(3) => \led_state0_carry__2_i_121_n_0\,
      S(2) => \led_state0_carry__2_i_122_n_0\,
      S(1) => \led_state0_carry__2_i_123_n_0\,
      S(0) => \led_state0_carry__2_i_124_n_0\
    );
\led_state0_carry__2_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_120_n_0\,
      CO(3) => \led_state0_carry__2_i_73_n_0\,
      CO(2) => \led_state0_carry__2_i_73_n_1\,
      CO(1) => \led_state0_carry__2_i_73_n_2\,
      CO(0) => \led_state0_carry__2_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_60_n_5\,
      DI(2) => \led_state0_carry__2_i_60_n_6\,
      DI(1) => \led_state0_carry__2_i_60_n_7\,
      DI(0) => \led_state0_carry__2_i_109_n_4\,
      O(3) => \led_state0_carry__2_i_73_n_4\,
      O(2) => \led_state0_carry__2_i_73_n_5\,
      O(1) => \led_state0_carry__2_i_73_n_6\,
      O(0) => \led_state0_carry__2_i_73_n_7\,
      S(3) => \led_state0_carry__2_i_125_n_0\,
      S(2) => \led_state0_carry__2_i_126_n_0\,
      S(1) => \led_state0_carry__2_i_127_n_0\,
      S(0) => \led_state0_carry__2_i_128_n_0\
    );
\led_state0_carry__2_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_38_n_5\,
      O => \led_state0_carry__2_i_74_n_0\
    );
\led_state0_carry__2_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_38_n_6\,
      O => \led_state0_carry__2_i_75_n_0\
    );
\led_state0_carry__2_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_38_n_7\,
      O => \led_state0_carry__2_i_76_n_0\
    );
\led_state0_carry__2_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(27),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_73_n_4\,
      O => \led_state0_carry__2_i_77_n_0\
    );
\led_state0_carry__2_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => \led_state0_carry__2_i_13_n_7\,
      O => \led_state0_carry__2_i_78_n_0\
    );
\led_state0_carry__2_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep_n_0\,
      I3 => \led_state0_carry__2_i_31_n_4\,
      O => \led_state0_carry__2_i_79_n_0\
    );
\led_state0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[24]\,
      I1 => led_state20_in(24),
      I2 => led_state2(24),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[25]\,
      I5 => \led_state1__95\(25),
      O => \led_state0_carry__2_i_8_n_0\
    );
\led_state0_carry__2_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_31_n_5\,
      O => \led_state0_carry__2_i_80_n_0\
    );
\led_state0_carry__2_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_31_n_6\,
      O => \led_state0_carry__2_i_81_n_0\
    );
\led_state0_carry__2_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_31_n_7\,
      O => \led_state0_carry__2_i_82_n_0\
    );
\led_state0_carry__2_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(28),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep_n_0\,
      I4 => \led_state0_carry__2_i_60_n_4\,
      O => \led_state0_carry__2_i_83_n_0\
    );
\led_state0_carry__2_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__1_i_106_n_0\,
      CO(3) => \led_state0_carry__2_i_84_n_0\,
      CO(2) => \led_state0_carry__2_i_84_n_1\,
      CO(1) => \led_state0_carry__2_i_84_n_2\,
      CO(0) => \led_state0_carry__2_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_72_n_5\,
      DI(2) => \led_state0_carry__2_i_72_n_6\,
      DI(1) => \led_state0_carry__2_i_72_n_7\,
      DI(0) => \led_state0_carry__2_i_119_n_4\,
      O(3) => \led_state0_carry__2_i_84_n_4\,
      O(2) => \led_state0_carry__2_i_84_n_5\,
      O(1) => \led_state0_carry__2_i_84_n_6\,
      O(0) => \led_state0_carry__2_i_84_n_7\,
      S(3) => \led_state0_carry__2_i_129_n_0\,
      S(2) => \led_state0_carry__2_i_130_n_0\,
      S(1) => \led_state0_carry__2_i_131_n_0\,
      S(0) => \led_state0_carry__2_i_132_n_0\
    );
\led_state0_carry__2_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_43_n_5\,
      O => \led_state0_carry__2_i_85_n_0\
    );
\led_state0_carry__2_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_43_n_6\,
      O => \led_state0_carry__2_i_86_n_0\
    );
\led_state0_carry__2_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_43_n_7\,
      O => \led_state0_carry__2_i_87_n_0\
    );
\led_state0_carry__2_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(25),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_84_n_4\,
      O => \led_state0_carry__2_i_88_n_0\
    );
\led_state0_carry__2_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => \led_state0_carry__2_i_15_n_7\,
      O => \led_state0_carry__2_i_89_n_0\
    );
\led_state0_carry__2_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_12_n_0\,
      CO(3 downto 2) => \NLW_led_state0_carry__2_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \led_state0_carry__2_i_9_n_2\,
      CO(0) => \led_state0_carry__2_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_led_state0_carry__2_i_9_O_UNCONNECTED\(3),
      O(2 downto 0) => led_state2(31 downto 29),
      S(3) => '0',
      S(2) => \led_state0_carry__2_i_19_n_0\,
      S(1) => \led_state0_carry__2_i_20_n_0\,
      S(0) => \led_state0_carry__2_i_21_n_0\
    );
\led_state0_carry__2_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__0_n_0\,
      I3 => \led_state0_carry__2_i_36_n_4\,
      O => \led_state0_carry__2_i_90_n_0\
    );
\led_state0_carry__2_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_36_n_5\,
      O => \led_state0_carry__2_i_91_n_0\
    );
\led_state0_carry__2_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_36_n_6\,
      O => \led_state0_carry__2_i_92_n_0\
    );
\led_state0_carry__2_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_36_n_7\,
      O => \led_state0_carry__2_i_93_n_0\
    );
\led_state0_carry__2_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(26),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__0_n_0\,
      I4 => \led_state0_carry__2_i_72_n_4\,
      O => \led_state0_carry__2_i_94_n_0\
    );
\led_state0_carry__2_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_133_n_0\,
      CO(3) => \led_state0_carry__2_i_95_n_0\,
      CO(2) => \led_state0_carry__2_i_95_n_1\,
      CO(1) => \led_state0_carry__2_i_95_n_2\,
      CO(0) => \led_state0_carry__2_i_95_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_96_n_6\,
      DI(2) => \led_state0_carry__2_i_96_n_7\,
      DI(1) => \led_state0_carry__2_i_134_n_4\,
      DI(0) => \led_state0_carry__2_i_134_n_5\,
      O(3) => \led_state0_carry__2_i_95_n_4\,
      O(2) => \led_state0_carry__2_i_95_n_5\,
      O(1) => \led_state0_carry__2_i_95_n_6\,
      O(0) => \led_state0_carry__2_i_95_n_7\,
      S(3) => \led_state0_carry__2_i_135_n_0\,
      S(2) => \led_state0_carry__2_i_136_n_0\,
      S(1) => \led_state0_carry__2_i_137_n_0\,
      S(0) => \led_state0_carry__2_i_138_n_0\
    );
\led_state0_carry__2_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_state0_carry__2_i_134_n_0\,
      CO(3) => \led_state0_carry__2_i_96_n_0\,
      CO(2) => \led_state0_carry__2_i_96_n_1\,
      CO(1) => \led_state0_carry__2_i_96_n_2\,
      CO(0) => \led_state0_carry__2_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \led_state0_carry__2_i_139_n_0\,
      DI(2) => \led_state0_carry__2_i_140_n_0\,
      DI(1) => \led_state0_carry__2_i_141_n_0\,
      DI(0) => \led_state0_carry__2_i_142_n_0\,
      O(3) => \led_state0_carry__2_i_96_n_4\,
      O(2) => \led_state0_carry__2_i_96_n_5\,
      O(1) => \led_state0_carry__2_i_96_n_6\,
      O(0) => \led_state0_carry__2_i_96_n_7\,
      S(3) => \led_state0_carry__2_i_143_n_0\,
      S(2) => \led_state0_carry__2_i_144_n_0\,
      S(1) => \led_state0_carry__2_i_145_n_0\,
      S(0) => \led_state0_carry__2_i_146_n_0\
    );
\led_state0_carry__2_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_47_n_6\,
      O => \led_state0_carry__2_i_97_n_0\
    );
\led_state0_carry__2_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_47_n_7\,
      O => \led_state0_carry__2_i_98_n_0\
    );
\led_state0_carry__2_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(31),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg_n_0_[31]\,
      I4 => \led_state0_carry__2_i_96_n_4\,
      O => \led_state0_carry__2_i_99_n_0\
    );
led_state0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[6]\,
      I1 => \led_state3__0\,
      I2 => led_state2(6),
      I3 => led_state20_in(6),
      I4 => \led_state1__95\(7),
      I5 => \pwm_duty_reg_n_0_[7]\,
      O => led_state0_carry_i_1_n_0
    );
led_state0_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_13_n_0,
      CO(3) => led_state0_carry_i_10_n_0,
      CO(2) => led_state0_carry_i_10_n_1,
      CO(1) => led_state0_carry_i_10_n_2,
      CO(0) => led_state0_carry_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state2(8 downto 5),
      S(3) => led_state0_carry_i_20_n_0,
      S(2) => led_state0_carry_i_21_n_0,
      S(1) => led_state0_carry_i_22_n_0,
      S(0) => led_state0_carry_i_23_n_0
    );
led_state0_carry_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_50_n_6,
      O => led_state0_carry_i_100_n_0
    );
led_state0_carry_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_50_n_7,
      O => led_state0_carry_i_101_n_0
    );
led_state0_carry_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_98_n_4,
      O => led_state0_carry_i_102_n_0
    );
led_state0_carry_i_103: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_153_n_0,
      CO(3) => led_state0_carry_i_103_n_0,
      CO(2) => led_state0_carry_i_103_n_1,
      CO(1) => led_state0_carry_i_103_n_2,
      CO(0) => led_state0_carry_i_103_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_109_n_5,
      DI(2) => led_state0_carry_i_109_n_6,
      DI(1) => led_state0_carry_i_109_n_7,
      DI(0) => led_state0_carry_i_159_n_4,
      O(3) => led_state0_carry_i_103_n_4,
      O(2) => led_state0_carry_i_103_n_5,
      O(1) => led_state0_carry_i_103_n_6,
      O(0) => led_state0_carry_i_103_n_7,
      S(3) => led_state0_carry_i_160_n_0,
      S(2) => led_state0_carry_i_161_n_0,
      S(1) => led_state0_carry_i_162_n_0,
      S(0) => led_state0_carry_i_163_n_0
    );
led_state0_carry_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_57_n_5,
      O => led_state0_carry_i_104_n_0
    );
led_state0_carry_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_57_n_6,
      O => led_state0_carry_i_105_n_0
    );
led_state0_carry_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_57_n_7,
      O => led_state0_carry_i_106_n_0
    );
led_state0_carry_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_103_n_4,
      O => led_state0_carry_i_107_n_0
    );
led_state0_carry_i_108: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_158_n_0,
      CO(3) => led_state0_carry_i_108_n_0,
      CO(2) => led_state0_carry_i_108_n_1,
      CO(1) => led_state0_carry_i_108_n_2,
      CO(0) => led_state0_carry_i_108_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => led_state0_carry_i_108_n_4,
      O(2) => led_state0_carry_i_108_n_5,
      O(1) => led_state0_carry_i_108_n_6,
      O(0) => led_state0_carry_i_108_n_7,
      S(3) => led_state0_carry_i_164_n_0,
      S(2) => led_state0_carry_i_165_n_0,
      S(1) => led_state0_carry_i_166_n_0,
      S(0) => led_state0_carry_i_167_n_0
    );
led_state0_carry_i_109: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_159_n_0,
      CO(3) => led_state0_carry_i_109_n_0,
      CO(2) => led_state0_carry_i_109_n_1,
      CO(1) => led_state0_carry_i_109_n_2,
      CO(0) => led_state0_carry_i_109_n_3,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_121_n_5\,
      DI(2) => \led_state0_carry__0_i_121_n_6\,
      DI(1) => \led_state0_carry__0_i_121_n_7\,
      DI(0) => led_state0_carry_i_168_n_4,
      O(3) => led_state0_carry_i_109_n_4,
      O(2) => led_state0_carry_i_109_n_5,
      O(1) => led_state0_carry_i_109_n_6,
      O(0) => led_state0_carry_i_109_n_7,
      S(3) => led_state0_carry_i_169_n_0,
      S(2) => led_state0_carry_i_170_n_0,
      S(1) => led_state0_carry_i_171_n_0,
      S(0) => led_state0_carry_i_172_n_0
    );
led_state0_carry_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_24_n_0,
      CO(3 downto 2) => NLW_led_state0_carry_i_11_CO_UNCONNECTED(3 downto 2),
      CO(1) => led_state20_in(6),
      CO(0) => led_state0_carry_i_11_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(7),
      DI(0) => led_state0_carry_i_26_n_4,
      O(3 downto 1) => NLW_led_state0_carry_i_11_O_UNCONNECTED(3 downto 1),
      O(0) => led_state0_carry_i_11_n_7,
      S(3 downto 2) => B"00",
      S(1) => led_state0_carry_i_27_n_0,
      S(0) => led_state0_carry_i_28_n_0
    );
led_state0_carry_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_84_n_5\,
      O => led_state0_carry_i_110_n_0
    );
led_state0_carry_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_84_n_6\,
      O => led_state0_carry_i_111_n_0
    );
led_state0_carry_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_84_n_7\,
      O => led_state0_carry_i_112_n_0
    );
led_state0_carry_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_109_n_4,
      O => led_state0_carry_i_113_n_0
    );
led_state0_carry_i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[31]\,
      O => led_state0_carry_i_114_n_0
    );
led_state0_carry_i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[30]\,
      O => led_state0_carry_i_115_n_0
    );
led_state0_carry_i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[29]\,
      O => led_state0_carry_i_116_n_0
    );
led_state0_carry_i_117: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_173_n_0,
      CO(3) => led_state0_carry_i_117_n_0,
      CO(2) => led_state0_carry_i_117_n_1,
      CO(1) => led_state0_carry_i_117_n_2,
      CO(0) => led_state0_carry_i_117_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_118_n_5,
      DI(2) => led_state0_carry_i_118_n_6,
      DI(1) => led_state0_carry_i_118_n_7,
      DI(0) => led_state0_carry_i_174_n_4,
      O(3) => led_state0_carry_i_117_n_4,
      O(2) => led_state0_carry_i_117_n_5,
      O(1) => led_state0_carry_i_117_n_6,
      O(0) => led_state0_carry_i_117_n_7,
      S(3) => led_state0_carry_i_175_n_0,
      S(2) => led_state0_carry_i_176_n_0,
      S(1) => led_state0_carry_i_177_n_0,
      S(0) => led_state0_carry_i_178_n_0
    );
led_state0_carry_i_118: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_174_n_0,
      CO(3) => led_state0_carry_i_118_n_0,
      CO(2) => led_state0_carry_i_118_n_1,
      CO(1) => led_state0_carry_i_118_n_2,
      CO(0) => led_state0_carry_i_118_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_97_n_5,
      DI(2) => led_state0_carry_i_97_n_6,
      DI(1) => led_state0_carry_i_97_n_7,
      DI(0) => led_state0_carry_i_147_n_4,
      O(3) => led_state0_carry_i_118_n_4,
      O(2) => led_state0_carry_i_118_n_5,
      O(1) => led_state0_carry_i_118_n_6,
      O(0) => led_state0_carry_i_118_n_7,
      S(3) => led_state0_carry_i_179_n_0,
      S(2) => led_state0_carry_i_180_n_0,
      S(1) => led_state0_carry_i_181_n_0,
      S(0) => led_state0_carry_i_182_n_0
    );
led_state0_carry_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_64_n_5,
      O => led_state0_carry_i_119_n_0
    );
led_state0_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state2(7),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(7)
    );
led_state0_carry_i_120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_64_n_6,
      O => led_state0_carry_i_120_n_0
    );
led_state0_carry_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_64_n_7,
      O => led_state0_carry_i_121_n_0
    );
led_state0_carry_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_118_n_4,
      O => led_state0_carry_i_122_n_0
    );
led_state0_carry_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_49_n_5,
      O => led_state0_carry_i_123_n_0
    );
led_state0_carry_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_49_n_6,
      O => led_state0_carry_i_124_n_0
    );
led_state0_carry_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_49_n_7,
      O => led_state0_carry_i_125_n_0
    );
led_state0_carry_i_126: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_97_n_4,
      O => led_state0_carry_i_126_n_0
    );
led_state0_carry_i_127: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_183_n_0,
      CO(3) => led_state0_carry_i_127_n_0,
      CO(2) => led_state0_carry_i_127_n_1,
      CO(1) => led_state0_carry_i_127_n_2,
      CO(0) => led_state0_carry_i_127_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_128_n_5,
      DI(2) => led_state0_carry_i_128_n_6,
      DI(1) => led_state0_carry_i_128_n_7,
      DI(0) => led_state0_carry_i_184_n_4,
      O(3) => led_state0_carry_i_127_n_4,
      O(2) => led_state0_carry_i_127_n_5,
      O(1) => led_state0_carry_i_127_n_6,
      O(0) => led_state0_carry_i_127_n_7,
      S(3) => led_state0_carry_i_185_n_0,
      S(2) => led_state0_carry_i_186_n_0,
      S(1) => led_state0_carry_i_187_n_0,
      S(0) => led_state0_carry_i_188_n_0
    );
led_state0_carry_i_128: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_184_n_0,
      CO(3) => led_state0_carry_i_128_n_0,
      CO(2) => led_state0_carry_i_128_n_1,
      CO(1) => led_state0_carry_i_128_n_2,
      CO(0) => led_state0_carry_i_128_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_117_n_5,
      DI(2) => led_state0_carry_i_117_n_6,
      DI(1) => led_state0_carry_i_117_n_7,
      DI(0) => led_state0_carry_i_173_n_4,
      O(3) => led_state0_carry_i_128_n_4,
      O(2) => led_state0_carry_i_128_n_5,
      O(1) => led_state0_carry_i_128_n_6,
      O(0) => led_state0_carry_i_128_n_7,
      S(3) => led_state0_carry_i_189_n_0,
      S(2) => led_state0_carry_i_190_n_0,
      S(1) => led_state0_carry_i_191_n_0,
      S(0) => led_state0_carry_i_192_n_0
    );
led_state0_carry_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_76_n_5,
      O => led_state0_carry_i_129_n_0
    );
led_state0_carry_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_13_n_0,
      CO(2) => led_state0_carry_i_13_n_1,
      CO(1) => led_state0_carry_i_13_n_2,
      CO(0) => led_state0_carry_i_13_n_3,
      CYINIT => led_state0_carry_i_29_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state2(4 downto 1),
      S(3) => led_state0_carry_i_30_n_0,
      S(2) => led_state0_carry_i_31_n_0,
      S(1) => led_state0_carry_i_32_n_0,
      S(0) => led_state0_carry_i_33_n_0
    );
led_state0_carry_i_130: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_76_n_6,
      O => led_state0_carry_i_130_n_0
    );
led_state0_carry_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_76_n_7,
      O => led_state0_carry_i_131_n_0
    );
led_state0_carry_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_128_n_4,
      O => led_state0_carry_i_132_n_0
    );
led_state0_carry_i_133: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_63_n_5,
      O => led_state0_carry_i_133_n_0
    );
led_state0_carry_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_63_n_6,
      O => led_state0_carry_i_134_n_0
    );
led_state0_carry_i_135: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_63_n_7,
      O => led_state0_carry_i_135_n_0
    );
led_state0_carry_i_136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_117_n_4,
      O => led_state0_carry_i_136_n_0
    );
led_state0_carry_i_137: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_193_n_0,
      CO(3) => led_state0_carry_i_137_n_0,
      CO(2) => led_state0_carry_i_137_n_1,
      CO(1) => led_state0_carry_i_137_n_2,
      CO(0) => led_state0_carry_i_137_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_142_n_4,
      DI(2) => led_state0_carry_i_142_n_5,
      DI(1) => led_state0_carry_i_142_n_6,
      DI(0) => led_state0_carry_i_142_n_7,
      O(3 downto 0) => NLW_led_state0_carry_i_137_O_UNCONNECTED(3 downto 0),
      S(3) => led_state0_carry_i_194_n_0,
      S(2) => led_state0_carry_i_195_n_0,
      S(1) => led_state0_carry_i_196_n_0,
      S(0) => led_state0_carry_i_197_n_0
    );
led_state0_carry_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_92_n_4,
      O => led_state0_carry_i_138_n_0
    );
led_state0_carry_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_92_n_5,
      O => led_state0_carry_i_139_n_0
    );
led_state0_carry_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_34_n_0,
      CO(3 downto 2) => NLW_led_state0_carry_i_14_CO_UNCONNECTED(3 downto 2),
      CO(1) => led_state20_in(4),
      CO(0) => led_state0_carry_i_14_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(5),
      DI(0) => led_state0_carry_i_36_n_4,
      O(3 downto 1) => NLW_led_state0_carry_i_14_O_UNCONNECTED(3 downto 1),
      O(0) => led_state0_carry_i_14_n_7,
      S(3 downto 2) => B"00",
      S(1) => led_state0_carry_i_37_n_0,
      S(0) => led_state0_carry_i_38_n_0
    );
led_state0_carry_i_140: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_92_n_6,
      O => led_state0_carry_i_140_n_0
    );
led_state0_carry_i_141: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_92_n_7,
      O => led_state0_carry_i_141_n_0
    );
led_state0_carry_i_142: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_198_n_0,
      CO(3) => led_state0_carry_i_142_n_0,
      CO(2) => led_state0_carry_i_142_n_1,
      CO(1) => led_state0_carry_i_142_n_2,
      CO(0) => led_state0_carry_i_142_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_127_n_5,
      DI(2) => led_state0_carry_i_127_n_6,
      DI(1) => led_state0_carry_i_127_n_7,
      DI(0) => led_state0_carry_i_183_n_4,
      O(3) => led_state0_carry_i_142_n_4,
      O(2) => led_state0_carry_i_142_n_5,
      O(1) => led_state0_carry_i_142_n_6,
      O(0) => led_state0_carry_i_142_n_7,
      S(3) => led_state0_carry_i_199_n_0,
      S(2) => led_state0_carry_i_200_n_0,
      S(1) => led_state0_carry_i_201_n_0,
      S(0) => led_state0_carry_i_202_n_0
    );
led_state0_carry_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_75_n_5,
      O => led_state0_carry_i_143_n_0
    );
led_state0_carry_i_144: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_108_n_7,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_75_n_6,
      O => led_state0_carry_i_144_n_0
    );
led_state0_carry_i_145: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_158_n_4,
      I2 => \pwm_period_reg_n_0_[24]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_75_n_7,
      O => led_state0_carry_i_145_n_0
    );
led_state0_carry_i_146: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_127_n_4,
      O => led_state0_carry_i_146_n_0
    );
led_state0_carry_i_147: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_203_n_0,
      CO(3) => led_state0_carry_i_147_n_0,
      CO(2) => led_state0_carry_i_147_n_1,
      CO(1) => led_state0_carry_i_147_n_2,
      CO(0) => led_state0_carry_i_147_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_148_n_5,
      DI(2) => led_state0_carry_i_148_n_6,
      DI(1) => led_state0_carry_i_148_n_7,
      DI(0) => led_state0_carry_i_204_n_4,
      O(3) => led_state0_carry_i_147_n_4,
      O(2) => led_state0_carry_i_147_n_5,
      O(1) => led_state0_carry_i_147_n_6,
      O(0) => led_state0_carry_i_147_n_7,
      S(3) => led_state0_carry_i_205_n_0,
      S(2) => led_state0_carry_i_206_n_0,
      S(1) => led_state0_carry_i_207_n_0,
      S(0) => led_state0_carry_i_208_n_0
    );
led_state0_carry_i_148: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_204_n_0,
      CO(3) => led_state0_carry_i_148_n_0,
      CO(2) => led_state0_carry_i_148_n_1,
      CO(1) => led_state0_carry_i_148_n_2,
      CO(0) => led_state0_carry_i_148_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_153_n_5,
      DI(2) => led_state0_carry_i_153_n_6,
      DI(1) => led_state0_carry_i_153_n_7,
      DI(0) => led_state0_carry_i_209_n_4,
      O(3) => led_state0_carry_i_148_n_4,
      O(2) => led_state0_carry_i_148_n_5,
      O(1) => led_state0_carry_i_148_n_6,
      O(0) => led_state0_carry_i_148_n_7,
      S(3) => led_state0_carry_i_210_n_0,
      S(2) => led_state0_carry_i_211_n_0,
      S(1) => led_state0_carry_i_212_n_0,
      S(0) => led_state0_carry_i_213_n_0
    );
led_state0_carry_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_98_n_5,
      O => led_state0_carry_i_149_n_0
    );
led_state0_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state2(5),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(5)
    );
led_state0_carry_i_150: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_98_n_6,
      O => led_state0_carry_i_150_n_0
    );
led_state0_carry_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_98_n_7,
      O => led_state0_carry_i_151_n_0
    );
led_state0_carry_i_152: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_148_n_4,
      O => led_state0_carry_i_152_n_0
    );
led_state0_carry_i_153: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_209_n_0,
      CO(3) => led_state0_carry_i_153_n_0,
      CO(2) => led_state0_carry_i_153_n_1,
      CO(1) => led_state0_carry_i_153_n_2,
      CO(0) => led_state0_carry_i_153_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_159_n_5,
      DI(2) => led_state0_carry_i_159_n_6,
      DI(1) => led_state0_carry_i_159_n_7,
      DI(0) => led_state0_carry_i_215_n_4,
      O(3) => led_state0_carry_i_153_n_4,
      O(2) => led_state0_carry_i_153_n_5,
      O(1) => led_state0_carry_i_153_n_6,
      O(0) => led_state0_carry_i_153_n_7,
      S(3) => led_state0_carry_i_216_n_0,
      S(2) => led_state0_carry_i_217_n_0,
      S(1) => led_state0_carry_i_218_n_0,
      S(0) => led_state0_carry_i_219_n_0
    );
led_state0_carry_i_154: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_103_n_5,
      O => led_state0_carry_i_154_n_0
    );
led_state0_carry_i_155: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_103_n_6,
      O => led_state0_carry_i_155_n_0
    );
led_state0_carry_i_156: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_103_n_7,
      O => led_state0_carry_i_156_n_0
    );
led_state0_carry_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_153_n_4,
      O => led_state0_carry_i_157_n_0
    );
led_state0_carry_i_158: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_214_n_0,
      CO(3) => led_state0_carry_i_158_n_0,
      CO(2) => led_state0_carry_i_158_n_1,
      CO(1) => led_state0_carry_i_158_n_2,
      CO(0) => led_state0_carry_i_158_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => led_state0_carry_i_158_n_4,
      O(2) => led_state0_carry_i_158_n_5,
      O(1) => led_state0_carry_i_158_n_6,
      O(0) => led_state0_carry_i_158_n_7,
      S(3) => led_state0_carry_i_220_n_0,
      S(2) => led_state0_carry_i_221_n_0,
      S(1) => led_state0_carry_i_222_n_0,
      S(0) => led_state0_carry_i_223_n_0
    );
led_state0_carry_i_159: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_215_n_0,
      CO(3) => led_state0_carry_i_159_n_0,
      CO(2) => led_state0_carry_i_159_n_1,
      CO(1) => led_state0_carry_i_159_n_2,
      CO(0) => led_state0_carry_i_159_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_168_n_5,
      DI(2) => led_state0_carry_i_168_n_6,
      DI(1) => led_state0_carry_i_168_n_7,
      DI(0) => led_state0_carry_i_224_n_4,
      O(3) => led_state0_carry_i_159_n_4,
      O(2) => led_state0_carry_i_159_n_5,
      O(1) => led_state0_carry_i_159_n_6,
      O(0) => led_state0_carry_i_159_n_7,
      S(3) => led_state0_carry_i_225_n_0,
      S(2) => led_state0_carry_i_226_n_0,
      S(1) => led_state0_carry_i_227_n_0,
      S(0) => led_state0_carry_i_228_n_0
    );
led_state0_carry_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_39_n_0,
      CO(3 downto 2) => NLW_led_state0_carry_i_16_CO_UNCONNECTED(3 downto 2),
      CO(1) => led_state20_in(2),
      CO(0) => led_state0_carry_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(3),
      DI(0) => led_state0_carry_i_41_n_4,
      O(3 downto 1) => NLW_led_state0_carry_i_16_O_UNCONNECTED(3 downto 1),
      O(0) => led_state0_carry_i_16_n_7,
      S(3 downto 2) => B"00",
      S(1) => led_state0_carry_i_42_n_0,
      S(0) => led_state0_carry_i_43_n_0
    );
led_state0_carry_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_109_n_5,
      O => led_state0_carry_i_160_n_0
    );
led_state0_carry_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_109_n_6,
      O => led_state0_carry_i_161_n_0
    );
led_state0_carry_i_162: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_109_n_7,
      O => led_state0_carry_i_162_n_0
    );
led_state0_carry_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_159_n_4,
      O => led_state0_carry_i_163_n_0
    );
led_state0_carry_i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[28]\,
      O => led_state0_carry_i_164_n_0
    );
led_state0_carry_i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[27]\,
      O => led_state0_carry_i_165_n_0
    );
led_state0_carry_i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[26]\,
      O => led_state0_carry_i_166_n_0
    );
led_state0_carry_i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[25]\,
      O => led_state0_carry_i_167_n_0
    );
led_state0_carry_i_168: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_224_n_0,
      CO(3) => led_state0_carry_i_168_n_0,
      CO(2) => led_state0_carry_i_168_n_1,
      CO(1) => led_state0_carry_i_168_n_2,
      CO(0) => led_state0_carry_i_168_n_3,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_166_n_5\,
      DI(2) => \led_state0_carry__0_i_166_n_6\,
      DI(1) => \led_state0_carry__0_i_166_n_7\,
      DI(0) => led_state0_carry_i_229_n_4,
      O(3) => led_state0_carry_i_168_n_4,
      O(2) => led_state0_carry_i_168_n_5,
      O(1) => led_state0_carry_i_168_n_6,
      O(0) => led_state0_carry_i_168_n_7,
      S(3) => led_state0_carry_i_230_n_0,
      S(2) => led_state0_carry_i_231_n_0,
      S(1) => led_state0_carry_i_232_n_0,
      S(0) => led_state0_carry_i_233_n_0
    );
led_state0_carry_i_169: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_121_n_5\,
      O => led_state0_carry_i_169_n_0
    );
led_state0_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCA"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state2(3),
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \led_state1__95\(3)
    );
led_state0_carry_i_170: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_121_n_6\,
      O => led_state0_carry_i_170_n_0
    );
led_state0_carry_i_171: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_121_n_7\,
      O => led_state0_carry_i_171_n_0
    );
led_state0_carry_i_172: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_168_n_4,
      O => led_state0_carry_i_172_n_0
    );
led_state0_carry_i_173: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_234_n_0,
      CO(3) => led_state0_carry_i_173_n_0,
      CO(2) => led_state0_carry_i_173_n_1,
      CO(1) => led_state0_carry_i_173_n_2,
      CO(0) => led_state0_carry_i_173_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_174_n_5,
      DI(2) => led_state0_carry_i_174_n_6,
      DI(1) => led_state0_carry_i_174_n_7,
      DI(0) => led_state0_carry_i_235_n_4,
      O(3) => led_state0_carry_i_173_n_4,
      O(2) => led_state0_carry_i_173_n_5,
      O(1) => led_state0_carry_i_173_n_6,
      O(0) => led_state0_carry_i_173_n_7,
      S(3) => led_state0_carry_i_236_n_0,
      S(2) => led_state0_carry_i_237_n_0,
      S(1) => led_state0_carry_i_238_n_0,
      S(0) => led_state0_carry_i_239_n_0
    );
led_state0_carry_i_174: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_235_n_0,
      CO(3) => led_state0_carry_i_174_n_0,
      CO(2) => led_state0_carry_i_174_n_1,
      CO(1) => led_state0_carry_i_174_n_2,
      CO(0) => led_state0_carry_i_174_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_147_n_5,
      DI(2) => led_state0_carry_i_147_n_6,
      DI(1) => led_state0_carry_i_147_n_7,
      DI(0) => led_state0_carry_i_203_n_4,
      O(3) => led_state0_carry_i_174_n_4,
      O(2) => led_state0_carry_i_174_n_5,
      O(1) => led_state0_carry_i_174_n_6,
      O(0) => led_state0_carry_i_174_n_7,
      S(3) => led_state0_carry_i_240_n_0,
      S(2) => led_state0_carry_i_241_n_0,
      S(1) => led_state0_carry_i_242_n_0,
      S(0) => led_state0_carry_i_243_n_0
    );
led_state0_carry_i_175: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_118_n_5,
      O => led_state0_carry_i_175_n_0
    );
led_state0_carry_i_176: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_118_n_6,
      O => led_state0_carry_i_176_n_0
    );
led_state0_carry_i_177: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_118_n_7,
      O => led_state0_carry_i_177_n_0
    );
led_state0_carry_i_178: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_174_n_4,
      O => led_state0_carry_i_178_n_0
    );
led_state0_carry_i_179: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_97_n_5,
      O => led_state0_carry_i_179_n_0
    );
led_state0_carry_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_44_n_0,
      CO(3 downto 1) => NLW_led_state0_carry_i_18_CO_UNCONNECTED(3 downto 1),
      CO(0) => led_state20_in(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => led_state20_in(1),
      O(3 downto 0) => NLW_led_state0_carry_i_18_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => led_state0_carry_i_45_n_0
    );
led_state0_carry_i_180: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_97_n_6,
      O => led_state0_carry_i_180_n_0
    );
led_state0_carry_i_181: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_97_n_7,
      O => led_state0_carry_i_181_n_0
    );
led_state0_carry_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_147_n_4,
      O => led_state0_carry_i_182_n_0
    );
led_state0_carry_i_183: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_244_n_0,
      CO(3) => led_state0_carry_i_183_n_0,
      CO(2) => led_state0_carry_i_183_n_1,
      CO(1) => led_state0_carry_i_183_n_2,
      CO(0) => led_state0_carry_i_183_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_184_n_5,
      DI(2) => led_state0_carry_i_184_n_6,
      DI(1) => led_state0_carry_i_184_n_7,
      DI(0) => led_state0_carry_i_245_n_4,
      O(3) => led_state0_carry_i_183_n_4,
      O(2) => led_state0_carry_i_183_n_5,
      O(1) => led_state0_carry_i_183_n_6,
      O(0) => led_state0_carry_i_183_n_7,
      S(3) => led_state0_carry_i_246_n_0,
      S(2) => led_state0_carry_i_247_n_0,
      S(1) => led_state0_carry_i_248_n_0,
      S(0) => led_state0_carry_i_249_n_0
    );
led_state0_carry_i_184: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_245_n_0,
      CO(3) => led_state0_carry_i_184_n_0,
      CO(2) => led_state0_carry_i_184_n_1,
      CO(1) => led_state0_carry_i_184_n_2,
      CO(0) => led_state0_carry_i_184_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_173_n_5,
      DI(2) => led_state0_carry_i_173_n_6,
      DI(1) => led_state0_carry_i_173_n_7,
      DI(0) => led_state0_carry_i_234_n_4,
      O(3) => led_state0_carry_i_184_n_4,
      O(2) => led_state0_carry_i_184_n_5,
      O(1) => led_state0_carry_i_184_n_6,
      O(0) => led_state0_carry_i_184_n_7,
      S(3) => led_state0_carry_i_250_n_0,
      S(2) => led_state0_carry_i_251_n_0,
      S(1) => led_state0_carry_i_252_n_0,
      S(0) => led_state0_carry_i_253_n_0
    );
led_state0_carry_i_185: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_128_n_5,
      O => led_state0_carry_i_185_n_0
    );
led_state0_carry_i_186: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_128_n_6,
      O => led_state0_carry_i_186_n_0
    );
led_state0_carry_i_187: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_128_n_7,
      O => led_state0_carry_i_187_n_0
    );
led_state0_carry_i_188: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_184_n_4,
      O => led_state0_carry_i_188_n_0
    );
led_state0_carry_i_189: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_117_n_5,
      O => led_state0_carry_i_189_n_0
    );
led_state0_carry_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_46_n_0,
      CO(3 downto 2) => NLW_led_state0_carry_i_19_CO_UNCONNECTED(3 downto 2),
      CO(1) => led_state20_in(1),
      CO(0) => led_state0_carry_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(2),
      DI(0) => led_state0_carry_i_39_n_4,
      O(3 downto 1) => NLW_led_state0_carry_i_19_O_UNCONNECTED(3 downto 1),
      O(0) => led_state0_carry_i_19_n_7,
      S(3 downto 2) => B"00",
      S(1) => led_state0_carry_i_47_n_0,
      S(0) => led_state0_carry_i_48_n_0
    );
led_state0_carry_i_190: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_117_n_6,
      O => led_state0_carry_i_190_n_0
    );
led_state0_carry_i_191: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_117_n_7,
      O => led_state0_carry_i_191_n_0
    );
led_state0_carry_i_192: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_173_n_4,
      O => led_state0_carry_i_192_n_0
    );
led_state0_carry_i_193: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_254_n_0,
      CO(3) => led_state0_carry_i_193_n_0,
      CO(2) => led_state0_carry_i_193_n_1,
      CO(1) => led_state0_carry_i_193_n_2,
      CO(0) => led_state0_carry_i_193_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_198_n_4,
      DI(2) => led_state0_carry_i_198_n_5,
      DI(1) => led_state0_carry_i_198_n_6,
      DI(0) => led_state0_carry_i_198_n_7,
      O(3 downto 0) => NLW_led_state0_carry_i_193_O_UNCONNECTED(3 downto 0),
      S(3) => led_state0_carry_i_255_n_0,
      S(2) => led_state0_carry_i_256_n_0,
      S(1) => led_state0_carry_i_257_n_0,
      S(0) => led_state0_carry_i_258_n_0
    );
led_state0_carry_i_194: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_158_n_5,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_142_n_4,
      O => led_state0_carry_i_194_n_0
    );
led_state0_carry_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_142_n_5,
      O => led_state0_carry_i_195_n_0
    );
led_state0_carry_i_196: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_142_n_6,
      O => led_state0_carry_i_196_n_0
    );
led_state0_carry_i_197: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_142_n_7,
      O => led_state0_carry_i_197_n_0
    );
led_state0_carry_i_198: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_259_n_0,
      CO(3) => led_state0_carry_i_198_n_0,
      CO(2) => led_state0_carry_i_198_n_1,
      CO(1) => led_state0_carry_i_198_n_2,
      CO(0) => led_state0_carry_i_198_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_183_n_5,
      DI(2) => led_state0_carry_i_183_n_6,
      DI(1) => led_state0_carry_i_183_n_7,
      DI(0) => led_state0_carry_i_244_n_4,
      O(3) => led_state0_carry_i_198_n_4,
      O(2) => led_state0_carry_i_198_n_5,
      O(1) => led_state0_carry_i_198_n_6,
      O(0) => led_state0_carry_i_198_n_7,
      S(3) => led_state0_carry_i_260_n_0,
      S(2) => led_state0_carry_i_261_n_0,
      S(1) => led_state0_carry_i_262_n_0,
      S(0) => led_state0_carry_i_263_n_0
    );
led_state0_carry_i_199: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_158_n_6,
      I2 => \pwm_period_reg_n_0_[22]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_127_n_5,
      O => led_state0_carry_i_199_n_0
    );
led_state0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[4]\,
      I1 => \led_state3__0\,
      I2 => led_state2(4),
      I3 => led_state20_in(4),
      I4 => \led_state1__95\(5),
      I5 => \pwm_duty_reg_n_0_[5]\,
      O => led_state0_carry_i_2_n_0
    );
led_state0_carry_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(8),
      O => led_state0_carry_i_20_n_0
    );
led_state0_carry_i_200: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_158_n_7,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_127_n_6,
      O => led_state0_carry_i_200_n_0
    );
led_state0_carry_i_201: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_214_n_4,
      I2 => \pwm_period_reg_n_0_[20]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_127_n_7,
      O => led_state0_carry_i_201_n_0
    );
led_state0_carry_i_202: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_183_n_4,
      O => led_state0_carry_i_202_n_0
    );
led_state0_carry_i_203: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_264_n_0,
      CO(3) => led_state0_carry_i_203_n_0,
      CO(2) => led_state0_carry_i_203_n_1,
      CO(1) => led_state0_carry_i_203_n_2,
      CO(0) => led_state0_carry_i_203_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_204_n_5,
      DI(2) => led_state0_carry_i_204_n_6,
      DI(1) => led_state0_carry_i_204_n_7,
      DI(0) => led_state0_carry_i_265_n_4,
      O(3) => led_state0_carry_i_203_n_4,
      O(2) => led_state0_carry_i_203_n_5,
      O(1) => led_state0_carry_i_203_n_6,
      O(0) => led_state0_carry_i_203_n_7,
      S(3) => led_state0_carry_i_266_n_0,
      S(2) => led_state0_carry_i_267_n_0,
      S(1) => led_state0_carry_i_268_n_0,
      S(0) => led_state0_carry_i_269_n_0
    );
led_state0_carry_i_204: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_265_n_0,
      CO(3) => led_state0_carry_i_204_n_0,
      CO(2) => led_state0_carry_i_204_n_1,
      CO(1) => led_state0_carry_i_204_n_2,
      CO(0) => led_state0_carry_i_204_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_209_n_5,
      DI(2) => led_state0_carry_i_209_n_6,
      DI(1) => led_state0_carry_i_209_n_7,
      DI(0) => led_state0_carry_i_270_n_4,
      O(3) => led_state0_carry_i_204_n_4,
      O(2) => led_state0_carry_i_204_n_5,
      O(1) => led_state0_carry_i_204_n_6,
      O(0) => led_state0_carry_i_204_n_7,
      S(3) => led_state0_carry_i_271_n_0,
      S(2) => led_state0_carry_i_272_n_0,
      S(1) => led_state0_carry_i_273_n_0,
      S(0) => led_state0_carry_i_274_n_0
    );
led_state0_carry_i_205: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_148_n_5,
      O => led_state0_carry_i_205_n_0
    );
led_state0_carry_i_206: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_148_n_6,
      O => led_state0_carry_i_206_n_0
    );
led_state0_carry_i_207: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_148_n_7,
      O => led_state0_carry_i_207_n_0
    );
led_state0_carry_i_208: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_204_n_4,
      O => led_state0_carry_i_208_n_0
    );
led_state0_carry_i_209: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_270_n_0,
      CO(3) => led_state0_carry_i_209_n_0,
      CO(2) => led_state0_carry_i_209_n_1,
      CO(1) => led_state0_carry_i_209_n_2,
      CO(0) => led_state0_carry_i_209_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_215_n_5,
      DI(2) => led_state0_carry_i_215_n_6,
      DI(1) => led_state0_carry_i_215_n_7,
      DI(0) => led_state0_carry_i_276_n_4,
      O(3) => led_state0_carry_i_209_n_4,
      O(2) => led_state0_carry_i_209_n_5,
      O(1) => led_state0_carry_i_209_n_6,
      O(0) => led_state0_carry_i_209_n_7,
      S(3) => led_state0_carry_i_277_n_0,
      S(2) => led_state0_carry_i_278_n_0,
      S(1) => led_state0_carry_i_279_n_0,
      S(0) => led_state0_carry_i_280_n_0
    );
led_state0_carry_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(7),
      O => led_state0_carry_i_21_n_0
    );
led_state0_carry_i_210: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_153_n_5,
      O => led_state0_carry_i_210_n_0
    );
led_state0_carry_i_211: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_153_n_6,
      O => led_state0_carry_i_211_n_0
    );
led_state0_carry_i_212: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_153_n_7,
      O => led_state0_carry_i_212_n_0
    );
led_state0_carry_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_209_n_4,
      O => led_state0_carry_i_213_n_0
    );
led_state0_carry_i_214: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_275_n_0,
      CO(3) => led_state0_carry_i_214_n_0,
      CO(2) => led_state0_carry_i_214_n_1,
      CO(1) => led_state0_carry_i_214_n_2,
      CO(0) => led_state0_carry_i_214_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => led_state0_carry_i_214_n_4,
      O(2) => led_state0_carry_i_214_n_5,
      O(1) => led_state0_carry_i_214_n_6,
      O(0) => led_state0_carry_i_214_n_7,
      S(3) => led_state0_carry_i_281_n_0,
      S(2) => led_state0_carry_i_282_n_0,
      S(1) => led_state0_carry_i_283_n_0,
      S(0) => led_state0_carry_i_284_n_0
    );
led_state0_carry_i_215: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_276_n_0,
      CO(3) => led_state0_carry_i_215_n_0,
      CO(2) => led_state0_carry_i_215_n_1,
      CO(1) => led_state0_carry_i_215_n_2,
      CO(0) => led_state0_carry_i_215_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_224_n_5,
      DI(2) => led_state0_carry_i_224_n_6,
      DI(1) => led_state0_carry_i_224_n_7,
      DI(0) => led_state0_carry_i_285_n_4,
      O(3) => led_state0_carry_i_215_n_4,
      O(2) => led_state0_carry_i_215_n_5,
      O(1) => led_state0_carry_i_215_n_6,
      O(0) => led_state0_carry_i_215_n_7,
      S(3) => led_state0_carry_i_286_n_0,
      S(2) => led_state0_carry_i_287_n_0,
      S(1) => led_state0_carry_i_288_n_0,
      S(0) => led_state0_carry_i_289_n_0
    );
led_state0_carry_i_216: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_159_n_5,
      O => led_state0_carry_i_216_n_0
    );
led_state0_carry_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_159_n_6,
      O => led_state0_carry_i_217_n_0
    );
led_state0_carry_i_218: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_159_n_7,
      O => led_state0_carry_i_218_n_0
    );
led_state0_carry_i_219: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_215_n_4,
      O => led_state0_carry_i_219_n_0
    );
led_state0_carry_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(6),
      O => led_state0_carry_i_22_n_0
    );
led_state0_carry_i_220: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[24]\,
      O => led_state0_carry_i_220_n_0
    );
led_state0_carry_i_221: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[23]\,
      O => led_state0_carry_i_221_n_0
    );
led_state0_carry_i_222: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[22]\,
      O => led_state0_carry_i_222_n_0
    );
led_state0_carry_i_223: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[21]\,
      O => led_state0_carry_i_223_n_0
    );
led_state0_carry_i_224: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_285_n_0,
      CO(3) => led_state0_carry_i_224_n_0,
      CO(2) => led_state0_carry_i_224_n_1,
      CO(1) => led_state0_carry_i_224_n_2,
      CO(0) => led_state0_carry_i_224_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_229_n_5,
      DI(2) => led_state0_carry_i_229_n_6,
      DI(1) => led_state0_carry_i_229_n_7,
      DI(0) => led_state0_carry_i_290_n_4,
      O(3) => led_state0_carry_i_224_n_4,
      O(2) => led_state0_carry_i_224_n_5,
      O(1) => led_state0_carry_i_224_n_6,
      O(0) => led_state0_carry_i_224_n_7,
      S(3) => led_state0_carry_i_291_n_0,
      S(2) => led_state0_carry_i_292_n_0,
      S(1) => led_state0_carry_i_293_n_0,
      S(0) => led_state0_carry_i_294_n_0
    );
led_state0_carry_i_225: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_168_n_5,
      O => led_state0_carry_i_225_n_0
    );
led_state0_carry_i_226: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_168_n_6,
      O => led_state0_carry_i_226_n_0
    );
led_state0_carry_i_227: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_168_n_7,
      O => led_state0_carry_i_227_n_0
    );
led_state0_carry_i_228: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_224_n_4,
      O => led_state0_carry_i_228_n_0
    );
led_state0_carry_i_229: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_290_n_0,
      CO(3) => led_state0_carry_i_229_n_0,
      CO(2) => led_state0_carry_i_229_n_1,
      CO(1) => led_state0_carry_i_229_n_2,
      CO(0) => led_state0_carry_i_229_n_3,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_201_n_5\,
      DI(2) => \led_state0_carry__0_i_201_n_6\,
      DI(1) => \led_state0_carry__0_i_201_n_7\,
      DI(0) => led_state0_carry_i_295_n_4,
      O(3) => led_state0_carry_i_229_n_4,
      O(2) => led_state0_carry_i_229_n_5,
      O(1) => led_state0_carry_i_229_n_6,
      O(0) => led_state0_carry_i_229_n_7,
      S(3) => led_state0_carry_i_296_n_0,
      S(2) => led_state0_carry_i_297_n_0,
      S(1) => led_state0_carry_i_298_n_0,
      S(0) => led_state0_carry_i_299_n_0
    );
led_state0_carry_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(5),
      O => led_state0_carry_i_23_n_0
    );
led_state0_carry_i_230: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_166_n_5\,
      O => led_state0_carry_i_230_n_0
    );
led_state0_carry_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_166_n_6\,
      O => led_state0_carry_i_231_n_0
    );
led_state0_carry_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_166_n_7\,
      O => led_state0_carry_i_232_n_0
    );
led_state0_carry_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_229_n_4,
      O => led_state0_carry_i_233_n_0
    );
led_state0_carry_i_234: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_300_n_0,
      CO(3) => led_state0_carry_i_234_n_0,
      CO(2) => led_state0_carry_i_234_n_1,
      CO(1) => led_state0_carry_i_234_n_2,
      CO(0) => led_state0_carry_i_234_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_235_n_5,
      DI(2) => led_state0_carry_i_235_n_6,
      DI(1) => led_state0_carry_i_235_n_7,
      DI(0) => led_state0_carry_i_301_n_4,
      O(3) => led_state0_carry_i_234_n_4,
      O(2) => led_state0_carry_i_234_n_5,
      O(1) => led_state0_carry_i_234_n_6,
      O(0) => led_state0_carry_i_234_n_7,
      S(3) => led_state0_carry_i_302_n_0,
      S(2) => led_state0_carry_i_303_n_0,
      S(1) => led_state0_carry_i_304_n_0,
      S(0) => led_state0_carry_i_305_n_0
    );
led_state0_carry_i_235: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_301_n_0,
      CO(3) => led_state0_carry_i_235_n_0,
      CO(2) => led_state0_carry_i_235_n_1,
      CO(1) => led_state0_carry_i_235_n_2,
      CO(0) => led_state0_carry_i_235_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_203_n_5,
      DI(2) => led_state0_carry_i_203_n_6,
      DI(1) => led_state0_carry_i_203_n_7,
      DI(0) => led_state0_carry_i_264_n_4,
      O(3) => led_state0_carry_i_235_n_4,
      O(2) => led_state0_carry_i_235_n_5,
      O(1) => led_state0_carry_i_235_n_6,
      O(0) => led_state0_carry_i_235_n_7,
      S(3) => led_state0_carry_i_306_n_0,
      S(2) => led_state0_carry_i_307_n_0,
      S(1) => led_state0_carry_i_308_n_0,
      S(0) => led_state0_carry_i_309_n_0
    );
led_state0_carry_i_236: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_174_n_5,
      O => led_state0_carry_i_236_n_0
    );
led_state0_carry_i_237: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_174_n_6,
      O => led_state0_carry_i_237_n_0
    );
led_state0_carry_i_238: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_174_n_7,
      O => led_state0_carry_i_238_n_0
    );
led_state0_carry_i_239: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_235_n_4,
      O => led_state0_carry_i_239_n_0
    );
led_state0_carry_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_49_n_0,
      CO(3) => led_state0_carry_i_24_n_0,
      CO(2) => led_state0_carry_i_24_n_1,
      CO(1) => led_state0_carry_i_24_n_2,
      CO(0) => led_state0_carry_i_24_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_26_n_5,
      DI(2) => led_state0_carry_i_26_n_6,
      DI(1) => led_state0_carry_i_26_n_7,
      DI(0) => led_state0_carry_i_50_n_4,
      O(3) => led_state0_carry_i_24_n_4,
      O(2) => led_state0_carry_i_24_n_5,
      O(1) => led_state0_carry_i_24_n_6,
      O(0) => led_state0_carry_i_24_n_7,
      S(3) => led_state0_carry_i_51_n_0,
      S(2) => led_state0_carry_i_52_n_0,
      S(1) => led_state0_carry_i_53_n_0,
      S(0) => led_state0_carry_i_54_n_0
    );
led_state0_carry_i_240: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_147_n_5,
      O => led_state0_carry_i_240_n_0
    );
led_state0_carry_i_241: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_147_n_6,
      O => led_state0_carry_i_241_n_0
    );
led_state0_carry_i_242: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_147_n_7,
      O => led_state0_carry_i_242_n_0
    );
led_state0_carry_i_243: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_203_n_4,
      O => led_state0_carry_i_243_n_0
    );
led_state0_carry_i_244: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_310_n_0,
      CO(3) => led_state0_carry_i_244_n_0,
      CO(2) => led_state0_carry_i_244_n_1,
      CO(1) => led_state0_carry_i_244_n_2,
      CO(0) => led_state0_carry_i_244_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_245_n_5,
      DI(2) => led_state0_carry_i_245_n_6,
      DI(1) => led_state0_carry_i_245_n_7,
      DI(0) => led_state0_carry_i_311_n_4,
      O(3) => led_state0_carry_i_244_n_4,
      O(2) => led_state0_carry_i_244_n_5,
      O(1) => led_state0_carry_i_244_n_6,
      O(0) => led_state0_carry_i_244_n_7,
      S(3) => led_state0_carry_i_312_n_0,
      S(2) => led_state0_carry_i_313_n_0,
      S(1) => led_state0_carry_i_314_n_0,
      S(0) => led_state0_carry_i_315_n_0
    );
led_state0_carry_i_245: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_311_n_0,
      CO(3) => led_state0_carry_i_245_n_0,
      CO(2) => led_state0_carry_i_245_n_1,
      CO(1) => led_state0_carry_i_245_n_2,
      CO(0) => led_state0_carry_i_245_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_234_n_5,
      DI(2) => led_state0_carry_i_234_n_6,
      DI(1) => led_state0_carry_i_234_n_7,
      DI(0) => led_state0_carry_i_300_n_4,
      O(3) => led_state0_carry_i_245_n_4,
      O(2) => led_state0_carry_i_245_n_5,
      O(1) => led_state0_carry_i_245_n_6,
      O(0) => led_state0_carry_i_245_n_7,
      S(3) => led_state0_carry_i_316_n_0,
      S(2) => led_state0_carry_i_317_n_0,
      S(1) => led_state0_carry_i_318_n_0,
      S(0) => led_state0_carry_i_319_n_0
    );
led_state0_carry_i_246: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_184_n_5,
      O => led_state0_carry_i_246_n_0
    );
led_state0_carry_i_247: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_184_n_6,
      O => led_state0_carry_i_247_n_0
    );
led_state0_carry_i_248: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_184_n_7,
      O => led_state0_carry_i_248_n_0
    );
led_state0_carry_i_249: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_245_n_4,
      O => led_state0_carry_i_249_n_0
    );
led_state0_carry_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_26_n_0,
      CO(3 downto 2) => NLW_led_state0_carry_i_25_CO_UNCONNECTED(3 downto 2),
      CO(1) => led_state20_in(7),
      CO(0) => led_state0_carry_i_25_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(8),
      DI(0) => \led_state0_carry__0_i_42_n_4\,
      O(3 downto 1) => NLW_led_state0_carry_i_25_O_UNCONNECTED(3 downto 1),
      O(0) => led_state0_carry_i_25_n_7,
      S(3 downto 2) => B"00",
      S(1) => led_state0_carry_i_55_n_0,
      S(0) => led_state0_carry_i_56_n_0
    );
led_state0_carry_i_250: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_173_n_5,
      O => led_state0_carry_i_250_n_0
    );
led_state0_carry_i_251: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_173_n_6,
      O => led_state0_carry_i_251_n_0
    );
led_state0_carry_i_252: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_173_n_7,
      O => led_state0_carry_i_252_n_0
    );
led_state0_carry_i_253: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_234_n_4,
      O => led_state0_carry_i_253_n_0
    );
led_state0_carry_i_254: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_320_n_0,
      CO(3) => led_state0_carry_i_254_n_0,
      CO(2) => led_state0_carry_i_254_n_1,
      CO(1) => led_state0_carry_i_254_n_2,
      CO(0) => led_state0_carry_i_254_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_259_n_4,
      DI(2) => led_state0_carry_i_259_n_5,
      DI(1) => led_state0_carry_i_259_n_6,
      DI(0) => led_state0_carry_i_259_n_7,
      O(3 downto 0) => NLW_led_state0_carry_i_254_O_UNCONNECTED(3 downto 0),
      S(3) => led_state0_carry_i_321_n_0,
      S(2) => led_state0_carry_i_322_n_0,
      S(1) => led_state0_carry_i_323_n_0,
      S(0) => led_state0_carry_i_324_n_0
    );
led_state0_carry_i_255: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_214_n_5,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_198_n_4,
      O => led_state0_carry_i_255_n_0
    );
led_state0_carry_i_256: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_198_n_5,
      O => led_state0_carry_i_256_n_0
    );
led_state0_carry_i_257: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_198_n_6,
      O => led_state0_carry_i_257_n_0
    );
led_state0_carry_i_258: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_198_n_7,
      O => led_state0_carry_i_258_n_0
    );
led_state0_carry_i_259: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_325_n_0,
      CO(3) => led_state0_carry_i_259_n_0,
      CO(2) => led_state0_carry_i_259_n_1,
      CO(1) => led_state0_carry_i_259_n_2,
      CO(0) => led_state0_carry_i_259_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_244_n_5,
      DI(2) => led_state0_carry_i_244_n_6,
      DI(1) => led_state0_carry_i_244_n_7,
      DI(0) => led_state0_carry_i_310_n_4,
      O(3) => led_state0_carry_i_259_n_4,
      O(2) => led_state0_carry_i_259_n_5,
      O(1) => led_state0_carry_i_259_n_6,
      O(0) => led_state0_carry_i_259_n_7,
      S(3) => led_state0_carry_i_326_n_0,
      S(2) => led_state0_carry_i_327_n_0,
      S(1) => led_state0_carry_i_328_n_0,
      S(0) => led_state0_carry_i_329_n_0
    );
led_state0_carry_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_50_n_0,
      CO(3) => led_state0_carry_i_26_n_0,
      CO(2) => led_state0_carry_i_26_n_1,
      CO(1) => led_state0_carry_i_26_n_2,
      CO(0) => led_state0_carry_i_26_n_3,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_42_n_5\,
      DI(2) => \led_state0_carry__0_i_42_n_6\,
      DI(1) => \led_state0_carry__0_i_42_n_7\,
      DI(0) => led_state0_carry_i_57_n_4,
      O(3) => led_state0_carry_i_26_n_4,
      O(2) => led_state0_carry_i_26_n_5,
      O(1) => led_state0_carry_i_26_n_6,
      O(0) => led_state0_carry_i_26_n_7,
      S(3) => led_state0_carry_i_58_n_0,
      S(2) => led_state0_carry_i_59_n_0,
      S(1) => led_state0_carry_i_60_n_0,
      S(0) => led_state0_carry_i_61_n_0
    );
led_state0_carry_i_260: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_214_n_6,
      I2 => \pwm_period_reg_n_0_[18]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_183_n_5,
      O => led_state0_carry_i_260_n_0
    );
led_state0_carry_i_261: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_214_n_7,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_183_n_6,
      O => led_state0_carry_i_261_n_0
    );
led_state0_carry_i_262: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_275_n_4,
      I2 => \pwm_period_reg_n_0_[16]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_183_n_7,
      O => led_state0_carry_i_262_n_0
    );
led_state0_carry_i_263: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_244_n_4,
      O => led_state0_carry_i_263_n_0
    );
led_state0_carry_i_264: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_330_n_0,
      CO(3) => led_state0_carry_i_264_n_0,
      CO(2) => led_state0_carry_i_264_n_1,
      CO(1) => led_state0_carry_i_264_n_2,
      CO(0) => led_state0_carry_i_264_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_265_n_5,
      DI(2) => led_state0_carry_i_265_n_6,
      DI(1) => led_state0_carry_i_265_n_7,
      DI(0) => led_state0_carry_i_331_n_4,
      O(3) => led_state0_carry_i_264_n_4,
      O(2) => led_state0_carry_i_264_n_5,
      O(1) => led_state0_carry_i_264_n_6,
      O(0) => led_state0_carry_i_264_n_7,
      S(3) => led_state0_carry_i_332_n_0,
      S(2) => led_state0_carry_i_333_n_0,
      S(1) => led_state0_carry_i_334_n_0,
      S(0) => led_state0_carry_i_335_n_0
    );
led_state0_carry_i_265: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_331_n_0,
      CO(3) => led_state0_carry_i_265_n_0,
      CO(2) => led_state0_carry_i_265_n_1,
      CO(1) => led_state0_carry_i_265_n_2,
      CO(0) => led_state0_carry_i_265_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_270_n_5,
      DI(2) => led_state0_carry_i_270_n_6,
      DI(1) => led_state0_carry_i_270_n_7,
      DI(0) => led_state0_carry_i_336_n_4,
      O(3) => led_state0_carry_i_265_n_4,
      O(2) => led_state0_carry_i_265_n_5,
      O(1) => led_state0_carry_i_265_n_6,
      O(0) => led_state0_carry_i_265_n_7,
      S(3) => led_state0_carry_i_337_n_0,
      S(2) => led_state0_carry_i_338_n_0,
      S(1) => led_state0_carry_i_339_n_0,
      S(0) => led_state0_carry_i_340_n_0
    );
led_state0_carry_i_266: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_204_n_5,
      O => led_state0_carry_i_266_n_0
    );
led_state0_carry_i_267: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_204_n_6,
      O => led_state0_carry_i_267_n_0
    );
led_state0_carry_i_268: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_204_n_7,
      O => led_state0_carry_i_268_n_0
    );
led_state0_carry_i_269: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_265_n_4,
      O => led_state0_carry_i_269_n_0
    );
led_state0_carry_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_25_n_7,
      O => led_state0_carry_i_27_n_0
    );
led_state0_carry_i_270: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_336_n_0,
      CO(3) => led_state0_carry_i_270_n_0,
      CO(2) => led_state0_carry_i_270_n_1,
      CO(1) => led_state0_carry_i_270_n_2,
      CO(0) => led_state0_carry_i_270_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_276_n_5,
      DI(2) => led_state0_carry_i_276_n_6,
      DI(1) => led_state0_carry_i_276_n_7,
      DI(0) => led_state0_carry_i_342_n_4,
      O(3) => led_state0_carry_i_270_n_4,
      O(2) => led_state0_carry_i_270_n_5,
      O(1) => led_state0_carry_i_270_n_6,
      O(0) => led_state0_carry_i_270_n_7,
      S(3) => led_state0_carry_i_343_n_0,
      S(2) => led_state0_carry_i_344_n_0,
      S(1) => led_state0_carry_i_345_n_0,
      S(0) => led_state0_carry_i_346_n_0
    );
led_state0_carry_i_271: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_209_n_5,
      O => led_state0_carry_i_271_n_0
    );
led_state0_carry_i_272: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_209_n_6,
      O => led_state0_carry_i_272_n_0
    );
led_state0_carry_i_273: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_209_n_7,
      O => led_state0_carry_i_273_n_0
    );
led_state0_carry_i_274: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_270_n_4,
      O => led_state0_carry_i_274_n_0
    );
led_state0_carry_i_275: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_341_n_0,
      CO(3) => led_state0_carry_i_275_n_0,
      CO(2) => led_state0_carry_i_275_n_1,
      CO(1) => led_state0_carry_i_275_n_2,
      CO(0) => led_state0_carry_i_275_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => led_state0_carry_i_275_n_4,
      O(2) => led_state0_carry_i_275_n_5,
      O(1) => led_state0_carry_i_275_n_6,
      O(0) => led_state0_carry_i_275_n_7,
      S(3) => led_state0_carry_i_347_n_0,
      S(2) => led_state0_carry_i_348_n_0,
      S(1) => led_state0_carry_i_349_n_0,
      S(0) => led_state0_carry_i_350_n_0
    );
led_state0_carry_i_276: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_342_n_0,
      CO(3) => led_state0_carry_i_276_n_0,
      CO(2) => led_state0_carry_i_276_n_1,
      CO(1) => led_state0_carry_i_276_n_2,
      CO(0) => led_state0_carry_i_276_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_285_n_5,
      DI(2) => led_state0_carry_i_285_n_6,
      DI(1) => led_state0_carry_i_285_n_7,
      DI(0) => led_state0_carry_i_351_n_4,
      O(3) => led_state0_carry_i_276_n_4,
      O(2) => led_state0_carry_i_276_n_5,
      O(1) => led_state0_carry_i_276_n_6,
      O(0) => led_state0_carry_i_276_n_7,
      S(3) => led_state0_carry_i_352_n_0,
      S(2) => led_state0_carry_i_353_n_0,
      S(1) => led_state0_carry_i_354_n_0,
      S(0) => led_state0_carry_i_355_n_0
    );
led_state0_carry_i_277: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_215_n_5,
      O => led_state0_carry_i_277_n_0
    );
led_state0_carry_i_278: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_215_n_6,
      O => led_state0_carry_i_278_n_0
    );
led_state0_carry_i_279: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_215_n_7,
      O => led_state0_carry_i_279_n_0
    );
led_state0_carry_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__5_n_0\,
      I3 => led_state0_carry_i_26_n_4,
      O => led_state0_carry_i_28_n_0
    );
led_state0_carry_i_280: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_276_n_4,
      O => led_state0_carry_i_280_n_0
    );
led_state0_carry_i_281: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[20]\,
      O => led_state0_carry_i_281_n_0
    );
led_state0_carry_i_282: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[19]\,
      O => led_state0_carry_i_282_n_0
    );
led_state0_carry_i_283: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[18]\,
      O => led_state0_carry_i_283_n_0
    );
led_state0_carry_i_284: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[17]\,
      O => led_state0_carry_i_284_n_0
    );
led_state0_carry_i_285: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_351_n_0,
      CO(3) => led_state0_carry_i_285_n_0,
      CO(2) => led_state0_carry_i_285_n_1,
      CO(1) => led_state0_carry_i_285_n_2,
      CO(0) => led_state0_carry_i_285_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_290_n_5,
      DI(2) => led_state0_carry_i_290_n_6,
      DI(1) => led_state0_carry_i_290_n_7,
      DI(0) => led_state0_carry_i_356_n_4,
      O(3) => led_state0_carry_i_285_n_4,
      O(2) => led_state0_carry_i_285_n_5,
      O(1) => led_state0_carry_i_285_n_6,
      O(0) => led_state0_carry_i_285_n_7,
      S(3) => led_state0_carry_i_357_n_0,
      S(2) => led_state0_carry_i_358_n_0,
      S(1) => led_state0_carry_i_359_n_0,
      S(0) => led_state0_carry_i_360_n_0
    );
led_state0_carry_i_286: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_224_n_5,
      O => led_state0_carry_i_286_n_0
    );
led_state0_carry_i_287: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_224_n_6,
      O => led_state0_carry_i_287_n_0
    );
led_state0_carry_i_288: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_224_n_7,
      O => led_state0_carry_i_288_n_0
    );
led_state0_carry_i_289: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_285_n_4,
      O => led_state0_carry_i_289_n_0
    );
led_state0_carry_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(0),
      O => led_state0_carry_i_29_n_0
    );
led_state0_carry_i_290: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_356_n_0,
      CO(3) => led_state0_carry_i_290_n_0,
      CO(2) => led_state0_carry_i_290_n_1,
      CO(1) => led_state0_carry_i_290_n_2,
      CO(0) => led_state0_carry_i_290_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_295_n_5,
      DI(2) => led_state0_carry_i_295_n_6,
      DI(1) => led_state0_carry_i_295_n_7,
      DI(0) => led_state0_carry_i_361_n_4,
      O(3) => led_state0_carry_i_290_n_4,
      O(2) => led_state0_carry_i_290_n_5,
      O(1) => led_state0_carry_i_290_n_6,
      O(0) => led_state0_carry_i_290_n_7,
      S(3) => led_state0_carry_i_362_n_0,
      S(2) => led_state0_carry_i_363_n_0,
      S(1) => led_state0_carry_i_364_n_0,
      S(0) => led_state0_carry_i_365_n_0
    );
led_state0_carry_i_291: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_229_n_5,
      O => led_state0_carry_i_291_n_0
    );
led_state0_carry_i_292: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_229_n_6,
      O => led_state0_carry_i_292_n_0
    );
led_state0_carry_i_293: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_229_n_7,
      O => led_state0_carry_i_293_n_0
    );
led_state0_carry_i_294: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_290_n_4,
      O => led_state0_carry_i_294_n_0
    );
led_state0_carry_i_295: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_361_n_0,
      CO(3) => led_state0_carry_i_295_n_0,
      CO(2) => led_state0_carry_i_295_n_1,
      CO(1) => led_state0_carry_i_295_n_2,
      CO(0) => led_state0_carry_i_295_n_3,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_246_n_5\,
      DI(2) => \led_state0_carry__0_i_246_n_6\,
      DI(1) => \led_state0_carry__0_i_246_n_7\,
      DI(0) => led_state0_carry_i_366_n_4,
      O(3) => led_state0_carry_i_295_n_4,
      O(2) => led_state0_carry_i_295_n_5,
      O(1) => led_state0_carry_i_295_n_6,
      O(0) => led_state0_carry_i_295_n_7,
      S(3) => led_state0_carry_i_367_n_0,
      S(2) => led_state0_carry_i_368_n_0,
      S(1) => led_state0_carry_i_369_n_0,
      S(0) => led_state0_carry_i_370_n_0
    );
led_state0_carry_i_296: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_201_n_5\,
      O => led_state0_carry_i_296_n_0
    );
led_state0_carry_i_297: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_201_n_6\,
      O => led_state0_carry_i_297_n_0
    );
led_state0_carry_i_298: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_201_n_7\,
      O => led_state0_carry_i_298_n_0
    );
led_state0_carry_i_299: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_295_n_4,
      O => led_state0_carry_i_299_n_0
    );
led_state0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[2]\,
      I1 => \led_state3__0\,
      I2 => led_state2(2),
      I3 => led_state20_in(2),
      I4 => \led_state1__95\(3),
      I5 => \pwm_duty_reg_n_0_[3]\,
      O => led_state0_carry_i_3_n_0
    );
led_state0_carry_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(4),
      O => led_state0_carry_i_30_n_0
    );
led_state0_carry_i_300: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_371_n_0,
      CO(3) => led_state0_carry_i_300_n_0,
      CO(2) => led_state0_carry_i_300_n_1,
      CO(1) => led_state0_carry_i_300_n_2,
      CO(0) => led_state0_carry_i_300_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_301_n_5,
      DI(2) => led_state0_carry_i_301_n_6,
      DI(1) => led_state0_carry_i_301_n_7,
      DI(0) => led_state0_carry_i_372_n_4,
      O(3) => led_state0_carry_i_300_n_4,
      O(2) => led_state0_carry_i_300_n_5,
      O(1) => led_state0_carry_i_300_n_6,
      O(0) => led_state0_carry_i_300_n_7,
      S(3) => led_state0_carry_i_373_n_0,
      S(2) => led_state0_carry_i_374_n_0,
      S(1) => led_state0_carry_i_375_n_0,
      S(0) => led_state0_carry_i_376_n_0
    );
led_state0_carry_i_301: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_372_n_0,
      CO(3) => led_state0_carry_i_301_n_0,
      CO(2) => led_state0_carry_i_301_n_1,
      CO(1) => led_state0_carry_i_301_n_2,
      CO(0) => led_state0_carry_i_301_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_264_n_5,
      DI(2) => led_state0_carry_i_264_n_6,
      DI(1) => led_state0_carry_i_264_n_7,
      DI(0) => led_state0_carry_i_330_n_4,
      O(3) => led_state0_carry_i_301_n_4,
      O(2) => led_state0_carry_i_301_n_5,
      O(1) => led_state0_carry_i_301_n_6,
      O(0) => led_state0_carry_i_301_n_7,
      S(3) => led_state0_carry_i_377_n_0,
      S(2) => led_state0_carry_i_378_n_0,
      S(1) => led_state0_carry_i_379_n_0,
      S(0) => led_state0_carry_i_380_n_0
    );
led_state0_carry_i_302: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_235_n_5,
      O => led_state0_carry_i_302_n_0
    );
led_state0_carry_i_303: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_235_n_6,
      O => led_state0_carry_i_303_n_0
    );
led_state0_carry_i_304: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_235_n_7,
      O => led_state0_carry_i_304_n_0
    );
led_state0_carry_i_305: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_301_n_4,
      O => led_state0_carry_i_305_n_0
    );
led_state0_carry_i_306: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_203_n_5,
      O => led_state0_carry_i_306_n_0
    );
led_state0_carry_i_307: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_203_n_6,
      O => led_state0_carry_i_307_n_0
    );
led_state0_carry_i_308: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_203_n_7,
      O => led_state0_carry_i_308_n_0
    );
led_state0_carry_i_309: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_264_n_4,
      O => led_state0_carry_i_309_n_0
    );
led_state0_carry_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(3),
      O => led_state0_carry_i_31_n_0
    );
led_state0_carry_i_310: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_381_n_0,
      CO(3) => led_state0_carry_i_310_n_0,
      CO(2) => led_state0_carry_i_310_n_1,
      CO(1) => led_state0_carry_i_310_n_2,
      CO(0) => led_state0_carry_i_310_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_311_n_5,
      DI(2) => led_state0_carry_i_311_n_6,
      DI(1) => led_state0_carry_i_311_n_7,
      DI(0) => led_state0_carry_i_382_n_4,
      O(3) => led_state0_carry_i_310_n_4,
      O(2) => led_state0_carry_i_310_n_5,
      O(1) => led_state0_carry_i_310_n_6,
      O(0) => led_state0_carry_i_310_n_7,
      S(3) => led_state0_carry_i_383_n_0,
      S(2) => led_state0_carry_i_384_n_0,
      S(1) => led_state0_carry_i_385_n_0,
      S(0) => led_state0_carry_i_386_n_0
    );
led_state0_carry_i_311: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_382_n_0,
      CO(3) => led_state0_carry_i_311_n_0,
      CO(2) => led_state0_carry_i_311_n_1,
      CO(1) => led_state0_carry_i_311_n_2,
      CO(0) => led_state0_carry_i_311_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_300_n_5,
      DI(2) => led_state0_carry_i_300_n_6,
      DI(1) => led_state0_carry_i_300_n_7,
      DI(0) => led_state0_carry_i_371_n_4,
      O(3) => led_state0_carry_i_311_n_4,
      O(2) => led_state0_carry_i_311_n_5,
      O(1) => led_state0_carry_i_311_n_6,
      O(0) => led_state0_carry_i_311_n_7,
      S(3) => led_state0_carry_i_387_n_0,
      S(2) => led_state0_carry_i_388_n_0,
      S(1) => led_state0_carry_i_389_n_0,
      S(0) => led_state0_carry_i_390_n_0
    );
led_state0_carry_i_312: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_245_n_5,
      O => led_state0_carry_i_312_n_0
    );
led_state0_carry_i_313: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_245_n_6,
      O => led_state0_carry_i_313_n_0
    );
led_state0_carry_i_314: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_245_n_7,
      O => led_state0_carry_i_314_n_0
    );
led_state0_carry_i_315: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_311_n_4,
      O => led_state0_carry_i_315_n_0
    );
led_state0_carry_i_316: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_234_n_5,
      O => led_state0_carry_i_316_n_0
    );
led_state0_carry_i_317: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_234_n_6,
      O => led_state0_carry_i_317_n_0
    );
led_state0_carry_i_318: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_234_n_7,
      O => led_state0_carry_i_318_n_0
    );
led_state0_carry_i_319: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_300_n_4,
      O => led_state0_carry_i_319_n_0
    );
led_state0_carry_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(2),
      O => led_state0_carry_i_32_n_0
    );
led_state0_carry_i_320: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_391_n_0,
      CO(3) => led_state0_carry_i_320_n_0,
      CO(2) => led_state0_carry_i_320_n_1,
      CO(1) => led_state0_carry_i_320_n_2,
      CO(0) => led_state0_carry_i_320_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_325_n_4,
      DI(2) => led_state0_carry_i_325_n_5,
      DI(1) => led_state0_carry_i_325_n_6,
      DI(0) => led_state0_carry_i_325_n_7,
      O(3 downto 0) => NLW_led_state0_carry_i_320_O_UNCONNECTED(3 downto 0),
      S(3) => led_state0_carry_i_392_n_0,
      S(2) => led_state0_carry_i_393_n_0,
      S(1) => led_state0_carry_i_394_n_0,
      S(0) => led_state0_carry_i_395_n_0
    );
led_state0_carry_i_321: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_275_n_5,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_259_n_4,
      O => led_state0_carry_i_321_n_0
    );
led_state0_carry_i_322: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_259_n_5,
      O => led_state0_carry_i_322_n_0
    );
led_state0_carry_i_323: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_259_n_6,
      O => led_state0_carry_i_323_n_0
    );
led_state0_carry_i_324: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_259_n_7,
      O => led_state0_carry_i_324_n_0
    );
led_state0_carry_i_325: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_396_n_0,
      CO(3) => led_state0_carry_i_325_n_0,
      CO(2) => led_state0_carry_i_325_n_1,
      CO(1) => led_state0_carry_i_325_n_2,
      CO(0) => led_state0_carry_i_325_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_310_n_5,
      DI(2) => led_state0_carry_i_310_n_6,
      DI(1) => led_state0_carry_i_310_n_7,
      DI(0) => led_state0_carry_i_381_n_4,
      O(3) => led_state0_carry_i_325_n_4,
      O(2) => led_state0_carry_i_325_n_5,
      O(1) => led_state0_carry_i_325_n_6,
      O(0) => led_state0_carry_i_325_n_7,
      S(3) => led_state0_carry_i_397_n_0,
      S(2) => led_state0_carry_i_398_n_0,
      S(1) => led_state0_carry_i_399_n_0,
      S(0) => led_state0_carry_i_400_n_0
    );
led_state0_carry_i_326: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_275_n_6,
      I2 => \pwm_period_reg_n_0_[14]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_244_n_5,
      O => led_state0_carry_i_326_n_0
    );
led_state0_carry_i_327: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_275_n_7,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_244_n_6,
      O => led_state0_carry_i_327_n_0
    );
led_state0_carry_i_328: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_341_n_4,
      I2 => \pwm_period_reg_n_0_[12]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_244_n_7,
      O => led_state0_carry_i_328_n_0
    );
led_state0_carry_i_329: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_310_n_4,
      O => led_state0_carry_i_329_n_0
    );
led_state0_carry_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => led_state20_in(1),
      O => led_state0_carry_i_33_n_0
    );
led_state0_carry_i_330: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_401_n_0,
      CO(3) => led_state0_carry_i_330_n_0,
      CO(2) => led_state0_carry_i_330_n_1,
      CO(1) => led_state0_carry_i_330_n_2,
      CO(0) => led_state0_carry_i_330_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_331_n_5,
      DI(2) => led_state0_carry_i_331_n_6,
      DI(1) => led_state0_carry_i_331_n_7,
      DI(0) => led_state0_carry_i_402_n_4,
      O(3) => led_state0_carry_i_330_n_4,
      O(2) => led_state0_carry_i_330_n_5,
      O(1) => led_state0_carry_i_330_n_6,
      O(0) => led_state0_carry_i_330_n_7,
      S(3) => led_state0_carry_i_403_n_0,
      S(2) => led_state0_carry_i_404_n_0,
      S(1) => led_state0_carry_i_405_n_0,
      S(0) => led_state0_carry_i_406_n_0
    );
led_state0_carry_i_331: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_402_n_0,
      CO(3) => led_state0_carry_i_331_n_0,
      CO(2) => led_state0_carry_i_331_n_1,
      CO(1) => led_state0_carry_i_331_n_2,
      CO(0) => led_state0_carry_i_331_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_336_n_5,
      DI(2) => led_state0_carry_i_336_n_6,
      DI(1) => led_state0_carry_i_336_n_7,
      DI(0) => led_state0_carry_i_407_n_4,
      O(3) => led_state0_carry_i_331_n_4,
      O(2) => led_state0_carry_i_331_n_5,
      O(1) => led_state0_carry_i_331_n_6,
      O(0) => led_state0_carry_i_331_n_7,
      S(3) => led_state0_carry_i_408_n_0,
      S(2) => led_state0_carry_i_409_n_0,
      S(1) => led_state0_carry_i_410_n_0,
      S(0) => led_state0_carry_i_411_n_0
    );
led_state0_carry_i_332: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_265_n_5,
      O => led_state0_carry_i_332_n_0
    );
led_state0_carry_i_333: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_265_n_6,
      O => led_state0_carry_i_333_n_0
    );
led_state0_carry_i_334: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_265_n_7,
      O => led_state0_carry_i_334_n_0
    );
led_state0_carry_i_335: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_331_n_4,
      O => led_state0_carry_i_335_n_0
    );
led_state0_carry_i_336: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_407_n_0,
      CO(3) => led_state0_carry_i_336_n_0,
      CO(2) => led_state0_carry_i_336_n_1,
      CO(1) => led_state0_carry_i_336_n_2,
      CO(0) => led_state0_carry_i_336_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_342_n_5,
      DI(2) => led_state0_carry_i_342_n_6,
      DI(1) => led_state0_carry_i_342_n_7,
      DI(0) => led_state0_carry_i_413_n_4,
      O(3) => led_state0_carry_i_336_n_4,
      O(2) => led_state0_carry_i_336_n_5,
      O(1) => led_state0_carry_i_336_n_6,
      O(0) => led_state0_carry_i_336_n_7,
      S(3) => led_state0_carry_i_414_n_0,
      S(2) => led_state0_carry_i_415_n_0,
      S(1) => led_state0_carry_i_416_n_0,
      S(0) => led_state0_carry_i_417_n_0
    );
led_state0_carry_i_337: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_270_n_5,
      O => led_state0_carry_i_337_n_0
    );
led_state0_carry_i_338: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_270_n_6,
      O => led_state0_carry_i_338_n_0
    );
led_state0_carry_i_339: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_270_n_7,
      O => led_state0_carry_i_339_n_0
    );
led_state0_carry_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_63_n_0,
      CO(3) => led_state0_carry_i_34_n_0,
      CO(2) => led_state0_carry_i_34_n_1,
      CO(1) => led_state0_carry_i_34_n_2,
      CO(0) => led_state0_carry_i_34_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_36_n_5,
      DI(2) => led_state0_carry_i_36_n_6,
      DI(1) => led_state0_carry_i_36_n_7,
      DI(0) => led_state0_carry_i_64_n_4,
      O(3) => led_state0_carry_i_34_n_4,
      O(2) => led_state0_carry_i_34_n_5,
      O(1) => led_state0_carry_i_34_n_6,
      O(0) => led_state0_carry_i_34_n_7,
      S(3) => led_state0_carry_i_65_n_0,
      S(2) => led_state0_carry_i_66_n_0,
      S(1) => led_state0_carry_i_67_n_0,
      S(0) => led_state0_carry_i_68_n_0
    );
led_state0_carry_i_340: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_336_n_4,
      O => led_state0_carry_i_340_n_0
    );
led_state0_carry_i_341: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_412_n_0,
      CO(3) => led_state0_carry_i_341_n_0,
      CO(2) => led_state0_carry_i_341_n_1,
      CO(1) => led_state0_carry_i_341_n_2,
      CO(0) => led_state0_carry_i_341_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => led_state0_carry_i_341_n_4,
      O(2) => led_state0_carry_i_341_n_5,
      O(1) => led_state0_carry_i_341_n_6,
      O(0) => led_state0_carry_i_341_n_7,
      S(3) => led_state0_carry_i_418_n_0,
      S(2) => led_state0_carry_i_419_n_0,
      S(1) => led_state0_carry_i_420_n_0,
      S(0) => led_state0_carry_i_421_n_0
    );
led_state0_carry_i_342: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_413_n_0,
      CO(3) => led_state0_carry_i_342_n_0,
      CO(2) => led_state0_carry_i_342_n_1,
      CO(1) => led_state0_carry_i_342_n_2,
      CO(0) => led_state0_carry_i_342_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_351_n_5,
      DI(2) => led_state0_carry_i_351_n_6,
      DI(1) => led_state0_carry_i_351_n_7,
      DI(0) => led_state0_carry_i_422_n_4,
      O(3) => led_state0_carry_i_342_n_4,
      O(2) => led_state0_carry_i_342_n_5,
      O(1) => led_state0_carry_i_342_n_6,
      O(0) => led_state0_carry_i_342_n_7,
      S(3) => led_state0_carry_i_423_n_0,
      S(2) => led_state0_carry_i_424_n_0,
      S(1) => led_state0_carry_i_425_n_0,
      S(0) => led_state0_carry_i_426_n_0
    );
led_state0_carry_i_343: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_276_n_5,
      O => led_state0_carry_i_343_n_0
    );
led_state0_carry_i_344: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_276_n_6,
      O => led_state0_carry_i_344_n_0
    );
led_state0_carry_i_345: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_276_n_7,
      O => led_state0_carry_i_345_n_0
    );
led_state0_carry_i_346: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_342_n_4,
      O => led_state0_carry_i_346_n_0
    );
led_state0_carry_i_347: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[16]\,
      O => led_state0_carry_i_347_n_0
    );
led_state0_carry_i_348: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[15]\,
      O => led_state0_carry_i_348_n_0
    );
led_state0_carry_i_349: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[14]\,
      O => led_state0_carry_i_349_n_0
    );
led_state0_carry_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_36_n_0,
      CO(3 downto 2) => NLW_led_state0_carry_i_35_CO_UNCONNECTED(3 downto 2),
      CO(1) => led_state20_in(5),
      CO(0) => led_state0_carry_i_35_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(6),
      DI(0) => led_state0_carry_i_24_n_4,
      O(3 downto 1) => NLW_led_state0_carry_i_35_O_UNCONNECTED(3 downto 1),
      O(0) => led_state0_carry_i_35_n_7,
      S(3 downto 2) => B"00",
      S(1) => led_state0_carry_i_69_n_0,
      S(0) => led_state0_carry_i_70_n_0
    );
led_state0_carry_i_350: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[13]\,
      O => led_state0_carry_i_350_n_0
    );
led_state0_carry_i_351: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_422_n_0,
      CO(3) => led_state0_carry_i_351_n_0,
      CO(2) => led_state0_carry_i_351_n_1,
      CO(1) => led_state0_carry_i_351_n_2,
      CO(0) => led_state0_carry_i_351_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_356_n_5,
      DI(2) => led_state0_carry_i_356_n_6,
      DI(1) => led_state0_carry_i_356_n_7,
      DI(0) => led_state0_carry_i_427_n_4,
      O(3) => led_state0_carry_i_351_n_4,
      O(2) => led_state0_carry_i_351_n_5,
      O(1) => led_state0_carry_i_351_n_6,
      O(0) => led_state0_carry_i_351_n_7,
      S(3) => led_state0_carry_i_428_n_0,
      S(2) => led_state0_carry_i_429_n_0,
      S(1) => led_state0_carry_i_430_n_0,
      S(0) => led_state0_carry_i_431_n_0
    );
led_state0_carry_i_352: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_285_n_5,
      O => led_state0_carry_i_352_n_0
    );
led_state0_carry_i_353: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_285_n_6,
      O => led_state0_carry_i_353_n_0
    );
led_state0_carry_i_354: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_285_n_7,
      O => led_state0_carry_i_354_n_0
    );
led_state0_carry_i_355: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_351_n_4,
      O => led_state0_carry_i_355_n_0
    );
led_state0_carry_i_356: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_427_n_0,
      CO(3) => led_state0_carry_i_356_n_0,
      CO(2) => led_state0_carry_i_356_n_1,
      CO(1) => led_state0_carry_i_356_n_2,
      CO(0) => led_state0_carry_i_356_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_361_n_5,
      DI(2) => led_state0_carry_i_361_n_6,
      DI(1) => led_state0_carry_i_361_n_7,
      DI(0) => led_state0_carry_i_432_n_4,
      O(3) => led_state0_carry_i_356_n_4,
      O(2) => led_state0_carry_i_356_n_5,
      O(1) => led_state0_carry_i_356_n_6,
      O(0) => led_state0_carry_i_356_n_7,
      S(3) => led_state0_carry_i_433_n_0,
      S(2) => led_state0_carry_i_434_n_0,
      S(1) => led_state0_carry_i_435_n_0,
      S(0) => led_state0_carry_i_436_n_0
    );
led_state0_carry_i_357: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_290_n_5,
      O => led_state0_carry_i_357_n_0
    );
led_state0_carry_i_358: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_290_n_6,
      O => led_state0_carry_i_358_n_0
    );
led_state0_carry_i_359: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_290_n_7,
      O => led_state0_carry_i_359_n_0
    );
led_state0_carry_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_64_n_0,
      CO(3) => led_state0_carry_i_36_n_0,
      CO(2) => led_state0_carry_i_36_n_1,
      CO(1) => led_state0_carry_i_36_n_2,
      CO(0) => led_state0_carry_i_36_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_24_n_5,
      DI(2) => led_state0_carry_i_24_n_6,
      DI(1) => led_state0_carry_i_24_n_7,
      DI(0) => led_state0_carry_i_49_n_4,
      O(3) => led_state0_carry_i_36_n_4,
      O(2) => led_state0_carry_i_36_n_5,
      O(1) => led_state0_carry_i_36_n_6,
      O(0) => led_state0_carry_i_36_n_7,
      S(3) => led_state0_carry_i_71_n_0,
      S(2) => led_state0_carry_i_72_n_0,
      S(1) => led_state0_carry_i_73_n_0,
      S(0) => led_state0_carry_i_74_n_0
    );
led_state0_carry_i_360: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_356_n_4,
      O => led_state0_carry_i_360_n_0
    );
led_state0_carry_i_361: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_432_n_0,
      CO(3) => led_state0_carry_i_361_n_0,
      CO(2) => led_state0_carry_i_361_n_1,
      CO(1) => led_state0_carry_i_361_n_2,
      CO(0) => led_state0_carry_i_361_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_366_n_5,
      DI(2) => led_state0_carry_i_366_n_6,
      DI(1) => led_state0_carry_i_366_n_7,
      DI(0) => led_state0_carry_i_437_n_4,
      O(3) => led_state0_carry_i_361_n_4,
      O(2) => led_state0_carry_i_361_n_5,
      O(1) => led_state0_carry_i_361_n_6,
      O(0) => led_state0_carry_i_361_n_7,
      S(3) => led_state0_carry_i_438_n_0,
      S(2) => led_state0_carry_i_439_n_0,
      S(1) => led_state0_carry_i_440_n_0,
      S(0) => led_state0_carry_i_441_n_0
    );
led_state0_carry_i_362: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_295_n_5,
      O => led_state0_carry_i_362_n_0
    );
led_state0_carry_i_363: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_295_n_6,
      O => led_state0_carry_i_363_n_0
    );
led_state0_carry_i_364: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_295_n_7,
      O => led_state0_carry_i_364_n_0
    );
led_state0_carry_i_365: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_361_n_4,
      O => led_state0_carry_i_365_n_0
    );
led_state0_carry_i_366: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_437_n_0,
      CO(3) => led_state0_carry_i_366_n_0,
      CO(2) => led_state0_carry_i_366_n_1,
      CO(1) => led_state0_carry_i_366_n_2,
      CO(0) => led_state0_carry_i_366_n_3,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_255_n_5\,
      DI(2) => \led_state0_carry__0_i_255_n_6\,
      DI(1) => \led_state0_carry__0_i_255_n_7\,
      DI(0) => led_state0_carry_i_442_n_4,
      O(3) => led_state0_carry_i_366_n_4,
      O(2) => led_state0_carry_i_366_n_5,
      O(1) => led_state0_carry_i_366_n_6,
      O(0) => led_state0_carry_i_366_n_7,
      S(3) => led_state0_carry_i_443_n_0,
      S(2) => led_state0_carry_i_444_n_0,
      S(1) => led_state0_carry_i_445_n_0,
      S(0) => led_state0_carry_i_446_n_0
    );
led_state0_carry_i_367: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_246_n_5\,
      O => led_state0_carry_i_367_n_0
    );
led_state0_carry_i_368: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_246_n_6\,
      O => led_state0_carry_i_368_n_0
    );
led_state0_carry_i_369: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_246_n_7\,
      O => led_state0_carry_i_369_n_0
    );
led_state0_carry_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_35_n_7,
      O => led_state0_carry_i_37_n_0
    );
led_state0_carry_i_370: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_366_n_4,
      O => led_state0_carry_i_370_n_0
    );
led_state0_carry_i_371: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_447_n_0,
      CO(3) => led_state0_carry_i_371_n_0,
      CO(2) => led_state0_carry_i_371_n_1,
      CO(1) => led_state0_carry_i_371_n_2,
      CO(0) => led_state0_carry_i_371_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_372_n_5,
      DI(2) => led_state0_carry_i_372_n_6,
      DI(1) => led_state0_carry_i_372_n_7,
      DI(0) => led_state0_carry_i_448_n_4,
      O(3) => led_state0_carry_i_371_n_4,
      O(2) => led_state0_carry_i_371_n_5,
      O(1) => led_state0_carry_i_371_n_6,
      O(0) => led_state0_carry_i_371_n_7,
      S(3) => led_state0_carry_i_449_n_0,
      S(2) => led_state0_carry_i_450_n_0,
      S(1) => led_state0_carry_i_451_n_0,
      S(0) => led_state0_carry_i_452_n_0
    );
led_state0_carry_i_372: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_448_n_0,
      CO(3) => led_state0_carry_i_372_n_0,
      CO(2) => led_state0_carry_i_372_n_1,
      CO(1) => led_state0_carry_i_372_n_2,
      CO(0) => led_state0_carry_i_372_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_330_n_5,
      DI(2) => led_state0_carry_i_330_n_6,
      DI(1) => led_state0_carry_i_330_n_7,
      DI(0) => led_state0_carry_i_401_n_4,
      O(3) => led_state0_carry_i_372_n_4,
      O(2) => led_state0_carry_i_372_n_5,
      O(1) => led_state0_carry_i_372_n_6,
      O(0) => led_state0_carry_i_372_n_7,
      S(3) => led_state0_carry_i_453_n_0,
      S(2) => led_state0_carry_i_454_n_0,
      S(1) => led_state0_carry_i_455_n_0,
      S(0) => led_state0_carry_i_456_n_0
    );
led_state0_carry_i_373: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_301_n_5,
      O => led_state0_carry_i_373_n_0
    );
led_state0_carry_i_374: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_301_n_6,
      O => led_state0_carry_i_374_n_0
    );
led_state0_carry_i_375: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_301_n_7,
      O => led_state0_carry_i_375_n_0
    );
led_state0_carry_i_376: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_372_n_4,
      O => led_state0_carry_i_376_n_0
    );
led_state0_carry_i_377: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_264_n_5,
      O => led_state0_carry_i_377_n_0
    );
led_state0_carry_i_378: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_264_n_6,
      O => led_state0_carry_i_378_n_0
    );
led_state0_carry_i_379: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_264_n_7,
      O => led_state0_carry_i_379_n_0
    );
led_state0_carry_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__5_n_0\,
      I3 => led_state0_carry_i_36_n_4,
      O => led_state0_carry_i_38_n_0
    );
led_state0_carry_i_380: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_330_n_4,
      O => led_state0_carry_i_380_n_0
    );
led_state0_carry_i_381: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_457_n_0,
      CO(3) => led_state0_carry_i_381_n_0,
      CO(2) => led_state0_carry_i_381_n_1,
      CO(1) => led_state0_carry_i_381_n_2,
      CO(0) => led_state0_carry_i_381_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_382_n_5,
      DI(2) => led_state0_carry_i_382_n_6,
      DI(1) => led_state0_carry_i_382_n_7,
      DI(0) => led_state0_carry_i_458_n_4,
      O(3) => led_state0_carry_i_381_n_4,
      O(2) => led_state0_carry_i_381_n_5,
      O(1) => led_state0_carry_i_381_n_6,
      O(0) => led_state0_carry_i_381_n_7,
      S(3) => led_state0_carry_i_459_n_0,
      S(2) => led_state0_carry_i_460_n_0,
      S(1) => led_state0_carry_i_461_n_0,
      S(0) => led_state0_carry_i_462_n_0
    );
led_state0_carry_i_382: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_458_n_0,
      CO(3) => led_state0_carry_i_382_n_0,
      CO(2) => led_state0_carry_i_382_n_1,
      CO(1) => led_state0_carry_i_382_n_2,
      CO(0) => led_state0_carry_i_382_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_371_n_5,
      DI(2) => led_state0_carry_i_371_n_6,
      DI(1) => led_state0_carry_i_371_n_7,
      DI(0) => led_state0_carry_i_447_n_4,
      O(3) => led_state0_carry_i_382_n_4,
      O(2) => led_state0_carry_i_382_n_5,
      O(1) => led_state0_carry_i_382_n_6,
      O(0) => led_state0_carry_i_382_n_7,
      S(3) => led_state0_carry_i_463_n_0,
      S(2) => led_state0_carry_i_464_n_0,
      S(1) => led_state0_carry_i_465_n_0,
      S(0) => led_state0_carry_i_466_n_0
    );
led_state0_carry_i_383: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_311_n_5,
      O => led_state0_carry_i_383_n_0
    );
led_state0_carry_i_384: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_311_n_6,
      O => led_state0_carry_i_384_n_0
    );
led_state0_carry_i_385: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_311_n_7,
      O => led_state0_carry_i_385_n_0
    );
led_state0_carry_i_386: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_382_n_4,
      O => led_state0_carry_i_386_n_0
    );
led_state0_carry_i_387: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_300_n_5,
      O => led_state0_carry_i_387_n_0
    );
led_state0_carry_i_388: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_300_n_6,
      O => led_state0_carry_i_388_n_0
    );
led_state0_carry_i_389: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_300_n_7,
      O => led_state0_carry_i_389_n_0
    );
led_state0_carry_i_39: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_75_n_0,
      CO(3) => led_state0_carry_i_39_n_0,
      CO(2) => led_state0_carry_i_39_n_1,
      CO(1) => led_state0_carry_i_39_n_2,
      CO(0) => led_state0_carry_i_39_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_41_n_5,
      DI(2) => led_state0_carry_i_41_n_6,
      DI(1) => led_state0_carry_i_41_n_7,
      DI(0) => led_state0_carry_i_76_n_4,
      O(3) => led_state0_carry_i_39_n_4,
      O(2) => led_state0_carry_i_39_n_5,
      O(1) => led_state0_carry_i_39_n_6,
      O(0) => led_state0_carry_i_39_n_7,
      S(3) => led_state0_carry_i_77_n_0,
      S(2) => led_state0_carry_i_78_n_0,
      S(1) => led_state0_carry_i_79_n_0,
      S(0) => led_state0_carry_i_80_n_0
    );
led_state0_carry_i_390: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_371_n_4,
      O => led_state0_carry_i_390_n_0
    );
led_state0_carry_i_391: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_467_n_0,
      CO(3) => led_state0_carry_i_391_n_0,
      CO(2) => led_state0_carry_i_391_n_1,
      CO(1) => led_state0_carry_i_391_n_2,
      CO(0) => led_state0_carry_i_391_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_396_n_4,
      DI(2) => led_state0_carry_i_396_n_5,
      DI(1) => led_state0_carry_i_396_n_6,
      DI(0) => led_state0_carry_i_396_n_7,
      O(3 downto 0) => NLW_led_state0_carry_i_391_O_UNCONNECTED(3 downto 0),
      S(3) => led_state0_carry_i_468_n_0,
      S(2) => led_state0_carry_i_469_n_0,
      S(1) => led_state0_carry_i_470_n_0,
      S(0) => led_state0_carry_i_471_n_0
    );
led_state0_carry_i_392: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_341_n_5,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_325_n_4,
      O => led_state0_carry_i_392_n_0
    );
led_state0_carry_i_393: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_325_n_5,
      O => led_state0_carry_i_393_n_0
    );
led_state0_carry_i_394: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_325_n_6,
      O => led_state0_carry_i_394_n_0
    );
led_state0_carry_i_395: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_325_n_7,
      O => led_state0_carry_i_395_n_0
    );
led_state0_carry_i_396: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_472_n_0,
      CO(3) => led_state0_carry_i_396_n_0,
      CO(2) => led_state0_carry_i_396_n_1,
      CO(1) => led_state0_carry_i_396_n_2,
      CO(0) => led_state0_carry_i_396_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_381_n_5,
      DI(2) => led_state0_carry_i_381_n_6,
      DI(1) => led_state0_carry_i_381_n_7,
      DI(0) => led_state0_carry_i_457_n_4,
      O(3) => led_state0_carry_i_396_n_4,
      O(2) => led_state0_carry_i_396_n_5,
      O(1) => led_state0_carry_i_396_n_6,
      O(0) => led_state0_carry_i_396_n_7,
      S(3) => led_state0_carry_i_473_n_0,
      S(2) => led_state0_carry_i_474_n_0,
      S(1) => led_state0_carry_i_475_n_0,
      S(0) => led_state0_carry_i_476_n_0
    );
led_state0_carry_i_397: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_341_n_6,
      I2 => \pwm_period_reg_n_0_[10]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_310_n_5,
      O => led_state0_carry_i_397_n_0
    );
led_state0_carry_i_398: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_341_n_7,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_310_n_6,
      O => led_state0_carry_i_398_n_0
    );
led_state0_carry_i_399: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_412_n_4,
      I2 => \pwm_period_reg_n_0_[8]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_310_n_7,
      O => led_state0_carry_i_399_n_0
    );
led_state0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F22FF02020022"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[0]\,
      I1 => led_state20_in(0),
      I2 => led_state20_in(1),
      I3 => led_state2(1),
      I4 => \led_state3__0\,
      I5 => \pwm_duty_reg_n_0_[1]\,
      O => led_state0_carry_i_4_n_0
    );
led_state0_carry_i_40: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_41_n_0,
      CO(3 downto 2) => NLW_led_state0_carry_i_40_CO_UNCONNECTED(3 downto 2),
      CO(1) => led_state20_in(3),
      CO(0) => led_state0_carry_i_40_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => led_state20_in(4),
      DI(0) => led_state0_carry_i_34_n_4,
      O(3 downto 1) => NLW_led_state0_carry_i_40_O_UNCONNECTED(3 downto 1),
      O(0) => led_state0_carry_i_40_n_7,
      S(3 downto 2) => B"00",
      S(1) => led_state0_carry_i_81_n_0,
      S(0) => led_state0_carry_i_82_n_0
    );
led_state0_carry_i_400: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_381_n_4,
      O => led_state0_carry_i_400_n_0
    );
led_state0_carry_i_401: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_401_n_0,
      CO(2) => led_state0_carry_i_401_n_1,
      CO(1) => led_state0_carry_i_401_n_2,
      CO(0) => led_state0_carry_i_401_n_3,
      CYINIT => led_state20_in(7),
      DI(3) => led_state0_carry_i_402_n_5,
      DI(2) => led_state0_carry_i_402_n_6,
      DI(1) => led_state30_in(6),
      DI(0) => '0',
      O(3) => led_state0_carry_i_401_n_4,
      O(2) => led_state0_carry_i_401_n_5,
      O(1) => led_state0_carry_i_401_n_6,
      O(0) => NLW_led_state0_carry_i_401_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_478_n_0,
      S(2) => led_state0_carry_i_479_n_0,
      S(1) => led_state0_carry_i_480_n_0,
      S(0) => '1'
    );
led_state0_carry_i_402: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_402_n_0,
      CO(2) => led_state0_carry_i_402_n_1,
      CO(1) => led_state0_carry_i_402_n_2,
      CO(0) => led_state0_carry_i_402_n_3,
      CYINIT => led_state20_in(8),
      DI(3) => led_state0_carry_i_407_n_5,
      DI(2) => led_state0_carry_i_407_n_6,
      DI(1) => led_state30_in(7),
      DI(0) => '0',
      O(3) => led_state0_carry_i_402_n_4,
      O(2) => led_state0_carry_i_402_n_5,
      O(1) => led_state0_carry_i_402_n_6,
      O(0) => NLW_led_state0_carry_i_402_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_482_n_0,
      S(2) => led_state0_carry_i_483_n_0,
      S(1) => led_state0_carry_i_484_n_0,
      S(0) => '1'
    );
led_state0_carry_i_403: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_331_n_5,
      O => led_state0_carry_i_403_n_0
    );
led_state0_carry_i_404: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_331_n_6,
      O => led_state0_carry_i_404_n_0
    );
led_state0_carry_i_405: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_331_n_7,
      O => led_state0_carry_i_405_n_0
    );
led_state0_carry_i_406: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_402_n_4,
      O => led_state0_carry_i_406_n_0
    );
led_state0_carry_i_407: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_407_n_0,
      CO(2) => led_state0_carry_i_407_n_1,
      CO(1) => led_state0_carry_i_407_n_2,
      CO(0) => led_state0_carry_i_407_n_3,
      CYINIT => led_state20_in(9),
      DI(3) => led_state0_carry_i_413_n_5,
      DI(2) => led_state0_carry_i_413_n_6,
      DI(1) => led_state30_in(8),
      DI(0) => '0',
      O(3) => led_state0_carry_i_407_n_4,
      O(2) => led_state0_carry_i_407_n_5,
      O(1) => led_state0_carry_i_407_n_6,
      O(0) => NLW_led_state0_carry_i_407_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_487_n_0,
      S(2) => led_state0_carry_i_488_n_0,
      S(1) => led_state0_carry_i_489_n_0,
      S(0) => '1'
    );
led_state0_carry_i_408: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_336_n_5,
      O => led_state0_carry_i_408_n_0
    );
led_state0_carry_i_409: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_336_n_6,
      O => led_state0_carry_i_409_n_0
    );
led_state0_carry_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_76_n_0,
      CO(3) => led_state0_carry_i_41_n_0,
      CO(2) => led_state0_carry_i_41_n_1,
      CO(1) => led_state0_carry_i_41_n_2,
      CO(0) => led_state0_carry_i_41_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_34_n_5,
      DI(2) => led_state0_carry_i_34_n_6,
      DI(1) => led_state0_carry_i_34_n_7,
      DI(0) => led_state0_carry_i_63_n_4,
      O(3) => led_state0_carry_i_41_n_4,
      O(2) => led_state0_carry_i_41_n_5,
      O(1) => led_state0_carry_i_41_n_6,
      O(0) => led_state0_carry_i_41_n_7,
      S(3) => led_state0_carry_i_83_n_0,
      S(2) => led_state0_carry_i_84_n_0,
      S(1) => led_state0_carry_i_85_n_0,
      S(0) => led_state0_carry_i_86_n_0
    );
led_state0_carry_i_410: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_336_n_7,
      O => led_state0_carry_i_410_n_0
    );
led_state0_carry_i_411: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_407_n_4,
      O => led_state0_carry_i_411_n_0
    );
led_state0_carry_i_412: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_485_n_0,
      CO(3) => led_state0_carry_i_412_n_0,
      CO(2) => led_state0_carry_i_412_n_1,
      CO(1) => led_state0_carry_i_412_n_2,
      CO(0) => led_state0_carry_i_412_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => led_state0_carry_i_412_n_4,
      O(2) => led_state0_carry_i_412_n_5,
      O(1) => led_state0_carry_i_412_n_6,
      O(0) => led_state0_carry_i_412_n_7,
      S(3) => led_state0_carry_i_490_n_0,
      S(2) => led_state0_carry_i_491_n_0,
      S(1) => led_state0_carry_i_492_n_0,
      S(0) => led_state0_carry_i_493_n_0
    );
led_state0_carry_i_413: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_413_n_0,
      CO(2) => led_state0_carry_i_413_n_1,
      CO(1) => led_state0_carry_i_413_n_2,
      CO(0) => led_state0_carry_i_413_n_3,
      CYINIT => led_state20_in(10),
      DI(3) => led_state0_carry_i_422_n_5,
      DI(2) => led_state0_carry_i_422_n_6,
      DI(1) => led_state30_in(9),
      DI(0) => '0',
      O(3) => led_state0_carry_i_413_n_4,
      O(2) => led_state0_carry_i_413_n_5,
      O(1) => led_state0_carry_i_413_n_6,
      O(0) => NLW_led_state0_carry_i_413_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_495_n_0,
      S(2) => led_state0_carry_i_496_n_0,
      S(1) => led_state0_carry_i_497_n_0,
      S(0) => '1'
    );
led_state0_carry_i_414: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_342_n_5,
      O => led_state0_carry_i_414_n_0
    );
led_state0_carry_i_415: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_342_n_6,
      O => led_state0_carry_i_415_n_0
    );
led_state0_carry_i_416: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_342_n_7,
      O => led_state0_carry_i_416_n_0
    );
led_state0_carry_i_417: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_413_n_4,
      O => led_state0_carry_i_417_n_0
    );
led_state0_carry_i_418: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[12]\,
      O => led_state0_carry_i_418_n_0
    );
led_state0_carry_i_419: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[11]\,
      O => led_state0_carry_i_419_n_0
    );
led_state0_carry_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_40_n_7,
      O => led_state0_carry_i_42_n_0
    );
led_state0_carry_i_420: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[10]\,
      O => led_state0_carry_i_420_n_0
    );
led_state0_carry_i_421: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[9]\,
      O => led_state0_carry_i_421_n_0
    );
led_state0_carry_i_422: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_422_n_0,
      CO(2) => led_state0_carry_i_422_n_1,
      CO(1) => led_state0_carry_i_422_n_2,
      CO(0) => led_state0_carry_i_422_n_3,
      CYINIT => led_state20_in(11),
      DI(3) => led_state0_carry_i_427_n_5,
      DI(2) => led_state0_carry_i_427_n_6,
      DI(1) => led_state30_in(10),
      DI(0) => '0',
      O(3) => led_state0_carry_i_422_n_4,
      O(2) => led_state0_carry_i_422_n_5,
      O(1) => led_state0_carry_i_422_n_6,
      O(0) => NLW_led_state0_carry_i_422_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_499_n_0,
      S(2) => led_state0_carry_i_500_n_0,
      S(1) => led_state0_carry_i_501_n_0,
      S(0) => '1'
    );
led_state0_carry_i_423: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_351_n_5,
      O => led_state0_carry_i_423_n_0
    );
led_state0_carry_i_424: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_351_n_6,
      O => led_state0_carry_i_424_n_0
    );
led_state0_carry_i_425: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_351_n_7,
      O => led_state0_carry_i_425_n_0
    );
led_state0_carry_i_426: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_422_n_4,
      O => led_state0_carry_i_426_n_0
    );
led_state0_carry_i_427: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_427_n_0,
      CO(2) => led_state0_carry_i_427_n_1,
      CO(1) => led_state0_carry_i_427_n_2,
      CO(0) => led_state0_carry_i_427_n_3,
      CYINIT => led_state20_in(12),
      DI(3) => led_state0_carry_i_432_n_5,
      DI(2) => led_state0_carry_i_432_n_6,
      DI(1) => led_state30_in(11),
      DI(0) => '0',
      O(3) => led_state0_carry_i_427_n_4,
      O(2) => led_state0_carry_i_427_n_5,
      O(1) => led_state0_carry_i_427_n_6,
      O(0) => NLW_led_state0_carry_i_427_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_503_n_0,
      S(2) => led_state0_carry_i_504_n_0,
      S(1) => led_state0_carry_i_505_n_0,
      S(0) => '1'
    );
led_state0_carry_i_428: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_356_n_5,
      O => led_state0_carry_i_428_n_0
    );
led_state0_carry_i_429: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_356_n_6,
      O => led_state0_carry_i_429_n_0
    );
led_state0_carry_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => led_state0_carry_i_41_n_4,
      O => led_state0_carry_i_43_n_0
    );
led_state0_carry_i_430: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_356_n_7,
      O => led_state0_carry_i_430_n_0
    );
led_state0_carry_i_431: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_427_n_4,
      O => led_state0_carry_i_431_n_0
    );
led_state0_carry_i_432: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_432_n_0,
      CO(2) => led_state0_carry_i_432_n_1,
      CO(1) => led_state0_carry_i_432_n_2,
      CO(0) => led_state0_carry_i_432_n_3,
      CYINIT => led_state20_in(13),
      DI(3) => led_state0_carry_i_437_n_5,
      DI(2) => led_state0_carry_i_437_n_6,
      DI(1) => led_state30_in(12),
      DI(0) => '0',
      O(3) => led_state0_carry_i_432_n_4,
      O(2) => led_state0_carry_i_432_n_5,
      O(1) => led_state0_carry_i_432_n_6,
      O(0) => NLW_led_state0_carry_i_432_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_507_n_0,
      S(2) => led_state0_carry_i_508_n_0,
      S(1) => led_state0_carry_i_509_n_0,
      S(0) => '1'
    );
led_state0_carry_i_433: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_361_n_5,
      O => led_state0_carry_i_433_n_0
    );
led_state0_carry_i_434: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_361_n_6,
      O => led_state0_carry_i_434_n_0
    );
led_state0_carry_i_435: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_361_n_7,
      O => led_state0_carry_i_435_n_0
    );
led_state0_carry_i_436: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_432_n_4,
      O => led_state0_carry_i_436_n_0
    );
led_state0_carry_i_437: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_437_n_0,
      CO(2) => led_state0_carry_i_437_n_1,
      CO(1) => led_state0_carry_i_437_n_2,
      CO(0) => led_state0_carry_i_437_n_3,
      CYINIT => led_state20_in(14),
      DI(3) => led_state0_carry_i_442_n_5,
      DI(2) => led_state0_carry_i_442_n_6,
      DI(1) => led_state30_in(13),
      DI(0) => '0',
      O(3) => led_state0_carry_i_437_n_4,
      O(2) => led_state0_carry_i_437_n_5,
      O(1) => led_state0_carry_i_437_n_6,
      O(0) => NLW_led_state0_carry_i_437_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_511_n_0,
      S(2) => led_state0_carry_i_512_n_0,
      S(1) => led_state0_carry_i_513_n_0,
      S(0) => '1'
    );
led_state0_carry_i_438: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_366_n_5,
      O => led_state0_carry_i_438_n_0
    );
led_state0_carry_i_439: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_366_n_6,
      O => led_state0_carry_i_439_n_0
    );
led_state0_carry_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_87_n_0,
      CO(3) => led_state0_carry_i_44_n_0,
      CO(2) => led_state0_carry_i_44_n_1,
      CO(1) => led_state0_carry_i_44_n_2,
      CO(0) => led_state0_carry_i_44_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_46_n_4,
      DI(2) => led_state0_carry_i_46_n_5,
      DI(1) => led_state0_carry_i_46_n_6,
      DI(0) => led_state0_carry_i_46_n_7,
      O(3 downto 0) => NLW_led_state0_carry_i_44_O_UNCONNECTED(3 downto 0),
      S(3) => led_state0_carry_i_88_n_0,
      S(2) => led_state0_carry_i_89_n_0,
      S(1) => led_state0_carry_i_90_n_0,
      S(0) => led_state0_carry_i_91_n_0
    );
led_state0_carry_i_440: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_366_n_7,
      O => led_state0_carry_i_440_n_0
    );
led_state0_carry_i_441: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_437_n_4,
      O => led_state0_carry_i_441_n_0
    );
led_state0_carry_i_442: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_442_n_0,
      CO(2) => led_state0_carry_i_442_n_1,
      CO(1) => led_state0_carry_i_442_n_2,
      CO(0) => led_state0_carry_i_442_n_3,
      CYINIT => led_state20_in(15),
      DI(3) => \led_state0_carry__0_i_295_n_5\,
      DI(2) => \led_state0_carry__0_i_295_n_6\,
      DI(1) => led_state30_in(14),
      DI(0) => '0',
      O(3) => led_state0_carry_i_442_n_4,
      O(2) => led_state0_carry_i_442_n_5,
      O(1) => led_state0_carry_i_442_n_6,
      O(0) => NLW_led_state0_carry_i_442_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_515_n_0,
      S(2) => led_state0_carry_i_516_n_0,
      S(1) => led_state0_carry_i_517_n_0,
      S(0) => '1'
    );
led_state0_carry_i_443: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_255_n_5\,
      O => led_state0_carry_i_443_n_0
    );
led_state0_carry_i_444: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_255_n_6\,
      O => led_state0_carry_i_444_n_0
    );
led_state0_carry_i_445: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => \led_state0_carry__0_i_255_n_7\,
      O => led_state0_carry_i_445_n_0
    );
led_state0_carry_i_446: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_442_n_4,
      O => led_state0_carry_i_446_n_0
    );
led_state0_carry_i_447: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_447_n_0,
      CO(2) => led_state0_carry_i_447_n_1,
      CO(1) => led_state0_carry_i_447_n_2,
      CO(0) => led_state0_carry_i_447_n_3,
      CYINIT => led_state20_in(5),
      DI(3) => led_state0_carry_i_448_n_5,
      DI(2) => led_state0_carry_i_448_n_6,
      DI(1) => led_state30_in(4),
      DI(0) => '0',
      O(3) => led_state0_carry_i_447_n_4,
      O(2) => led_state0_carry_i_447_n_5,
      O(1) => led_state0_carry_i_447_n_6,
      O(0) => NLW_led_state0_carry_i_447_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_519_n_0,
      S(2) => led_state0_carry_i_520_n_0,
      S(1) => led_state0_carry_i_521_n_0,
      S(0) => '1'
    );
led_state0_carry_i_448: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_448_n_0,
      CO(2) => led_state0_carry_i_448_n_1,
      CO(1) => led_state0_carry_i_448_n_2,
      CO(0) => led_state0_carry_i_448_n_3,
      CYINIT => led_state20_in(6),
      DI(3) => led_state0_carry_i_401_n_5,
      DI(2) => led_state0_carry_i_401_n_6,
      DI(1) => led_state30_in(5),
      DI(0) => '0',
      O(3) => led_state0_carry_i_448_n_4,
      O(2) => led_state0_carry_i_448_n_5,
      O(1) => led_state0_carry_i_448_n_6,
      O(0) => NLW_led_state0_carry_i_448_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_523_n_0,
      S(2) => led_state0_carry_i_524_n_0,
      S(1) => led_state0_carry_i_525_n_0,
      S(0) => '1'
    );
led_state0_carry_i_449: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_372_n_5,
      O => led_state0_carry_i_449_n_0
    );
led_state0_carry_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_19_n_7,
      O => led_state0_carry_i_45_n_0
    );
led_state0_carry_i_450: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_372_n_6,
      O => led_state0_carry_i_450_n_0
    );
led_state0_carry_i_451: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_372_n_7,
      O => led_state0_carry_i_451_n_0
    );
led_state0_carry_i_452: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_448_n_4,
      O => led_state0_carry_i_452_n_0
    );
led_state0_carry_i_453: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_330_n_5,
      O => led_state0_carry_i_453_n_0
    );
led_state0_carry_i_454: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_330_n_6,
      O => led_state0_carry_i_454_n_0
    );
led_state0_carry_i_455: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_330_n_7,
      O => led_state0_carry_i_455_n_0
    );
led_state0_carry_i_456: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_401_n_4,
      O => led_state0_carry_i_456_n_0
    );
led_state0_carry_i_457: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_457_n_0,
      CO(2) => led_state0_carry_i_457_n_1,
      CO(1) => led_state0_carry_i_457_n_2,
      CO(0) => led_state0_carry_i_457_n_3,
      CYINIT => led_state20_in(3),
      DI(3) => led_state0_carry_i_458_n_5,
      DI(2) => led_state0_carry_i_458_n_6,
      DI(1) => led_state30_in(2),
      DI(0) => '0',
      O(3) => led_state0_carry_i_457_n_4,
      O(2) => led_state0_carry_i_457_n_5,
      O(1) => led_state0_carry_i_457_n_6,
      O(0) => NLW_led_state0_carry_i_457_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_527_n_0,
      S(2) => led_state0_carry_i_528_n_0,
      S(1) => led_state0_carry_i_529_n_0,
      S(0) => '1'
    );
led_state0_carry_i_458: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_458_n_0,
      CO(2) => led_state0_carry_i_458_n_1,
      CO(1) => led_state0_carry_i_458_n_2,
      CO(0) => led_state0_carry_i_458_n_3,
      CYINIT => led_state20_in(4),
      DI(3) => led_state0_carry_i_447_n_5,
      DI(2) => led_state0_carry_i_447_n_6,
      DI(1) => led_state30_in(3),
      DI(0) => '0',
      O(3) => led_state0_carry_i_458_n_4,
      O(2) => led_state0_carry_i_458_n_5,
      O(1) => led_state0_carry_i_458_n_6,
      O(0) => NLW_led_state0_carry_i_458_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_531_n_0,
      S(2) => led_state0_carry_i_532_n_0,
      S(1) => led_state0_carry_i_533_n_0,
      S(0) => '1'
    );
led_state0_carry_i_459: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_382_n_5,
      O => led_state0_carry_i_459_n_0
    );
led_state0_carry_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_92_n_0,
      CO(3) => led_state0_carry_i_46_n_0,
      CO(2) => led_state0_carry_i_46_n_1,
      CO(1) => led_state0_carry_i_46_n_2,
      CO(0) => led_state0_carry_i_46_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_39_n_5,
      DI(2) => led_state0_carry_i_39_n_6,
      DI(1) => led_state0_carry_i_39_n_7,
      DI(0) => led_state0_carry_i_75_n_4,
      O(3) => led_state0_carry_i_46_n_4,
      O(2) => led_state0_carry_i_46_n_5,
      O(1) => led_state0_carry_i_46_n_6,
      O(0) => led_state0_carry_i_46_n_7,
      S(3) => led_state0_carry_i_93_n_0,
      S(2) => led_state0_carry_i_94_n_0,
      S(1) => led_state0_carry_i_95_n_0,
      S(0) => led_state0_carry_i_96_n_0
    );
led_state0_carry_i_460: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_382_n_6,
      O => led_state0_carry_i_460_n_0
    );
led_state0_carry_i_461: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_382_n_7,
      O => led_state0_carry_i_461_n_0
    );
led_state0_carry_i_462: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_458_n_4,
      O => led_state0_carry_i_462_n_0
    );
led_state0_carry_i_463: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_371_n_5,
      O => led_state0_carry_i_463_n_0
    );
led_state0_carry_i_464: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_371_n_6,
      O => led_state0_carry_i_464_n_0
    );
led_state0_carry_i_465: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_371_n_7,
      O => led_state0_carry_i_465_n_0
    );
led_state0_carry_i_466: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_447_n_4,
      O => led_state0_carry_i_466_n_0
    );
led_state0_carry_i_467: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_467_n_0,
      CO(2) => led_state0_carry_i_467_n_1,
      CO(1) => led_state0_carry_i_467_n_2,
      CO(0) => led_state0_carry_i_467_n_3,
      CYINIT => led_state20_in(1),
      DI(3) => led_state0_carry_i_472_n_4,
      DI(2) => led_state0_carry_i_472_n_5,
      DI(1) => led_state0_carry_i_472_n_6,
      DI(0) => led_state30_in(0),
      O(3 downto 0) => NLW_led_state0_carry_i_467_O_UNCONNECTED(3 downto 0),
      S(3) => led_state0_carry_i_535_n_0,
      S(2) => led_state0_carry_i_536_n_0,
      S(1) => led_state0_carry_i_537_n_0,
      S(0) => led_state0_carry_i_538_n_0
    );
led_state0_carry_i_468: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_412_n_5,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_396_n_4,
      O => led_state0_carry_i_468_n_0
    );
led_state0_carry_i_469: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_396_n_5,
      O => led_state0_carry_i_469_n_0
    );
led_state0_carry_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_16_n_7,
      O => led_state0_carry_i_47_n_0
    );
led_state0_carry_i_470: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_396_n_6,
      O => led_state0_carry_i_470_n_0
    );
led_state0_carry_i_471: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_396_n_7,
      O => led_state0_carry_i_471_n_0
    );
led_state0_carry_i_472: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_472_n_0,
      CO(2) => led_state0_carry_i_472_n_1,
      CO(1) => led_state0_carry_i_472_n_2,
      CO(0) => led_state0_carry_i_472_n_3,
      CYINIT => led_state20_in(2),
      DI(3) => led_state0_carry_i_457_n_5,
      DI(2) => led_state0_carry_i_457_n_6,
      DI(1) => led_state30_in(1),
      DI(0) => '0',
      O(3) => led_state0_carry_i_472_n_4,
      O(2) => led_state0_carry_i_472_n_5,
      O(1) => led_state0_carry_i_472_n_6,
      O(0) => NLW_led_state0_carry_i_472_O_UNCONNECTED(0),
      S(3) => led_state0_carry_i_540_n_0,
      S(2) => led_state0_carry_i_541_n_0,
      S(1) => led_state0_carry_i_542_n_0,
      S(0) => '1'
    );
led_state0_carry_i_473: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_412_n_6,
      I2 => \pwm_period_reg_n_0_[6]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_381_n_5,
      O => led_state0_carry_i_473_n_0
    );
led_state0_carry_i_474: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_412_n_7,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_381_n_6,
      O => led_state0_carry_i_474_n_0
    );
led_state0_carry_i_475: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_485_n_4,
      I2 => \pwm_period_reg_n_0_[4]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_381_n_7,
      O => led_state0_carry_i_475_n_0
    );
led_state0_carry_i_476: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_457_n_4,
      O => led_state0_carry_i_476_n_0
    );
led_state0_carry_i_477: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(6),
      I1 => pwm_current_count_reg(6),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(6)
    );
led_state0_carry_i_478: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_402_n_5,
      O => led_state0_carry_i_478_n_0
    );
led_state0_carry_i_479: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_402_n_6,
      O => led_state0_carry_i_479_n_0
    );
led_state0_carry_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => led_state0_carry_i_39_n_4,
      O => led_state0_carry_i_48_n_0
    );
led_state0_carry_i_480: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(7),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(6),
      I4 => led_state4(6),
      O => led_state0_carry_i_480_n_0
    );
led_state0_carry_i_481: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(7),
      I1 => pwm_current_count_reg(7),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(7)
    );
led_state0_carry_i_482: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_407_n_5,
      O => led_state0_carry_i_482_n_0
    );
led_state0_carry_i_483: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_407_n_6,
      O => led_state0_carry_i_483_n_0
    );
led_state0_carry_i_484: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(8),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(7),
      I4 => led_state4(7),
      O => led_state0_carry_i_484_n_0
    );
led_state0_carry_i_485: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_485_n_0,
      CO(2) => led_state0_carry_i_485_n_1,
      CO(1) => led_state0_carry_i_485_n_2,
      CO(0) => led_state0_carry_i_485_n_3,
      CYINIT => led_state0_carry_i_544_n_0,
      DI(3 downto 0) => B"0000",
      O(3) => led_state0_carry_i_485_n_4,
      O(2) => led_state0_carry_i_485_n_5,
      O(1) => led_state0_carry_i_485_n_6,
      O(0) => led_state0_carry_i_485_n_7,
      S(3) => led_state0_carry_i_545_n_0,
      S(2) => led_state0_carry_i_546_n_0,
      S(1) => led_state0_carry_i_547_n_0,
      S(0) => led_state0_carry_i_548_n_0
    );
led_state0_carry_i_486: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(8),
      I1 => pwm_current_count_reg(8),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(8)
    );
led_state0_carry_i_487: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_413_n_5,
      O => led_state0_carry_i_487_n_0
    );
led_state0_carry_i_488: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(9),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_413_n_6,
      O => led_state0_carry_i_488_n_0
    );
led_state0_carry_i_489: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(9),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(8),
      I4 => led_state4(8),
      O => led_state0_carry_i_489_n_0
    );
led_state0_carry_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_97_n_0,
      CO(3) => led_state0_carry_i_49_n_0,
      CO(2) => led_state0_carry_i_49_n_1,
      CO(1) => led_state0_carry_i_49_n_2,
      CO(0) => led_state0_carry_i_49_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_50_n_5,
      DI(2) => led_state0_carry_i_50_n_6,
      DI(1) => led_state0_carry_i_50_n_7,
      DI(0) => led_state0_carry_i_98_n_4,
      O(3) => led_state0_carry_i_49_n_4,
      O(2) => led_state0_carry_i_49_n_5,
      O(1) => led_state0_carry_i_49_n_6,
      O(0) => led_state0_carry_i_49_n_7,
      S(3) => led_state0_carry_i_99_n_0,
      S(2) => led_state0_carry_i_100_n_0,
      S(1) => led_state0_carry_i_101_n_0,
      S(0) => led_state0_carry_i_102_n_0
    );
led_state0_carry_i_490: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[8]\,
      O => led_state0_carry_i_490_n_0
    );
led_state0_carry_i_491: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[7]\,
      O => led_state0_carry_i_491_n_0
    );
led_state0_carry_i_492: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[6]\,
      O => led_state0_carry_i_492_n_0
    );
led_state0_carry_i_493: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[5]\,
      O => led_state0_carry_i_493_n_0
    );
led_state0_carry_i_494: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(9),
      I1 => pwm_current_count_reg(9),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(9)
    );
led_state0_carry_i_495: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_422_n_5,
      O => led_state0_carry_i_495_n_0
    );
led_state0_carry_i_496: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(10),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_422_n_6,
      O => led_state0_carry_i_496_n_0
    );
led_state0_carry_i_497: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(10),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(9),
      I4 => led_state4(9),
      O => led_state0_carry_i_497_n_0
    );
led_state0_carry_i_498: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(10),
      I1 => pwm_current_count_reg(10),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(10)
    );
led_state0_carry_i_499: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_427_n_5,
      O => led_state0_carry_i_499_n_0
    );
led_state0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[6]\,
      I1 => led_state20_in(6),
      I2 => led_state2(6),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[7]\,
      I5 => \led_state1__95\(7),
      O => led_state0_carry_i_5_n_0
    );
led_state0_carry_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_98_n_0,
      CO(3) => led_state0_carry_i_50_n_0,
      CO(2) => led_state0_carry_i_50_n_1,
      CO(1) => led_state0_carry_i_50_n_2,
      CO(0) => led_state0_carry_i_50_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_57_n_5,
      DI(2) => led_state0_carry_i_57_n_6,
      DI(1) => led_state0_carry_i_57_n_7,
      DI(0) => led_state0_carry_i_103_n_4,
      O(3) => led_state0_carry_i_50_n_4,
      O(2) => led_state0_carry_i_50_n_5,
      O(1) => led_state0_carry_i_50_n_6,
      O(0) => led_state0_carry_i_50_n_7,
      S(3) => led_state0_carry_i_104_n_0,
      S(2) => led_state0_carry_i_105_n_0,
      S(1) => led_state0_carry_i_106_n_0,
      S(0) => led_state0_carry_i_107_n_0
    );
led_state0_carry_i_500: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(11),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_427_n_6,
      O => led_state0_carry_i_500_n_0
    );
led_state0_carry_i_501: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(11),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(10),
      I4 => led_state4(10),
      O => led_state0_carry_i_501_n_0
    );
led_state0_carry_i_502: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(11),
      I1 => pwm_current_count_reg(11),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(11)
    );
led_state0_carry_i_503: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_432_n_5,
      O => led_state0_carry_i_503_n_0
    );
led_state0_carry_i_504: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(12),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_432_n_6,
      O => led_state0_carry_i_504_n_0
    );
led_state0_carry_i_505: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(12),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(11),
      I4 => led_state4(11),
      O => led_state0_carry_i_505_n_0
    );
led_state0_carry_i_506: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(12),
      I1 => pwm_current_count_reg(12),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(12)
    );
led_state0_carry_i_507: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_437_n_5,
      O => led_state0_carry_i_507_n_0
    );
led_state0_carry_i_508: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(13),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_437_n_6,
      O => led_state0_carry_i_508_n_0
    );
led_state0_carry_i_509: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(13),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(12),
      I4 => led_state4(12),
      O => led_state0_carry_i_509_n_0
    );
led_state0_carry_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_26_n_5,
      O => led_state0_carry_i_51_n_0
    );
led_state0_carry_i_510: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(13),
      I1 => pwm_current_count_reg(13),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(13)
    );
led_state0_carry_i_511: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_442_n_5,
      O => led_state0_carry_i_511_n_0
    );
led_state0_carry_i_512: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(14),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__3_n_0\,
      I4 => led_state0_carry_i_442_n_6,
      O => led_state0_carry_i_512_n_0
    );
led_state0_carry_i_513: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(14),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(13),
      I4 => led_state4(13),
      O => led_state0_carry_i_513_n_0
    );
led_state0_carry_i_514: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(14),
      I1 => pwm_current_count_reg(14),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(14)
    );
led_state0_carry_i_515: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_295_n_5\,
      O => led_state0_carry_i_515_n_0
    );
led_state0_carry_i_516: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(15),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__2_n_0\,
      I4 => \led_state0_carry__0_i_295_n_6\,
      O => led_state0_carry_i_516_n_0
    );
led_state0_carry_i_517: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(15),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(14),
      I4 => led_state4(14),
      O => led_state0_carry_i_517_n_0
    );
led_state0_carry_i_518: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(4),
      I1 => pwm_current_count_reg(4),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(4)
    );
led_state0_carry_i_519: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_448_n_5,
      O => led_state0_carry_i_519_n_0
    );
led_state0_carry_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_26_n_6,
      O => led_state0_carry_i_52_n_0
    );
led_state0_carry_i_520: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_448_n_6,
      O => led_state0_carry_i_520_n_0
    );
led_state0_carry_i_521: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(5),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(4),
      I4 => led_state4(4),
      O => led_state0_carry_i_521_n_0
    );
led_state0_carry_i_522: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(5),
      I1 => pwm_current_count_reg(5),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(5)
    );
led_state0_carry_i_523: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_401_n_5,
      O => led_state0_carry_i_523_n_0
    );
led_state0_carry_i_524: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_401_n_6,
      O => led_state0_carry_i_524_n_0
    );
led_state0_carry_i_525: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(6),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(5),
      I4 => led_state4(5),
      O => led_state0_carry_i_525_n_0
    );
led_state0_carry_i_526: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(2),
      I1 => pwm_current_count_reg(2),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(2)
    );
led_state0_carry_i_527: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_458_n_5,
      O => led_state0_carry_i_527_n_0
    );
led_state0_carry_i_528: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_458_n_6,
      O => led_state0_carry_i_528_n_0
    );
led_state0_carry_i_529: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(3),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(2),
      I4 => led_state4(2),
      O => led_state0_carry_i_529_n_0
    );
led_state0_carry_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_26_n_7,
      O => led_state0_carry_i_53_n_0
    );
led_state0_carry_i_530: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(3),
      I1 => pwm_current_count_reg(3),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(3)
    );
led_state0_carry_i_531: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_447_n_5,
      O => led_state0_carry_i_531_n_0
    );
led_state0_carry_i_532: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_447_n_6,
      O => led_state0_carry_i_532_n_0
    );
led_state0_carry_i_533: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(4),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(3),
      I4 => led_state4(3),
      O => led_state0_carry_i_533_n_0
    );
led_state0_carry_i_534: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(0),
      O => led_state30_in(0)
    );
led_state0_carry_i_535: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_485_n_5,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_472_n_4,
      O => led_state0_carry_i_535_n_0
    );
led_state0_carry_i_536: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_472_n_5,
      O => led_state0_carry_i_536_n_0
    );
led_state0_carry_i_537: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_472_n_6,
      O => led_state0_carry_i_537_n_0
    );
led_state0_carry_i_538: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => \pwm_period_reg_n_0_[0]\,
      I2 => pwm_current_count_reg(0),
      O => led_state0_carry_i_538_n_0
    );
led_state0_carry_i_539: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => led_state4(1),
      I1 => pwm_current_count_reg(1),
      I2 => pwm_current_count_reg(31),
      O => led_state30_in(1)
    );
led_state0_carry_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_50_n_4,
      O => led_state0_carry_i_54_n_0
    );
led_state0_carry_i_540: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_485_n_6,
      I2 => \pwm_period_reg_n_0_[2]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_457_n_5,
      O => led_state0_carry_i_540_n_0
    );
led_state0_carry_i_541: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_485_n_7,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_457_n_6,
      O => led_state0_carry_i_541_n_0
    );
led_state0_carry_i_542: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396693C"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => led_state20_in(2),
      I2 => \pwm_period_reg_n_0_[0]\,
      I3 => pwm_current_count_reg(1),
      I4 => led_state4(1),
      O => led_state0_carry_i_542_n_0
    );
led_state0_carry_i_543: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_551_n_0,
      CO(3) => led_state0_carry_i_543_n_0,
      CO(2) => led_state0_carry_i_543_n_1,
      CO(1) => led_state0_carry_i_543_n_2,
      CO(0) => led_state0_carry_i_543_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state4(8 downto 5),
      S(3) => led_state0_carry_i_552_n_0,
      S(2) => led_state0_carry_i_553_n_0,
      S(1) => led_state0_carry_i_554_n_0,
      S(0) => led_state0_carry_i_555_n_0
    );
led_state0_carry_i_544: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[0]\,
      O => led_state0_carry_i_544_n_0
    );
led_state0_carry_i_545: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[4]\,
      O => led_state0_carry_i_545_n_0
    );
led_state0_carry_i_546: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[3]\,
      O => led_state0_carry_i_546_n_0
    );
led_state0_carry_i_547: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[2]\,
      O => led_state0_carry_i_547_n_0
    );
led_state0_carry_i_548: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_period_reg_n_0_[1]\,
      O => led_state0_carry_i_548_n_0
    );
led_state0_carry_i_549: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_543_n_0,
      CO(3) => led_state0_carry_i_549_n_0,
      CO(2) => led_state0_carry_i_549_n_1,
      CO(1) => led_state0_carry_i_549_n_2,
      CO(0) => led_state0_carry_i_549_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state4(12 downto 9),
      S(3) => led_state0_carry_i_556_n_0,
      S(2) => led_state0_carry_i_557_n_0,
      S(1) => led_state0_carry_i_558_n_0,
      S(0) => led_state0_carry_i_559_n_0
    );
led_state0_carry_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => \led_state0_carry__0_i_17_n_7\,
      O => led_state0_carry_i_55_n_0
    );
led_state0_carry_i_550: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_549_n_0,
      CO(3) => led_state0_carry_i_550_n_0,
      CO(2) => led_state0_carry_i_550_n_1,
      CO(1) => led_state0_carry_i_550_n_2,
      CO(0) => led_state0_carry_i_550_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state4(16 downto 13),
      S(3) => led_state0_carry_i_560_n_0,
      S(2) => led_state0_carry_i_561_n_0,
      S(1) => led_state0_carry_i_562_n_0,
      S(0) => led_state0_carry_i_563_n_0
    );
led_state0_carry_i_551: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => led_state0_carry_i_551_n_0,
      CO(2) => led_state0_carry_i_551_n_1,
      CO(1) => led_state0_carry_i_551_n_2,
      CO(0) => led_state0_carry_i_551_n_3,
      CYINIT => led_state0_carry_i_564_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => led_state4(4 downto 1),
      S(3) => led_state0_carry_i_565_n_0,
      S(2) => led_state0_carry_i_566_n_0,
      S(1) => led_state0_carry_i_567_n_0,
      S(0) => led_state0_carry_i_568_n_0
    );
led_state0_carry_i_552: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(8),
      O => led_state0_carry_i_552_n_0
    );
led_state0_carry_i_553: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(7),
      O => led_state0_carry_i_553_n_0
    );
led_state0_carry_i_554: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(6),
      O => led_state0_carry_i_554_n_0
    );
led_state0_carry_i_555: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(5),
      O => led_state0_carry_i_555_n_0
    );
led_state0_carry_i_556: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(12),
      O => led_state0_carry_i_556_n_0
    );
led_state0_carry_i_557: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(11),
      O => led_state0_carry_i_557_n_0
    );
led_state0_carry_i_558: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(10),
      O => led_state0_carry_i_558_n_0
    );
led_state0_carry_i_559: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(9),
      O => led_state0_carry_i_559_n_0
    );
led_state0_carry_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__5_n_0\,
      I3 => \led_state0_carry__0_i_42_n_4\,
      O => led_state0_carry_i_56_n_0
    );
led_state0_carry_i_560: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(16),
      O => led_state0_carry_i_560_n_0
    );
led_state0_carry_i_561: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(15),
      O => led_state0_carry_i_561_n_0
    );
led_state0_carry_i_562: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(14),
      O => led_state0_carry_i_562_n_0
    );
led_state0_carry_i_563: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(13),
      O => led_state0_carry_i_563_n_0
    );
led_state0_carry_i_564: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(0),
      O => led_state0_carry_i_564_n_0
    );
led_state0_carry_i_565: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(4),
      O => led_state0_carry_i_565_n_0
    );
led_state0_carry_i_566: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(3),
      O => led_state0_carry_i_566_n_0
    );
led_state0_carry_i_567: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(2),
      O => led_state0_carry_i_567_n_0
    );
led_state0_carry_i_568: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_current_count_reg(1),
      O => led_state0_carry_i_568_n_0
    );
led_state0_carry_i_57: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_103_n_0,
      CO(3) => led_state0_carry_i_57_n_0,
      CO(2) => led_state0_carry_i_57_n_1,
      CO(1) => led_state0_carry_i_57_n_2,
      CO(0) => led_state0_carry_i_57_n_3,
      CYINIT => '0',
      DI(3) => \led_state0_carry__0_i_84_n_5\,
      DI(2) => \led_state0_carry__0_i_84_n_6\,
      DI(1) => \led_state0_carry__0_i_84_n_7\,
      DI(0) => led_state0_carry_i_109_n_4,
      O(3) => led_state0_carry_i_57_n_4,
      O(2) => led_state0_carry_i_57_n_5,
      O(1) => led_state0_carry_i_57_n_6,
      O(0) => led_state0_carry_i_57_n_7,
      S(3) => led_state0_carry_i_110_n_0,
      S(2) => led_state0_carry_i_111_n_0,
      S(1) => led_state0_carry_i_112_n_0,
      S(0) => led_state0_carry_i_113_n_0
    );
led_state0_carry_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_42_n_5\,
      O => led_state0_carry_i_58_n_0
    );
led_state0_carry_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => \led_state0_carry__0_i_42_n_6\,
      O => led_state0_carry_i_59_n_0
    );
led_state0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[4]\,
      I1 => led_state20_in(4),
      I2 => led_state2(4),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[5]\,
      I5 => \led_state1__95\(5),
      O => led_state0_carry_i_6_n_0
    );
led_state0_carry_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => \led_state0_carry__0_i_42_n_7\,
      O => led_state0_carry_i_60_n_0
    );
led_state0_carry_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(8),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__4_n_0\,
      I4 => led_state0_carry_i_57_n_4,
      O => led_state0_carry_i_61_n_0
    );
led_state0_carry_i_62: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_108_n_0,
      CO(3 downto 2) => NLW_led_state0_carry_i_62_CO_UNCONNECTED(3 downto 2),
      CO(1) => led_state0_carry_i_62_n_2,
      CO(0) => led_state0_carry_i_62_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_led_state0_carry_i_62_O_UNCONNECTED(3),
      O(2) => led_state0_carry_i_62_n_5,
      O(1) => led_state0_carry_i_62_n_6,
      O(0) => led_state0_carry_i_62_n_7,
      S(3) => '0',
      S(2) => led_state0_carry_i_114_n_0,
      S(1) => led_state0_carry_i_115_n_0,
      S(0) => led_state0_carry_i_116_n_0
    );
led_state0_carry_i_63: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_117_n_0,
      CO(3) => led_state0_carry_i_63_n_0,
      CO(2) => led_state0_carry_i_63_n_1,
      CO(1) => led_state0_carry_i_63_n_2,
      CO(0) => led_state0_carry_i_63_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_64_n_5,
      DI(2) => led_state0_carry_i_64_n_6,
      DI(1) => led_state0_carry_i_64_n_7,
      DI(0) => led_state0_carry_i_118_n_4,
      O(3) => led_state0_carry_i_63_n_4,
      O(2) => led_state0_carry_i_63_n_5,
      O(1) => led_state0_carry_i_63_n_6,
      O(0) => led_state0_carry_i_63_n_7,
      S(3) => led_state0_carry_i_119_n_0,
      S(2) => led_state0_carry_i_120_n_0,
      S(1) => led_state0_carry_i_121_n_0,
      S(0) => led_state0_carry_i_122_n_0
    );
led_state0_carry_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_118_n_0,
      CO(3) => led_state0_carry_i_64_n_0,
      CO(2) => led_state0_carry_i_64_n_1,
      CO(1) => led_state0_carry_i_64_n_2,
      CO(0) => led_state0_carry_i_64_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_49_n_5,
      DI(2) => led_state0_carry_i_49_n_6,
      DI(1) => led_state0_carry_i_49_n_7,
      DI(0) => led_state0_carry_i_97_n_4,
      O(3) => led_state0_carry_i_64_n_4,
      O(2) => led_state0_carry_i_64_n_5,
      O(1) => led_state0_carry_i_64_n_6,
      O(0) => led_state0_carry_i_64_n_7,
      S(3) => led_state0_carry_i_123_n_0,
      S(2) => led_state0_carry_i_124_n_0,
      S(1) => led_state0_carry_i_125_n_0,
      S(0) => led_state0_carry_i_126_n_0
    );
led_state0_carry_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_36_n_5,
      O => led_state0_carry_i_65_n_0
    );
led_state0_carry_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_36_n_6,
      O => led_state0_carry_i_66_n_0
    );
led_state0_carry_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_36_n_7,
      O => led_state0_carry_i_67_n_0
    );
led_state0_carry_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(5),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_64_n_4,
      O => led_state0_carry_i_68_n_0
    );
led_state0_carry_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_11_n_7,
      O => led_state0_carry_i_69_n_0
    );
led_state0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[2]\,
      I1 => led_state20_in(2),
      I2 => led_state2(2),
      I3 => \led_state3__0\,
      I4 => \pwm_duty_reg_n_0_[3]\,
      I5 => \led_state1__95\(3),
      O => led_state0_carry_i_7_n_0
    );
led_state0_carry_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__5_n_0\,
      I3 => led_state0_carry_i_24_n_4,
      O => led_state0_carry_i_70_n_0
    );
led_state0_carry_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_24_n_5,
      O => led_state0_carry_i_71_n_0
    );
led_state0_carry_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_24_n_6,
      O => led_state0_carry_i_72_n_0
    );
led_state0_carry_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_24_n_7,
      O => led_state0_carry_i_73_n_0
    );
led_state0_carry_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(6),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_49_n_4,
      O => led_state0_carry_i_74_n_0
    );
led_state0_carry_i_75: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_127_n_0,
      CO(3) => led_state0_carry_i_75_n_0,
      CO(2) => led_state0_carry_i_75_n_1,
      CO(1) => led_state0_carry_i_75_n_2,
      CO(0) => led_state0_carry_i_75_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_76_n_5,
      DI(2) => led_state0_carry_i_76_n_6,
      DI(1) => led_state0_carry_i_76_n_7,
      DI(0) => led_state0_carry_i_128_n_4,
      O(3) => led_state0_carry_i_75_n_4,
      O(2) => led_state0_carry_i_75_n_5,
      O(1) => led_state0_carry_i_75_n_6,
      O(0) => led_state0_carry_i_75_n_7,
      S(3) => led_state0_carry_i_129_n_0,
      S(2) => led_state0_carry_i_130_n_0,
      S(1) => led_state0_carry_i_131_n_0,
      S(0) => led_state0_carry_i_132_n_0
    );
led_state0_carry_i_76: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_128_n_0,
      CO(3) => led_state0_carry_i_76_n_0,
      CO(2) => led_state0_carry_i_76_n_1,
      CO(1) => led_state0_carry_i_76_n_2,
      CO(0) => led_state0_carry_i_76_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_63_n_5,
      DI(2) => led_state0_carry_i_63_n_6,
      DI(1) => led_state0_carry_i_63_n_7,
      DI(0) => led_state0_carry_i_117_n_4,
      O(3) => led_state0_carry_i_76_n_4,
      O(2) => led_state0_carry_i_76_n_5,
      O(1) => led_state0_carry_i_76_n_6,
      O(0) => led_state0_carry_i_76_n_7,
      S(3) => led_state0_carry_i_133_n_0,
      S(2) => led_state0_carry_i_134_n_0,
      S(1) => led_state0_carry_i_135_n_0,
      S(0) => led_state0_carry_i_136_n_0
    );
led_state0_carry_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_41_n_5,
      O => led_state0_carry_i_77_n_0
    );
led_state0_carry_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_41_n_6,
      O => led_state0_carry_i_78_n_0
    );
led_state0_carry_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_41_n_7,
      O => led_state0_carry_i_79_n_0
    );
led_state0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990900909"
    )
        port map (
      I0 => \pwm_duty_reg_n_0_[0]\,
      I1 => led_state20_in(0),
      I2 => \pwm_duty_reg_n_0_[1]\,
      I3 => led_state20_in(1),
      I4 => led_state2(1),
      I5 => \led_state3__0\,
      O => led_state0_carry_i_8_n_0
    );
led_state0_carry_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(3),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_76_n_4,
      O => led_state0_carry_i_80_n_0
    );
led_state0_carry_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_14_n_7,
      O => led_state0_carry_i_81_n_0
    );
led_state0_carry_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => led_state0_carry_i_34_n_4,
      O => led_state0_carry_i_82_n_0
    );
led_state0_carry_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_34_n_5,
      O => led_state0_carry_i_83_n_0
    );
led_state0_carry_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_34_n_6,
      O => led_state0_carry_i_84_n_0
    );
led_state0_carry_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_34_n_7,
      O => led_state0_carry_i_85_n_0
    );
led_state0_carry_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(4),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_63_n_4,
      O => led_state0_carry_i_86_n_0
    );
led_state0_carry_i_87: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_137_n_0,
      CO(3) => led_state0_carry_i_87_n_0,
      CO(2) => led_state0_carry_i_87_n_1,
      CO(1) => led_state0_carry_i_87_n_2,
      CO(0) => led_state0_carry_i_87_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_92_n_4,
      DI(2) => led_state0_carry_i_92_n_5,
      DI(1) => led_state0_carry_i_92_n_6,
      DI(0) => led_state0_carry_i_92_n_7,
      O(3 downto 0) => NLW_led_state0_carry_i_87_O_UNCONNECTED(3 downto 0),
      S(3) => led_state0_carry_i_138_n_0,
      S(2) => led_state0_carry_i_139_n_0,
      S(1) => led_state0_carry_i_140_n_0,
      S(0) => led_state0_carry_i_141_n_0
    );
led_state0_carry_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_62_n_5,
      I2 => \pwm_period_reg[31]_rep__6_n_0\,
      I3 => led_state0_carry_i_46_n_4,
      O => led_state0_carry_i_88_n_0
    );
led_state0_carry_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_46_n_5,
      O => led_state0_carry_i_89_n_0
    );
led_state0_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwm_period_reg[31]_rep__7_n_0\,
      I1 => pwm_current_count_reg(31),
      O => \led_state3__0\
    );
led_state0_carry_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_46_n_6,
      O => led_state0_carry_i_90_n_0
    );
led_state0_carry_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(1),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_46_n_7,
      O => led_state0_carry_i_91_n_0
    );
led_state0_carry_i_92: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_142_n_0,
      CO(3) => led_state0_carry_i_92_n_0,
      CO(2) => led_state0_carry_i_92_n_1,
      CO(1) => led_state0_carry_i_92_n_2,
      CO(0) => led_state0_carry_i_92_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_75_n_5,
      DI(2) => led_state0_carry_i_75_n_6,
      DI(1) => led_state0_carry_i_75_n_7,
      DI(0) => led_state0_carry_i_127_n_4,
      O(3) => led_state0_carry_i_92_n_4,
      O(2) => led_state0_carry_i_92_n_5,
      O(1) => led_state0_carry_i_92_n_6,
      O(0) => led_state0_carry_i_92_n_7,
      S(3) => led_state0_carry_i_143_n_0,
      S(2) => led_state0_carry_i_144_n_0,
      S(1) => led_state0_carry_i_145_n_0,
      S(0) => led_state0_carry_i_146_n_0
    );
led_state0_carry_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_62_n_6,
      I2 => \pwm_period_reg_n_0_[30]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_39_n_5,
      O => led_state0_carry_i_93_n_0
    );
led_state0_carry_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_62_n_7,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_39_n_6,
      O => led_state0_carry_i_94_n_0
    );
led_state0_carry_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_108_n_4,
      I2 => \pwm_period_reg_n_0_[28]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_39_n_7,
      O => led_state0_carry_i_95_n_0
    );
led_state0_carry_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(2),
      I1 => led_state0_carry_i_108_n_5,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => \pwm_period_reg[31]_rep__6_n_0\,
      I4 => led_state0_carry_i_75_n_4,
      O => led_state0_carry_i_96_n_0
    );
led_state0_carry_i_97: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_147_n_0,
      CO(3) => led_state0_carry_i_97_n_0,
      CO(2) => led_state0_carry_i_97_n_1,
      CO(1) => led_state0_carry_i_97_n_2,
      CO(0) => led_state0_carry_i_97_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_98_n_5,
      DI(2) => led_state0_carry_i_98_n_6,
      DI(1) => led_state0_carry_i_98_n_7,
      DI(0) => led_state0_carry_i_148_n_4,
      O(3) => led_state0_carry_i_97_n_4,
      O(2) => led_state0_carry_i_97_n_5,
      O(1) => led_state0_carry_i_97_n_6,
      O(0) => led_state0_carry_i_97_n_7,
      S(3) => led_state0_carry_i_149_n_0,
      S(2) => led_state0_carry_i_150_n_0,
      S(1) => led_state0_carry_i_151_n_0,
      S(0) => led_state0_carry_i_152_n_0
    );
led_state0_carry_i_98: unisim.vcomponents.CARRY4
     port map (
      CI => led_state0_carry_i_148_n_0,
      CO(3) => led_state0_carry_i_98_n_0,
      CO(2) => led_state0_carry_i_98_n_1,
      CO(1) => led_state0_carry_i_98_n_2,
      CO(0) => led_state0_carry_i_98_n_3,
      CYINIT => '0',
      DI(3) => led_state0_carry_i_103_n_5,
      DI(2) => led_state0_carry_i_103_n_6,
      DI(1) => led_state0_carry_i_103_n_7,
      DI(0) => led_state0_carry_i_153_n_4,
      O(3) => led_state0_carry_i_98_n_4,
      O(2) => led_state0_carry_i_98_n_5,
      O(1) => led_state0_carry_i_98_n_6,
      O(0) => led_state0_carry_i_98_n_7,
      S(3) => led_state0_carry_i_154_n_0,
      S(2) => led_state0_carry_i_155_n_0,
      S(1) => led_state0_carry_i_156_n_0,
      S(0) => led_state0_carry_i_157_n_0
    );
led_state0_carry_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => led_state20_in(7),
      I1 => led_state0_carry_i_108_n_6,
      I2 => \pwm_period_reg_n_0_[26]\,
      I3 => \pwm_period_reg[31]_rep__5_n_0\,
      I4 => led_state0_carry_i_50_n_5,
      O => led_state0_carry_i_99_n_0
    );
led_state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^led_signal\,
      I1 => s00_axi_wvalid,
      I2 => \led_state0_carry__2_n_0\,
      O => led_state_i_1_n_0
    );
led_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => led_state_i_1_n_0,
      Q => \^led_signal\,
      R => '0'
    );
pwm_current_count1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_current_count1_carry_n_0,
      CO(2) => pwm_current_count1_carry_n_1,
      CO(1) => pwm_current_count1_carry_n_2,
      CO(0) => pwm_current_count1_carry_n_3,
      CYINIT => '0',
      DI(3) => pwm_current_count1_carry_i_1_n_0,
      DI(2) => pwm_current_count1_carry_i_2_n_0,
      DI(1) => pwm_current_count1_carry_i_3_n_0,
      DI(0) => pwm_current_count1_carry_i_4_n_0,
      O(3 downto 0) => NLW_pwm_current_count1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_current_count1_carry_i_5_n_0,
      S(2) => pwm_current_count1_carry_i_6_n_0,
      S(1) => pwm_current_count1_carry_i_7_n_0,
      S(0) => pwm_current_count1_carry_i_8_n_0
    );
\pwm_current_count1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_current_count1_carry_n_0,
      CO(3) => \pwm_current_count1_carry__0_n_0\,
      CO(2) => \pwm_current_count1_carry__0_n_1\,
      CO(1) => \pwm_current_count1_carry__0_n_2\,
      CO(0) => \pwm_current_count1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_current_count1_carry__0_i_1_n_0\,
      DI(2) => \pwm_current_count1_carry__0_i_2_n_0\,
      DI(1) => \pwm_current_count1_carry__0_i_3_n_0\,
      DI(0) => \pwm_current_count1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_pwm_current_count1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_current_count1_carry__0_i_5_n_0\,
      S(2) => \pwm_current_count1_carry__0_i_6_n_0\,
      S(1) => \pwm_current_count1_carry__0_i_7_n_0\,
      S(0) => \pwm_current_count1_carry__0_i_8_n_0\
    );
\pwm_current_count1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(14),
      I1 => \pwm_period_reg_n_0_[14]\,
      I2 => \pwm_period_reg_n_0_[15]\,
      I3 => pwm_current_count_reg(15),
      O => \pwm_current_count1_carry__0_i_1_n_0\
    );
\pwm_current_count1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(12),
      I1 => \pwm_period_reg_n_0_[12]\,
      I2 => \pwm_period_reg_n_0_[13]\,
      I3 => pwm_current_count_reg(13),
      O => \pwm_current_count1_carry__0_i_2_n_0\
    );
\pwm_current_count1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(10),
      I1 => \pwm_period_reg_n_0_[10]\,
      I2 => \pwm_period_reg_n_0_[11]\,
      I3 => pwm_current_count_reg(11),
      O => \pwm_current_count1_carry__0_i_3_n_0\
    );
\pwm_current_count1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(8),
      I1 => \pwm_period_reg_n_0_[8]\,
      I2 => \pwm_period_reg_n_0_[9]\,
      I3 => pwm_current_count_reg(9),
      O => \pwm_current_count1_carry__0_i_4_n_0\
    );
\pwm_current_count1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(14),
      I1 => \pwm_period_reg_n_0_[14]\,
      I2 => pwm_current_count_reg(15),
      I3 => \pwm_period_reg_n_0_[15]\,
      O => \pwm_current_count1_carry__0_i_5_n_0\
    );
\pwm_current_count1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(12),
      I1 => \pwm_period_reg_n_0_[12]\,
      I2 => pwm_current_count_reg(13),
      I3 => \pwm_period_reg_n_0_[13]\,
      O => \pwm_current_count1_carry__0_i_6_n_0\
    );
\pwm_current_count1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(10),
      I1 => \pwm_period_reg_n_0_[10]\,
      I2 => pwm_current_count_reg(11),
      I3 => \pwm_period_reg_n_0_[11]\,
      O => \pwm_current_count1_carry__0_i_7_n_0\
    );
\pwm_current_count1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(8),
      I1 => \pwm_period_reg_n_0_[8]\,
      I2 => pwm_current_count_reg(9),
      I3 => \pwm_period_reg_n_0_[9]\,
      O => \pwm_current_count1_carry__0_i_8_n_0\
    );
\pwm_current_count1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_current_count1_carry__0_n_0\,
      CO(3) => \pwm_current_count1_carry__1_n_0\,
      CO(2) => \pwm_current_count1_carry__1_n_1\,
      CO(1) => \pwm_current_count1_carry__1_n_2\,
      CO(0) => \pwm_current_count1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_current_count1_carry__1_i_1_n_0\,
      DI(2) => \pwm_current_count1_carry__1_i_2_n_0\,
      DI(1) => \pwm_current_count1_carry__1_i_3_n_0\,
      DI(0) => \pwm_current_count1_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_pwm_current_count1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_current_count1_carry__1_i_5_n_0\,
      S(2) => \pwm_current_count1_carry__1_i_6_n_0\,
      S(1) => \pwm_current_count1_carry__1_i_7_n_0\,
      S(0) => \pwm_current_count1_carry__1_i_8_n_0\
    );
\pwm_current_count1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(22),
      I1 => \pwm_period_reg_n_0_[22]\,
      I2 => \pwm_period_reg_n_0_[23]\,
      I3 => pwm_current_count_reg(23),
      O => \pwm_current_count1_carry__1_i_1_n_0\
    );
\pwm_current_count1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(20),
      I1 => \pwm_period_reg_n_0_[20]\,
      I2 => \pwm_period_reg_n_0_[21]\,
      I3 => pwm_current_count_reg(21),
      O => \pwm_current_count1_carry__1_i_2_n_0\
    );
\pwm_current_count1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(18),
      I1 => \pwm_period_reg_n_0_[18]\,
      I2 => \pwm_period_reg_n_0_[19]\,
      I3 => pwm_current_count_reg(19),
      O => \pwm_current_count1_carry__1_i_3_n_0\
    );
\pwm_current_count1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(16),
      I1 => \pwm_period_reg_n_0_[16]\,
      I2 => \pwm_period_reg_n_0_[17]\,
      I3 => pwm_current_count_reg(17),
      O => \pwm_current_count1_carry__1_i_4_n_0\
    );
\pwm_current_count1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(22),
      I1 => \pwm_period_reg_n_0_[22]\,
      I2 => pwm_current_count_reg(23),
      I3 => \pwm_period_reg_n_0_[23]\,
      O => \pwm_current_count1_carry__1_i_5_n_0\
    );
\pwm_current_count1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(20),
      I1 => \pwm_period_reg_n_0_[20]\,
      I2 => pwm_current_count_reg(21),
      I3 => \pwm_period_reg_n_0_[21]\,
      O => \pwm_current_count1_carry__1_i_6_n_0\
    );
\pwm_current_count1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(18),
      I1 => \pwm_period_reg_n_0_[18]\,
      I2 => pwm_current_count_reg(19),
      I3 => \pwm_period_reg_n_0_[19]\,
      O => \pwm_current_count1_carry__1_i_7_n_0\
    );
\pwm_current_count1_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(16),
      I1 => \pwm_period_reg_n_0_[16]\,
      I2 => pwm_current_count_reg(17),
      I3 => \pwm_period_reg_n_0_[17]\,
      O => \pwm_current_count1_carry__1_i_8_n_0\
    );
\pwm_current_count1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_current_count1_carry__1_n_0\,
      CO(3) => load,
      CO(2) => \pwm_current_count1_carry__2_n_1\,
      CO(1) => \pwm_current_count1_carry__2_n_2\,
      CO(0) => \pwm_current_count1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_current_count1_carry__2_i_1_n_0\,
      DI(2) => \pwm_current_count1_carry__2_i_2_n_0\,
      DI(1) => \pwm_current_count1_carry__2_i_3_n_0\,
      DI(0) => \pwm_current_count1_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_pwm_current_count1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_current_count1_carry__2_i_5_n_0\,
      S(2) => \pwm_current_count1_carry__2_i_6_n_0\,
      S(1) => \pwm_current_count1_carry__2_i_7_n_0\,
      S(0) => \pwm_current_count1_carry__2_i_8_n_0\
    );
\pwm_current_count1_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(30),
      I1 => \pwm_period_reg_n_0_[30]\,
      I2 => pwm_current_count_reg(31),
      I3 => \pwm_period_reg[31]_rep__7_n_0\,
      O => \pwm_current_count1_carry__2_i_1_n_0\
    );
\pwm_current_count1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(28),
      I1 => \pwm_period_reg_n_0_[28]\,
      I2 => \pwm_period_reg_n_0_[29]\,
      I3 => pwm_current_count_reg(29),
      O => \pwm_current_count1_carry__2_i_2_n_0\
    );
\pwm_current_count1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(26),
      I1 => \pwm_period_reg_n_0_[26]\,
      I2 => \pwm_period_reg_n_0_[27]\,
      I3 => pwm_current_count_reg(27),
      O => \pwm_current_count1_carry__2_i_3_n_0\
    );
\pwm_current_count1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(24),
      I1 => \pwm_period_reg_n_0_[24]\,
      I2 => \pwm_period_reg_n_0_[25]\,
      I3 => pwm_current_count_reg(25),
      O => \pwm_current_count1_carry__2_i_4_n_0\
    );
\pwm_current_count1_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(30),
      I1 => \pwm_period_reg_n_0_[30]\,
      I2 => \pwm_period_reg[31]_rep__7_n_0\,
      I3 => pwm_current_count_reg(31),
      O => \pwm_current_count1_carry__2_i_5_n_0\
    );
\pwm_current_count1_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(28),
      I1 => \pwm_period_reg_n_0_[28]\,
      I2 => pwm_current_count_reg(29),
      I3 => \pwm_period_reg_n_0_[29]\,
      O => \pwm_current_count1_carry__2_i_6_n_0\
    );
\pwm_current_count1_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(26),
      I1 => \pwm_period_reg_n_0_[26]\,
      I2 => pwm_current_count_reg(27),
      I3 => \pwm_period_reg_n_0_[27]\,
      O => \pwm_current_count1_carry__2_i_7_n_0\
    );
\pwm_current_count1_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(24),
      I1 => \pwm_period_reg_n_0_[24]\,
      I2 => pwm_current_count_reg(25),
      I3 => \pwm_period_reg_n_0_[25]\,
      O => \pwm_current_count1_carry__2_i_8_n_0\
    );
pwm_current_count1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(6),
      I1 => \pwm_period_reg_n_0_[6]\,
      I2 => \pwm_period_reg_n_0_[7]\,
      I3 => pwm_current_count_reg(7),
      O => pwm_current_count1_carry_i_1_n_0
    );
pwm_current_count1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(4),
      I1 => \pwm_period_reg_n_0_[4]\,
      I2 => \pwm_period_reg_n_0_[5]\,
      I3 => pwm_current_count_reg(5),
      O => pwm_current_count1_carry_i_2_n_0
    );
pwm_current_count1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(2),
      I1 => \pwm_period_reg_n_0_[2]\,
      I2 => \pwm_period_reg_n_0_[3]\,
      I3 => pwm_current_count_reg(3),
      O => pwm_current_count1_carry_i_3_n_0
    );
pwm_current_count1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pwm_current_count_reg(0),
      I1 => \pwm_period_reg_n_0_[0]\,
      I2 => \pwm_period_reg_n_0_[1]\,
      I3 => pwm_current_count_reg(1),
      O => pwm_current_count1_carry_i_4_n_0
    );
pwm_current_count1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(6),
      I1 => \pwm_period_reg_n_0_[6]\,
      I2 => pwm_current_count_reg(7),
      I3 => \pwm_period_reg_n_0_[7]\,
      O => pwm_current_count1_carry_i_5_n_0
    );
pwm_current_count1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(4),
      I1 => \pwm_period_reg_n_0_[4]\,
      I2 => pwm_current_count_reg(5),
      I3 => \pwm_period_reg_n_0_[5]\,
      O => pwm_current_count1_carry_i_6_n_0
    );
pwm_current_count1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(2),
      I1 => \pwm_period_reg_n_0_[2]\,
      I2 => pwm_current_count_reg(3),
      I3 => \pwm_period_reg_n_0_[3]\,
      O => pwm_current_count1_carry_i_7_n_0
    );
pwm_current_count1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_current_count_reg(0),
      I1 => \pwm_period_reg_n_0_[0]\,
      I2 => pwm_current_count_reg(1),
      I3 => \pwm_period_reg_n_0_[1]\,
      O => pwm_current_count1_carry_i_8_n_0
    );
\pwm_current_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \led_state0_carry__2_n_0\,
      O => \pwm_current_count[0]_i_1_n_0\
    );
\pwm_current_count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(3),
      I1 => load,
      O => \pwm_current_count[0]_i_3_n_0\
    );
\pwm_current_count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(2),
      I1 => load,
      O => \pwm_current_count[0]_i_4_n_0\
    );
\pwm_current_count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(1),
      I1 => load,
      O => \pwm_current_count[0]_i_5_n_0\
    );
\pwm_current_count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => load,
      I1 => pwm_current_count_reg(0),
      O => \pwm_current_count[0]_i_6_n_0\
    );
\pwm_current_count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(15),
      I1 => load,
      O => \pwm_current_count[12]_i_2_n_0\
    );
\pwm_current_count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(14),
      I1 => load,
      O => \pwm_current_count[12]_i_3_n_0\
    );
\pwm_current_count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(13),
      I1 => load,
      O => \pwm_current_count[12]_i_4_n_0\
    );
\pwm_current_count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(12),
      I1 => load,
      O => \pwm_current_count[12]_i_5_n_0\
    );
\pwm_current_count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(19),
      I1 => load,
      O => \pwm_current_count[16]_i_2_n_0\
    );
\pwm_current_count[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(18),
      I1 => load,
      O => \pwm_current_count[16]_i_3_n_0\
    );
\pwm_current_count[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(17),
      I1 => load,
      O => \pwm_current_count[16]_i_4_n_0\
    );
\pwm_current_count[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(16),
      I1 => load,
      O => \pwm_current_count[16]_i_5_n_0\
    );
\pwm_current_count[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(23),
      I1 => load,
      O => \pwm_current_count[20]_i_2_n_0\
    );
\pwm_current_count[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(22),
      I1 => load,
      O => \pwm_current_count[20]_i_3_n_0\
    );
\pwm_current_count[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(21),
      I1 => load,
      O => \pwm_current_count[20]_i_4_n_0\
    );
\pwm_current_count[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(20),
      I1 => load,
      O => \pwm_current_count[20]_i_5_n_0\
    );
\pwm_current_count[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(27),
      I1 => load,
      O => \pwm_current_count[24]_i_2_n_0\
    );
\pwm_current_count[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(26),
      I1 => load,
      O => \pwm_current_count[24]_i_3_n_0\
    );
\pwm_current_count[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(25),
      I1 => load,
      O => \pwm_current_count[24]_i_4_n_0\
    );
\pwm_current_count[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(24),
      I1 => load,
      O => \pwm_current_count[24]_i_5_n_0\
    );
\pwm_current_count[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(31),
      I1 => load,
      O => \pwm_current_count[28]_i_2_n_0\
    );
\pwm_current_count[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(30),
      I1 => load,
      O => \pwm_current_count[28]_i_3_n_0\
    );
\pwm_current_count[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(29),
      I1 => load,
      O => \pwm_current_count[28]_i_4_n_0\
    );
\pwm_current_count[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(28),
      I1 => load,
      O => \pwm_current_count[28]_i_5_n_0\
    );
\pwm_current_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(7),
      I1 => load,
      O => \pwm_current_count[4]_i_2_n_0\
    );
\pwm_current_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(6),
      I1 => load,
      O => \pwm_current_count[4]_i_3_n_0\
    );
\pwm_current_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(5),
      I1 => load,
      O => \pwm_current_count[4]_i_4_n_0\
    );
\pwm_current_count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(4),
      I1 => load,
      O => \pwm_current_count[4]_i_5_n_0\
    );
\pwm_current_count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(11),
      I1 => load,
      O => \pwm_current_count[8]_i_2_n_0\
    );
\pwm_current_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(10),
      I1 => load,
      O => \pwm_current_count[8]_i_3_n_0\
    );
\pwm_current_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(9),
      I1 => load,
      O => \pwm_current_count[8]_i_4_n_0\
    );
\pwm_current_count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_current_count_reg(8),
      I1 => load,
      O => \pwm_current_count[8]_i_5_n_0\
    );
\pwm_current_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[0]_i_2_n_7\,
      Q => pwm_current_count_reg(0),
      R => '0'
    );
\pwm_current_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_current_count_reg[0]_i_2_n_0\,
      CO(2) => \pwm_current_count_reg[0]_i_2_n_1\,
      CO(1) => \pwm_current_count_reg[0]_i_2_n_2\,
      CO(0) => \pwm_current_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pwm_current_count_reg[0]_i_2_n_4\,
      O(2) => \pwm_current_count_reg[0]_i_2_n_5\,
      O(1) => \pwm_current_count_reg[0]_i_2_n_6\,
      O(0) => \pwm_current_count_reg[0]_i_2_n_7\,
      S(3) => \pwm_current_count[0]_i_3_n_0\,
      S(2) => \pwm_current_count[0]_i_4_n_0\,
      S(1) => \pwm_current_count[0]_i_5_n_0\,
      S(0) => \pwm_current_count[0]_i_6_n_0\
    );
\pwm_current_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[8]_i_1_n_5\,
      Q => pwm_current_count_reg(10),
      R => '0'
    );
\pwm_current_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[8]_i_1_n_4\,
      Q => pwm_current_count_reg(11),
      R => '0'
    );
\pwm_current_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[12]_i_1_n_7\,
      Q => pwm_current_count_reg(12),
      R => '0'
    );
\pwm_current_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_current_count_reg[8]_i_1_n_0\,
      CO(3) => \pwm_current_count_reg[12]_i_1_n_0\,
      CO(2) => \pwm_current_count_reg[12]_i_1_n_1\,
      CO(1) => \pwm_current_count_reg[12]_i_1_n_2\,
      CO(0) => \pwm_current_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_current_count_reg[12]_i_1_n_4\,
      O(2) => \pwm_current_count_reg[12]_i_1_n_5\,
      O(1) => \pwm_current_count_reg[12]_i_1_n_6\,
      O(0) => \pwm_current_count_reg[12]_i_1_n_7\,
      S(3) => \pwm_current_count[12]_i_2_n_0\,
      S(2) => \pwm_current_count[12]_i_3_n_0\,
      S(1) => \pwm_current_count[12]_i_4_n_0\,
      S(0) => \pwm_current_count[12]_i_5_n_0\
    );
\pwm_current_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[12]_i_1_n_6\,
      Q => pwm_current_count_reg(13),
      R => '0'
    );
\pwm_current_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[12]_i_1_n_5\,
      Q => pwm_current_count_reg(14),
      R => '0'
    );
\pwm_current_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[12]_i_1_n_4\,
      Q => pwm_current_count_reg(15),
      R => '0'
    );
\pwm_current_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[16]_i_1_n_7\,
      Q => pwm_current_count_reg(16),
      R => '0'
    );
\pwm_current_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_current_count_reg[12]_i_1_n_0\,
      CO(3) => \pwm_current_count_reg[16]_i_1_n_0\,
      CO(2) => \pwm_current_count_reg[16]_i_1_n_1\,
      CO(1) => \pwm_current_count_reg[16]_i_1_n_2\,
      CO(0) => \pwm_current_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_current_count_reg[16]_i_1_n_4\,
      O(2) => \pwm_current_count_reg[16]_i_1_n_5\,
      O(1) => \pwm_current_count_reg[16]_i_1_n_6\,
      O(0) => \pwm_current_count_reg[16]_i_1_n_7\,
      S(3) => \pwm_current_count[16]_i_2_n_0\,
      S(2) => \pwm_current_count[16]_i_3_n_0\,
      S(1) => \pwm_current_count[16]_i_4_n_0\,
      S(0) => \pwm_current_count[16]_i_5_n_0\
    );
\pwm_current_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[16]_i_1_n_6\,
      Q => pwm_current_count_reg(17),
      R => '0'
    );
\pwm_current_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[16]_i_1_n_5\,
      Q => pwm_current_count_reg(18),
      R => '0'
    );
\pwm_current_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[16]_i_1_n_4\,
      Q => pwm_current_count_reg(19),
      R => '0'
    );
\pwm_current_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[0]_i_2_n_6\,
      Q => pwm_current_count_reg(1),
      R => '0'
    );
\pwm_current_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[20]_i_1_n_7\,
      Q => pwm_current_count_reg(20),
      R => '0'
    );
\pwm_current_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_current_count_reg[16]_i_1_n_0\,
      CO(3) => \pwm_current_count_reg[20]_i_1_n_0\,
      CO(2) => \pwm_current_count_reg[20]_i_1_n_1\,
      CO(1) => \pwm_current_count_reg[20]_i_1_n_2\,
      CO(0) => \pwm_current_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_current_count_reg[20]_i_1_n_4\,
      O(2) => \pwm_current_count_reg[20]_i_1_n_5\,
      O(1) => \pwm_current_count_reg[20]_i_1_n_6\,
      O(0) => \pwm_current_count_reg[20]_i_1_n_7\,
      S(3) => \pwm_current_count[20]_i_2_n_0\,
      S(2) => \pwm_current_count[20]_i_3_n_0\,
      S(1) => \pwm_current_count[20]_i_4_n_0\,
      S(0) => \pwm_current_count[20]_i_5_n_0\
    );
\pwm_current_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[20]_i_1_n_6\,
      Q => pwm_current_count_reg(21),
      R => '0'
    );
\pwm_current_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[20]_i_1_n_5\,
      Q => pwm_current_count_reg(22),
      R => '0'
    );
\pwm_current_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[20]_i_1_n_4\,
      Q => pwm_current_count_reg(23),
      R => '0'
    );
\pwm_current_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[24]_i_1_n_7\,
      Q => pwm_current_count_reg(24),
      R => '0'
    );
\pwm_current_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_current_count_reg[20]_i_1_n_0\,
      CO(3) => \pwm_current_count_reg[24]_i_1_n_0\,
      CO(2) => \pwm_current_count_reg[24]_i_1_n_1\,
      CO(1) => \pwm_current_count_reg[24]_i_1_n_2\,
      CO(0) => \pwm_current_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_current_count_reg[24]_i_1_n_4\,
      O(2) => \pwm_current_count_reg[24]_i_1_n_5\,
      O(1) => \pwm_current_count_reg[24]_i_1_n_6\,
      O(0) => \pwm_current_count_reg[24]_i_1_n_7\,
      S(3) => \pwm_current_count[24]_i_2_n_0\,
      S(2) => \pwm_current_count[24]_i_3_n_0\,
      S(1) => \pwm_current_count[24]_i_4_n_0\,
      S(0) => \pwm_current_count[24]_i_5_n_0\
    );
\pwm_current_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[24]_i_1_n_6\,
      Q => pwm_current_count_reg(25),
      R => '0'
    );
\pwm_current_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[24]_i_1_n_5\,
      Q => pwm_current_count_reg(26),
      R => '0'
    );
\pwm_current_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[24]_i_1_n_4\,
      Q => pwm_current_count_reg(27),
      R => '0'
    );
\pwm_current_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[28]_i_1_n_7\,
      Q => pwm_current_count_reg(28),
      R => '0'
    );
\pwm_current_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_current_count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_pwm_current_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pwm_current_count_reg[28]_i_1_n_1\,
      CO(1) => \pwm_current_count_reg[28]_i_1_n_2\,
      CO(0) => \pwm_current_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_current_count_reg[28]_i_1_n_4\,
      O(2) => \pwm_current_count_reg[28]_i_1_n_5\,
      O(1) => \pwm_current_count_reg[28]_i_1_n_6\,
      O(0) => \pwm_current_count_reg[28]_i_1_n_7\,
      S(3) => \pwm_current_count[28]_i_2_n_0\,
      S(2) => \pwm_current_count[28]_i_3_n_0\,
      S(1) => \pwm_current_count[28]_i_4_n_0\,
      S(0) => \pwm_current_count[28]_i_5_n_0\
    );
\pwm_current_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[28]_i_1_n_6\,
      Q => pwm_current_count_reg(29),
      R => '0'
    );
\pwm_current_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[0]_i_2_n_5\,
      Q => pwm_current_count_reg(2),
      R => '0'
    );
\pwm_current_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[28]_i_1_n_5\,
      Q => pwm_current_count_reg(30),
      R => '0'
    );
\pwm_current_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[28]_i_1_n_4\,
      Q => pwm_current_count_reg(31),
      R => '0'
    );
\pwm_current_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[0]_i_2_n_4\,
      Q => pwm_current_count_reg(3),
      R => '0'
    );
\pwm_current_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[4]_i_1_n_7\,
      Q => pwm_current_count_reg(4),
      R => '0'
    );
\pwm_current_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_current_count_reg[0]_i_2_n_0\,
      CO(3) => \pwm_current_count_reg[4]_i_1_n_0\,
      CO(2) => \pwm_current_count_reg[4]_i_1_n_1\,
      CO(1) => \pwm_current_count_reg[4]_i_1_n_2\,
      CO(0) => \pwm_current_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_current_count_reg[4]_i_1_n_4\,
      O(2) => \pwm_current_count_reg[4]_i_1_n_5\,
      O(1) => \pwm_current_count_reg[4]_i_1_n_6\,
      O(0) => \pwm_current_count_reg[4]_i_1_n_7\,
      S(3) => \pwm_current_count[4]_i_2_n_0\,
      S(2) => \pwm_current_count[4]_i_3_n_0\,
      S(1) => \pwm_current_count[4]_i_4_n_0\,
      S(0) => \pwm_current_count[4]_i_5_n_0\
    );
\pwm_current_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[4]_i_1_n_6\,
      Q => pwm_current_count_reg(5),
      R => '0'
    );
\pwm_current_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[4]_i_1_n_5\,
      Q => pwm_current_count_reg(6),
      R => '0'
    );
\pwm_current_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[4]_i_1_n_4\,
      Q => pwm_current_count_reg(7),
      R => '0'
    );
\pwm_current_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[8]_i_1_n_7\,
      Q => pwm_current_count_reg(8),
      R => '0'
    );
\pwm_current_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_current_count_reg[4]_i_1_n_0\,
      CO(3) => \pwm_current_count_reg[8]_i_1_n_0\,
      CO(2) => \pwm_current_count_reg[8]_i_1_n_1\,
      CO(1) => \pwm_current_count_reg[8]_i_1_n_2\,
      CO(0) => \pwm_current_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_current_count_reg[8]_i_1_n_4\,
      O(2) => \pwm_current_count_reg[8]_i_1_n_5\,
      O(1) => \pwm_current_count_reg[8]_i_1_n_6\,
      O(0) => \pwm_current_count_reg[8]_i_1_n_7\,
      S(3) => \pwm_current_count[8]_i_2_n_0\,
      S(2) => \pwm_current_count[8]_i_3_n_0\,
      S(1) => \pwm_current_count[8]_i_4_n_0\,
      S(0) => \pwm_current_count[8]_i_5_n_0\
    );
\pwm_current_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \pwm_current_count[0]_i_1_n_0\,
      D => \pwm_current_count_reg[8]_i_1_n_6\,
      Q => pwm_current_count_reg(9),
      R => '0'
    );
\pwm_duty[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awaddr(3),
      I2 => s00_axi_awaddr(2),
      I3 => s00_axi_awaddr(0),
      I4 => s00_axi_awaddr(1),
      O => pwm_duty
    );
\pwm_duty_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(0),
      Q => \pwm_duty_reg_n_0_[0]\,
      R => '0'
    );
\pwm_duty_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(10),
      Q => \pwm_duty_reg_n_0_[10]\,
      R => '0'
    );
\pwm_duty_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(11),
      Q => \pwm_duty_reg_n_0_[11]\,
      R => '0'
    );
\pwm_duty_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(12),
      Q => \pwm_duty_reg_n_0_[12]\,
      R => '0'
    );
\pwm_duty_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(13),
      Q => \pwm_duty_reg_n_0_[13]\,
      R => '0'
    );
\pwm_duty_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(14),
      Q => \pwm_duty_reg_n_0_[14]\,
      R => '0'
    );
\pwm_duty_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(15),
      Q => \pwm_duty_reg_n_0_[15]\,
      R => '0'
    );
\pwm_duty_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(16),
      Q => \pwm_duty_reg_n_0_[16]\,
      R => '0'
    );
\pwm_duty_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(17),
      Q => \pwm_duty_reg_n_0_[17]\,
      R => '0'
    );
\pwm_duty_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(18),
      Q => \pwm_duty_reg_n_0_[18]\,
      R => '0'
    );
\pwm_duty_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(19),
      Q => \pwm_duty_reg_n_0_[19]\,
      R => '0'
    );
\pwm_duty_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(1),
      Q => \pwm_duty_reg_n_0_[1]\,
      R => '0'
    );
\pwm_duty_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(20),
      Q => \pwm_duty_reg_n_0_[20]\,
      R => '0'
    );
\pwm_duty_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(21),
      Q => \pwm_duty_reg_n_0_[21]\,
      R => '0'
    );
\pwm_duty_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(22),
      Q => \pwm_duty_reg_n_0_[22]\,
      R => '0'
    );
\pwm_duty_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(23),
      Q => \pwm_duty_reg_n_0_[23]\,
      R => '0'
    );
\pwm_duty_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(24),
      Q => \pwm_duty_reg_n_0_[24]\,
      R => '0'
    );
\pwm_duty_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(25),
      Q => \pwm_duty_reg_n_0_[25]\,
      R => '0'
    );
\pwm_duty_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(26),
      Q => \pwm_duty_reg_n_0_[26]\,
      R => '0'
    );
\pwm_duty_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(27),
      Q => \pwm_duty_reg_n_0_[27]\,
      R => '0'
    );
\pwm_duty_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(28),
      Q => \pwm_duty_reg_n_0_[28]\,
      R => '0'
    );
\pwm_duty_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(29),
      Q => \pwm_duty_reg_n_0_[29]\,
      R => '0'
    );
\pwm_duty_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(2),
      Q => \pwm_duty_reg_n_0_[2]\,
      R => '0'
    );
\pwm_duty_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(30),
      Q => \pwm_duty_reg_n_0_[30]\,
      R => '0'
    );
\pwm_duty_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(31),
      Q => \pwm_duty_reg_n_0_[31]\,
      R => '0'
    );
\pwm_duty_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(3),
      Q => \pwm_duty_reg_n_0_[3]\,
      R => '0'
    );
\pwm_duty_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(4),
      Q => \pwm_duty_reg_n_0_[4]\,
      R => '0'
    );
\pwm_duty_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(5),
      Q => \pwm_duty_reg_n_0_[5]\,
      R => '0'
    );
\pwm_duty_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(6),
      Q => \pwm_duty_reg_n_0_[6]\,
      R => '0'
    );
\pwm_duty_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(7),
      Q => \pwm_duty_reg_n_0_[7]\,
      R => '0'
    );
\pwm_duty_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(8),
      Q => \pwm_duty_reg_n_0_[8]\,
      R => '0'
    );
\pwm_duty_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_duty,
      D => s00_axi_wdata(9),
      Q => \pwm_duty_reg_n_0_[9]\,
      R => '0'
    );
\pwm_period[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awaddr(1),
      I2 => s00_axi_awaddr(0),
      I3 => s00_axi_awaddr(2),
      I4 => s00_axi_awaddr(3),
      O => pwm_period
    );
\pwm_period_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(0),
      Q => \pwm_period_reg_n_0_[0]\,
      R => '0'
    );
\pwm_period_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(10),
      Q => \pwm_period_reg_n_0_[10]\,
      R => '0'
    );
\pwm_period_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(11),
      Q => \pwm_period_reg_n_0_[11]\,
      R => '0'
    );
\pwm_period_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(12),
      Q => \pwm_period_reg_n_0_[12]\,
      R => '0'
    );
\pwm_period_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(13),
      Q => \pwm_period_reg_n_0_[13]\,
      R => '0'
    );
\pwm_period_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(14),
      Q => \pwm_period_reg_n_0_[14]\,
      R => '0'
    );
\pwm_period_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(15),
      Q => \pwm_period_reg_n_0_[15]\,
      R => '0'
    );
\pwm_period_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(16),
      Q => \pwm_period_reg_n_0_[16]\,
      R => '0'
    );
\pwm_period_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(17),
      Q => \pwm_period_reg_n_0_[17]\,
      R => '0'
    );
\pwm_period_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(18),
      Q => \pwm_period_reg_n_0_[18]\,
      R => '0'
    );
\pwm_period_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(19),
      Q => \pwm_period_reg_n_0_[19]\,
      R => '0'
    );
\pwm_period_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(1),
      Q => \pwm_period_reg_n_0_[1]\,
      R => '0'
    );
\pwm_period_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(20),
      Q => \pwm_period_reg_n_0_[20]\,
      R => '0'
    );
\pwm_period_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(21),
      Q => \pwm_period_reg_n_0_[21]\,
      R => '0'
    );
\pwm_period_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(22),
      Q => \pwm_period_reg_n_0_[22]\,
      R => '0'
    );
\pwm_period_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(23),
      Q => \pwm_period_reg_n_0_[23]\,
      R => '0'
    );
\pwm_period_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(24),
      Q => \pwm_period_reg_n_0_[24]\,
      R => '0'
    );
\pwm_period_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(25),
      Q => \pwm_period_reg_n_0_[25]\,
      R => '0'
    );
\pwm_period_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(26),
      Q => \pwm_period_reg_n_0_[26]\,
      R => '0'
    );
\pwm_period_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(27),
      Q => \pwm_period_reg_n_0_[27]\,
      R => '0'
    );
\pwm_period_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(28),
      Q => \pwm_period_reg_n_0_[28]\,
      R => '0'
    );
\pwm_period_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(29),
      Q => \pwm_period_reg_n_0_[29]\,
      R => '0'
    );
\pwm_period_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(2),
      Q => \pwm_period_reg_n_0_[2]\,
      R => '0'
    );
\pwm_period_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(30),
      Q => \pwm_period_reg_n_0_[30]\,
      R => '0'
    );
\pwm_period_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg_n_0_[31]\,
      R => '0'
    );
\pwm_period_reg[31]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg[31]_rep_n_0\,
      R => '0'
    );
\pwm_period_reg[31]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg[31]_rep__0_n_0\,
      R => '0'
    );
\pwm_period_reg[31]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg[31]_rep__1_n_0\,
      R => '0'
    );
\pwm_period_reg[31]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg[31]_rep__2_n_0\,
      R => '0'
    );
\pwm_period_reg[31]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg[31]_rep__3_n_0\,
      R => '0'
    );
\pwm_period_reg[31]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg[31]_rep__4_n_0\,
      R => '0'
    );
\pwm_period_reg[31]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg[31]_rep__5_n_0\,
      R => '0'
    );
\pwm_period_reg[31]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg[31]_rep__6_n_0\,
      R => '0'
    );
\pwm_period_reg[31]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(31),
      Q => \pwm_period_reg[31]_rep__7_n_0\,
      R => '0'
    );
\pwm_period_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(3),
      Q => \pwm_period_reg_n_0_[3]\,
      R => '0'
    );
\pwm_period_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(4),
      Q => \pwm_period_reg_n_0_[4]\,
      R => '0'
    );
\pwm_period_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(5),
      Q => \pwm_period_reg_n_0_[5]\,
      R => '0'
    );
\pwm_period_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(6),
      Q => \pwm_period_reg_n_0_[6]\,
      R => '0'
    );
\pwm_period_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(7),
      Q => \pwm_period_reg_n_0_[7]\,
      R => '0'
    );
\pwm_period_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(8),
      Q => \pwm_period_reg_n_0_[8]\,
      R => '0'
    );
\pwm_period_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => pwm_period,
      D => s00_axi_wdata(9),
      Q => \pwm_period_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    LED_signal : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_LED_Timer_0_4,LED_Timer_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "LED_Timer_v1_0,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LED_Timer_v1_0
     port map (
      LED_signal => LED_signal,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
