Simulator report for lab15_1
Sun Dec 22 00:16:33 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 215 nodes    ;
; Simulation Coverage         ;      72.14 % ;
; Total Number of Transitions ; 3137         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C16F484C8 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.14 % ;
; Total nodes checked                                 ; 215          ;
; Total output ports checked                          ; 280          ;
; Total output ports with complete 1/0-value coverage ; 202          ;
; Total output ports with no 1/0-value coverage       ; 66           ;
; Total output ports with no 1-value coverage         ; 78           ;
; Total output ports with no 0-value coverage         ; 66           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                          ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[0]~0 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[1]~2 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[2]~4 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[2]~4 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[2]~4 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[2]~5 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[3]~6 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[3]~6 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[3]~6 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[3]~7 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[4]~8 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[4]~8 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[0]~0  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[0]~0  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[0]~0  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[0]~1  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[1]~2  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[1]~2  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[1]~2  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[1]~3  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[2]~4  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[2]~4  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[2]~4  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[2]~5  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[3]~6  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[3]~7  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[4]~8  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[4]~8  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[4]~8  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[4]~9  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[5]~10 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[5]~10 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[5]~10 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[5]~11 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[6]~12 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[6]~12 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[6]~12 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[6]~13 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[7]~14 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add6_result[7]~14 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[0]~0 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[1]~2 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[2]~4 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[2]~4 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[2]~4 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[2]~5 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[3]~6 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[3]~6 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[3]~6 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[3]~7 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[4]~8 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[4]~8 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[0]~0  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[0]~0  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[0]~0  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[0]~1  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[1]~2  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[1]~2  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[1]~2  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[1]~3  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[2]~4  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[2]~4  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[3]~6  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[4]~8  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[4]~8  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[4]~8  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[4]~9  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[5]~10 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[5]~10 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[6]~12 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[6]~12 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[6]~12 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[6]~13 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[7]~14 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[7]~14 ; combout          ;
; |lab15_1|lab_15_1:inst|Add1~0                                                   ; |lab15_1|lab_15_1:inst|Add1~0                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add1~0                                                   ; |lab15_1|lab_15_1:inst|Add1~1                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add1~2                                                   ; |lab15_1|lab_15_1:inst|Add1~2                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add1~2                                                   ; |lab15_1|lab_15_1:inst|Add1~3                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add1~4                                                   ; |lab15_1|lab_15_1:inst|Add1~4                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add1~4                                                   ; |lab15_1|lab_15_1:inst|Add1~5                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add1~6                                                   ; |lab15_1|lab_15_1:inst|Add1~6                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add1~6                                                   ; |lab15_1|lab_15_1:inst|Add1~7                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add1~8                                                   ; |lab15_1|lab_15_1:inst|Add1~8                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add1~8                                                   ; |lab15_1|lab_15_1:inst|Add1~9                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add1~10                                                  ; |lab15_1|lab_15_1:inst|Add1~10                                                  ; combout          ;
; |lab15_1|lab_15_1:inst|Add1~10                                                  ; |lab15_1|lab_15_1:inst|Add1~11                                                  ; cout             ;
; |lab15_1|lab_15_1:inst|Add1~12                                                  ; |lab15_1|lab_15_1:inst|Add1~12                                                  ; combout          ;
; |lab15_1|lab_15_1:inst|Add1~12                                                  ; |lab15_1|lab_15_1:inst|Add1~13                                                  ; cout             ;
; |lab15_1|lab_15_1:inst|Add1~14                                                  ; |lab15_1|lab_15_1:inst|Add1~14                                                  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[0]~0 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[1]~2 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[2]~4 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[2]~4 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[2]~4 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[2]~5 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[3]~6 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[3]~6 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[3]~6 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[3]~7 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[4]~8 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[4]~8 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[0]~0  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[0]~0  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[0]~0  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[0]~1  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[1]~2  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[1]~2  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[1]~2  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[1]~3  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[2]~4  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[2]~4  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[2]~4  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[2]~5  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[3]~6  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[4]~8  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[4]~8  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[4]~8  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[4]~9  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[5]~10 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[5]~10 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[5]~10 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[5]~11 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[6]~12 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[6]~12 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[6]~12 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[6]~13 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[7]~14 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[7]~14 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[0]~0 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[1]~2 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[2]~4 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[2]~4 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[2]~4 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[2]~5 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[3]~6 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[3]~6 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[3]~6 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[3]~7 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[4]~8 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[4]~8 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[0]~0  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[0]~0  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[0]~0  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[0]~1  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[1]~2  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[1]~2  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[2]~4  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[2]~4  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[2]~4  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[2]~5  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[3]~6  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[3]~7  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[4]~8  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[4]~8  ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[4]~8  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[4]~9  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[5]~10 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[5]~10 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[5]~10 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[5]~11 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[6]~12 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[6]~12 ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[6]~12 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[6]~13 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[7]~14 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[7]~14 ; combout          ;
; |lab15_1|lab_15_1:inst|Add0~0                                                   ; |lab15_1|lab_15_1:inst|Add0~0                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add0~0                                                   ; |lab15_1|lab_15_1:inst|Add0~1                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add0~2                                                   ; |lab15_1|lab_15_1:inst|Add0~2                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add0~2                                                   ; |lab15_1|lab_15_1:inst|Add0~3                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add0~4                                                   ; |lab15_1|lab_15_1:inst|Add0~4                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add0~4                                                   ; |lab15_1|lab_15_1:inst|Add0~5                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add0~6                                                   ; |lab15_1|lab_15_1:inst|Add0~6                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add0~6                                                   ; |lab15_1|lab_15_1:inst|Add0~7                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add0~8                                                   ; |lab15_1|lab_15_1:inst|Add0~8                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|Add0~8                                                   ; |lab15_1|lab_15_1:inst|Add0~9                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|Add0~10                                                  ; |lab15_1|lab_15_1:inst|Add0~10                                                  ; combout          ;
; |lab15_1|lab_15_1:inst|Add0~10                                                  ; |lab15_1|lab_15_1:inst|Add0~11                                                  ; cout             ;
; |lab15_1|lab_15_1:inst|Add0~12                                                  ; |lab15_1|lab_15_1:inst|Add0~12                                                  ; combout          ;
; |lab15_1|lab_15_1:inst|Add0~12                                                  ; |lab15_1|lab_15_1:inst|Add0~13                                                  ; cout             ;
; |lab15_1|lab_15_1:inst|Add0~14                                                  ; |lab15_1|lab_15_1:inst|Add0~14                                                  ; combout          ;
; |lab15_1|lab_15_1:inst|a[0]~0                                                   ; |lab15_1|lab_15_1:inst|a[0]~0                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|a[0]~0                                                   ; |lab15_1|lab_15_1:inst|a[0]~1                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|a[1]~2                                                   ; |lab15_1|lab_15_1:inst|a[1]~2                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|a[1]~2                                                   ; |lab15_1|lab_15_1:inst|a[1]~3                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|a[2]~4                                                   ; |lab15_1|lab_15_1:inst|a[2]~4                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|a[2]~4                                                   ; |lab15_1|lab_15_1:inst|a[2]~5                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|a[3]~6                                                   ; |lab15_1|lab_15_1:inst|a[3]~6                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|a[3]~6                                                   ; |lab15_1|lab_15_1:inst|a[3]~7                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|a[4]~8                                                   ; |lab15_1|lab_15_1:inst|a[4]~8                                                   ; combout          ;
; |lab15_1|lab_15_1:inst|a[4]~8                                                   ; |lab15_1|lab_15_1:inst|a[4]~9                                                   ; cout             ;
; |lab15_1|lab_15_1:inst|a[5]~10                                                  ; |lab15_1|lab_15_1:inst|a[5]~10                                                  ; combout          ;
; |lab15_1|lab_15_1:inst|a[5]~10                                                  ; |lab15_1|lab_15_1:inst|a[5]~11                                                  ; cout             ;
; |lab15_1|lab_15_1:inst|a[6]~12                                                  ; |lab15_1|lab_15_1:inst|a[6]~12                                                  ; combout          ;
; |lab15_1|lab_15_1:inst|a[6]~12                                                  ; |lab15_1|lab_15_1:inst|a[6]~13                                                  ; cout             ;
; |lab15_1|lab_15_1:inst|a[7]~14                                                  ; |lab15_1|lab_15_1:inst|a[7]~14                                                  ; combout          ;
; |lab15_1|lab_15_1:inst|weight[4][1]                                             ; |lab15_1|lab_15_1:inst|weight[4][1]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[3][1]                                             ; |lab15_1|lab_15_1:inst|weight[3][1]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[2][1]                                             ; |lab15_1|lab_15_1:inst|weight[2][1]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[1][1]                                             ; |lab15_1|lab_15_1:inst|weight[1][1]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[4][0]                                             ; |lab15_1|lab_15_1:inst|weight[4][0]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|weight[4][2]                                             ; |lab15_1|lab_15_1:inst|weight[4][2]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|cs3a[1]~0         ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|cs3a[1]~0         ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le5a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|weight[3][0]                                             ; |lab15_1|lab_15_1:inst|weight[3][0]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|weight[3][2]                                             ; |lab15_1|lab_15_1:inst|weight[3][2]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|cs3a[1]~0         ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|cs3a[1]~0         ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le5a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|weight[2][0]                                             ; |lab15_1|lab_15_1:inst|weight[2][0]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|weight[2][2]                                             ; |lab15_1|lab_15_1:inst|weight[2][2]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|cs3a[1]~0         ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|cs3a[1]~0         ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le5a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|weight[1][0]                                             ; |lab15_1|lab_15_1:inst|weight[1][0]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|weight[1][2]                                             ; |lab15_1|lab_15_1:inst|weight[1][2]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|cs3a[1]~0         ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|cs3a[1]~0         ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le5a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[1]           ; combout          ;
; |lab15_1|a[7]~output                                                            ; |lab15_1|a[7]~output                                                            ; o                ;
; |lab15_1|a[7]                                                                   ; |lab15_1|a[7]                                                                   ; padout           ;
; |lab15_1|a[6]~output                                                            ; |lab15_1|a[6]~output                                                            ; o                ;
; |lab15_1|a[6]                                                                   ; |lab15_1|a[6]                                                                   ; padout           ;
; |lab15_1|a[5]~output                                                            ; |lab15_1|a[5]~output                                                            ; o                ;
; |lab15_1|a[5]                                                                   ; |lab15_1|a[5]                                                                   ; padout           ;
; |lab15_1|a[4]~output                                                            ; |lab15_1|a[4]~output                                                            ; o                ;
; |lab15_1|a[4]                                                                   ; |lab15_1|a[4]                                                                   ; padout           ;
; |lab15_1|a[3]~output                                                            ; |lab15_1|a[3]~output                                                            ; o                ;
; |lab15_1|a[3]                                                                   ; |lab15_1|a[3]                                                                   ; padout           ;
; |lab15_1|a[2]~output                                                            ; |lab15_1|a[2]~output                                                            ; o                ;
; |lab15_1|a[2]                                                                   ; |lab15_1|a[2]                                                                   ; padout           ;
; |lab15_1|a[1]~output                                                            ; |lab15_1|a[1]~output                                                            ; o                ;
; |lab15_1|a[1]                                                                   ; |lab15_1|a[1]                                                                   ; padout           ;
; |lab15_1|a[0]~output                                                            ; |lab15_1|a[0]~output                                                            ; o                ;
; |lab15_1|a[0]                                                                   ; |lab15_1|a[0]                                                                   ; padout           ;
; |lab15_1|clk~input                                                              ; |lab15_1|clk~input                                                              ; o                ;
; |lab15_1|clk                                                                    ; |lab15_1|clk                                                                    ; padout           ;
; |lab15_1|w[1]~input                                                             ; |lab15_1|w[1]~input                                                             ; o                ;
; |lab15_1|w[1]                                                                   ; |lab15_1|w[1]                                                                   ; padout           ;
; |lab15_1|w[0]~input                                                             ; |lab15_1|w[0]~input                                                             ; o                ;
; |lab15_1|w[0]                                                                   ; |lab15_1|w[0]                                                                   ; padout           ;
; |lab15_1|w[2]~input                                                             ; |lab15_1|w[2]~input                                                             ; o                ;
; |lab15_1|w[2]                                                                   ; |lab15_1|w[2]                                                                   ; padout           ;
; |lab15_1|clk~inputclkctrl                                                       ; |lab15_1|clk~inputclkctrl                                                       ; outclk           ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[0]~1 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[1]~3 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[0]~1 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[1]~3 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[2]~4  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[2]~5  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[3]~7  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[5]~10 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[5]~11 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[0]~1 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[1]~3 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[3]~7  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[0]~1 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[1]~3 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[1]~2  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[1]~3  ; cout             ;
; |lab15_1|lab_15_1:inst|weight[4][3]                                             ; |lab15_1|lab_15_1:inst|weight[4][3]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[3][3]                                             ; |lab15_1|lab_15_1:inst|weight[3][3]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[2][3]                                             ; |lab15_1|lab_15_1:inst|weight[2][3]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[1][3]                                             ; |lab15_1|lab_15_1:inst|weight[1][3]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[0]           ; combout          ;
; |lab15_1|p4[3]~input                                                            ; |lab15_1|p4[3]~input                                                            ; o                ;
; |lab15_1|p4[3]                                                                  ; |lab15_1|p4[3]                                                                  ; padout           ;
; |lab15_1|p4[2]~input                                                            ; |lab15_1|p4[2]~input                                                            ; o                ;
; |lab15_1|p4[2]                                                                  ; |lab15_1|p4[2]                                                                  ; padout           ;
; |lab15_1|p4[1]~input                                                            ; |lab15_1|p4[1]~input                                                            ; o                ;
; |lab15_1|p4[1]                                                                  ; |lab15_1|p4[1]                                                                  ; padout           ;
; |lab15_1|p4[0]~input                                                            ; |lab15_1|p4[0]~input                                                            ; o                ;
; |lab15_1|p4[0]                                                                  ; |lab15_1|p4[0]                                                                  ; padout           ;
; |lab15_1|p3[3]~input                                                            ; |lab15_1|p3[3]~input                                                            ; o                ;
; |lab15_1|p3[3]                                                                  ; |lab15_1|p3[3]                                                                  ; padout           ;
; |lab15_1|p3[2]~input                                                            ; |lab15_1|p3[2]~input                                                            ; o                ;
; |lab15_1|p3[2]                                                                  ; |lab15_1|p3[2]                                                                  ; padout           ;
; |lab15_1|p3[1]~input                                                            ; |lab15_1|p3[1]~input                                                            ; o                ;
; |lab15_1|p3[1]                                                                  ; |lab15_1|p3[1]                                                                  ; padout           ;
; |lab15_1|p3[0]~input                                                            ; |lab15_1|p3[0]~input                                                            ; o                ;
; |lab15_1|p3[0]                                                                  ; |lab15_1|p3[0]                                                                  ; padout           ;
; |lab15_1|p2[3]~input                                                            ; |lab15_1|p2[3]~input                                                            ; o                ;
; |lab15_1|p2[3]                                                                  ; |lab15_1|p2[3]                                                                  ; padout           ;
; |lab15_1|p2[2]~input                                                            ; |lab15_1|p2[2]~input                                                            ; o                ;
; |lab15_1|p2[2]                                                                  ; |lab15_1|p2[2]                                                                  ; padout           ;
; |lab15_1|p2[1]~input                                                            ; |lab15_1|p2[1]~input                                                            ; o                ;
; |lab15_1|p2[1]                                                                  ; |lab15_1|p2[1]                                                                  ; padout           ;
; |lab15_1|p2[0]~input                                                            ; |lab15_1|p2[0]~input                                                            ; o                ;
; |lab15_1|p2[0]                                                                  ; |lab15_1|p2[0]                                                                  ; padout           ;
; |lab15_1|p1[3]~input                                                            ; |lab15_1|p1[3]~input                                                            ; o                ;
; |lab15_1|p1[3]                                                                  ; |lab15_1|p1[3]                                                                  ; padout           ;
; |lab15_1|p1[2]~input                                                            ; |lab15_1|p1[2]~input                                                            ; o                ;
; |lab15_1|p1[2]                                                                  ; |lab15_1|p1[2]                                                                  ; padout           ;
; |lab15_1|w[3]~input                                                             ; |lab15_1|w[3]~input                                                             ; o                ;
; |lab15_1|w[3]                                                                   ; |lab15_1|w[3]                                                                   ; padout           ;
; |lab15_1|p1[1]~input                                                            ; |lab15_1|p1[1]~input                                                            ; o                ;
; |lab15_1|p1[1]                                                                  ; |lab15_1|p1[1]                                                                  ; padout           ;
; |lab15_1|p1[0]~input                                                            ; |lab15_1|p1[0]~input                                                            ; o                ;
; |lab15_1|p1[0]                                                                  ; |lab15_1|p1[0]                                                                  ; padout           ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[0]~1 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|add10_result[1]~3 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[0]~1 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add10_result[1]~3 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[2]~4  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[2]~5  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[3]~7  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[5]~10 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|add6_result[5]~11 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[0]~1 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add10_result[1]~3 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[3]~6  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|add6_result[3]~7  ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[0]~0 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[0]~1 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[1]~2 ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add10_result[1]~3 ; cout             ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[1]~2  ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|add6_result[1]~3  ; cout             ;
; |lab15_1|lab_15_1:inst|weight[4][3]                                             ; |lab15_1|lab_15_1:inst|weight[4][3]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[3][3]                                             ; |lab15_1|lab_15_1:inst|weight[3][3]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[2][3]                                             ; |lab15_1|lab_15_1:inst|weight[2][3]                                             ; q                ;
; |lab15_1|lab_15_1:inst|weight[1][3]                                             ; |lab15_1|lab_15_1:inst|weight[1][3]                                             ; q                ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le4a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le4a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le4a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le4a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult3|mult_70t:auto_generated|le2a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult2|mult_70t:auto_generated|le2a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[2]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[2]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[1]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[1]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult1|mult_70t:auto_generated|le2a[0]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[4]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[4]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[3]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[3]           ; combout          ;
; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[0]           ; |lab15_1|lab_15_1:inst|lpm_mult:Mult0|mult_70t:auto_generated|le2a[0]           ; combout          ;
; |lab15_1|p4[3]~input                                                            ; |lab15_1|p4[3]~input                                                            ; o                ;
; |lab15_1|p4[3]                                                                  ; |lab15_1|p4[3]                                                                  ; padout           ;
; |lab15_1|p4[2]~input                                                            ; |lab15_1|p4[2]~input                                                            ; o                ;
; |lab15_1|p4[2]                                                                  ; |lab15_1|p4[2]                                                                  ; padout           ;
; |lab15_1|p4[0]~input                                                            ; |lab15_1|p4[0]~input                                                            ; o                ;
; |lab15_1|p4[0]                                                                  ; |lab15_1|p4[0]                                                                  ; padout           ;
; |lab15_1|p3[3]~input                                                            ; |lab15_1|p3[3]~input                                                            ; o                ;
; |lab15_1|p3[3]                                                                  ; |lab15_1|p3[3]                                                                  ; padout           ;
; |lab15_1|p3[0]~input                                                            ; |lab15_1|p3[0]~input                                                            ; o                ;
; |lab15_1|p3[0]                                                                  ; |lab15_1|p3[0]                                                                  ; padout           ;
; |lab15_1|p2[3]~input                                                            ; |lab15_1|p2[3]~input                                                            ; o                ;
; |lab15_1|p2[3]                                                                  ; |lab15_1|p2[3]                                                                  ; padout           ;
; |lab15_1|p2[1]~input                                                            ; |lab15_1|p2[1]~input                                                            ; o                ;
; |lab15_1|p2[1]                                                                  ; |lab15_1|p2[1]                                                                  ; padout           ;
; |lab15_1|p2[0]~input                                                            ; |lab15_1|p2[0]~input                                                            ; o                ;
; |lab15_1|p2[0]                                                                  ; |lab15_1|p2[0]                                                                  ; padout           ;
; |lab15_1|p1[3]~input                                                            ; |lab15_1|p1[3]~input                                                            ; o                ;
; |lab15_1|p1[3]                                                                  ; |lab15_1|p1[3]                                                                  ; padout           ;
; |lab15_1|p1[2]~input                                                            ; |lab15_1|p1[2]~input                                                            ; o                ;
; |lab15_1|p1[2]                                                                  ; |lab15_1|p1[2]                                                                  ; padout           ;
; |lab15_1|w[3]~input                                                             ; |lab15_1|w[3]~input                                                             ; o                ;
; |lab15_1|w[3]                                                                   ; |lab15_1|w[3]                                                                   ; padout           ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 22 00:16:31 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab15_1 -c lab15_1
Info: Using vector source file "D:/Labs_Rabuk/lab15_1/lab15_1.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      72.14 %
Info: Number of transitions in simulation is 3137
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 153 megabytes
    Info: Processing ended: Sun Dec 22 00:16:33 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


