var g_data = {"7":{"st":"inst","pa":0,"n":"/top/duv","l":"Verilog","sn":13,"du":{"n":"work.fsm","s":4,"b":1},"bc":[{"n":"top","s":5,"b":1},{"n":"duv","s":7,"z":1}],"loc":{"cp":100.00,"data":{"d":[12,12,1],"a":[12,12,1]}}},"5":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":13,"du":{"n":"work.top","s":3,"b":0},"bc":[{"n":"top","s":5,"z":1}],"children":[{"n":"duv","id":7,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[12,12],"a":[12,12]}}},"8":{"st":"inst","pa":0,"n":"/fsm_pkg","l":"SystemVerilog","sn":2,"du":{"n":"work.fsm_pkg","s":2,"b":1},"bc":[{"n":"fsm_pkg","s":8,"z":1}],"loc":{"cp":100.00,"data":{"gb":[13,13,1],"cvpc":[5,1],"g":[1,100.00,1],"a":[2,2,1]}}},"4":{"st":"du","pa":0,"n":"work.fsm","l":"Verilog","sn":14,"one_inst":7,"loc":{"cp":100.00,"data":{"d":[12,12,1],"a":[12,12,1]}}},"2":{"st":"du","pa":0,"n":"work.fsm_pkg","l":"SystemVerilog","sn":2,"one_inst":8,"loc":{"cp":100.00,"data":{"gb":[13,13,1],"cvpc":[5,1],"g":[1,100.00,1],"a":[2,2,1]}}}};
processSummaryData(g_data);