<?xml version="1.0" encoding="UTF-8"?>
<module id="VENC" HW_revision="1" XML_version="1" description="VPBE Video Encoder / Digital LCD Subsystem (spec version: 1.00.w.02b)">
	<register id="VMOD" acronym="VMOD" offset="0" width="32" description="Video Mode ">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VDMD" width="4" begin="15" end="12" resetval="0" description="Digital video output mode" range="-" rwaccess="RW">
			<bitenum id="YCBCR_16BIT" value="0" token="YCBCR_16BIT" description="YCbCr parallel 16 bit"/>
			<bitenum id="YCBCR_8BIT" value="1" token="YCBCR_8BIT" description="YCbCr serial 8 bit"/>
			<bitenum id="RGB666_18BIT" value="2" token="RGB666_18BIT" description="RGB666 parallel 18 bit"/>
			<bitenum id="RGB8_8BIT" value="3" token="RGB8_8BIT" description="RGB8 serial 8 bit"/>
			<bitenum id="EPSON" value="4" token="EPSON" description="EPSON"/>
			<bitenum id="CASIO" value="5" token="CASIO" description="CASIO"/>
			<bitenum id="UDISP_QVGA" value="6" token="UDISP_QVGA" description="uDISP (QVGA uDisplay)"/>
			<bitenum id="STN_LCD" value="7" token="STN_LCD" description="STN (STN-LCD)"/>
		</bitfield>
		<bitfield id="ITLCL" width="1" begin="11" end="11" resetval="0" description="Non-interlace line number select Effective in standard SDTV non-interlace mode (VMD=0, HDMD=0, ITLC=1)." range="-" rwaccess="RW">
			<bitenum id="262NTSC_312PAL" value="0" token="262NTSC_312PAL" description="262 line (NTSC) / 312 line (PAL)"/>
			<bitenum id="263NTSC_313PAL" value="1" token="263NTSC_313PAL" description="263 line (NTSC) / 313 line (PAL)"/>
		</bitfield>
		<bitfield id="ITLC" width="1" begin="10" end="10" resetval="0" description="Interlaced Scan Mode Enable Effective in standard SDTV mode (VMD=0, HDMD=0)" range="-" rwaccess="RW">
			<bitenum id="INTERLACE" value="0" token="INTERLACE" description="Interlace"/>
			<bitenum id="NON_INTERLACE" value="1" token="NON_INTERLACE" description="Non-interlace"/>
		</bitfield>
		<bitfield id="NSIT" width="1" begin="9" end="9" resetval="0" description="Nonstandard interlace mode  Effective in non-standard mode (VMD=1)." range="-" rwaccess="RW">
			<bitenum id="PROGRESSIVE" value="0" token="PROGRESSIVE" description="Progressive"/>
			<bitenum id="INTERLACE" value="1" token="INTERLACE" description="Interlace"/>
		</bitfield>
		<bitfield id="HDMD" width="1" begin="8" end="8" resetval="0" description="HDTV mode Effective in standard mode (VMD=0)." range="-" rwaccess="RW">
			<bitenum id="SDTV" value="0" token="SDTV" description="SDTV"/>
			<bitenum id="HDTV" value="1" token="HDTV" description="HDTV"/>
		</bitfield>
		<bitfield id="TYTYP" width="2" begin="7" end="6" resetval="0" description="TV Format Type Select Effective in standard mode (VMD=0). SDTV mode (HDMD=0) HDTV mode (HDMD=1)" range="-" rwaccess="RW">
			<bitenum id="SDTV_NTSC" value="0" token="SDTV_NTSC" description="SDTV Mode - NTSC"/>
			<bitenum id="SDTV_PAL" value="1" token="SDTV_PAL" description="SDTV Mode - PAL"/>
			<bitenum id="SDTV_RESERVEDS1" value="2" token="SDTV_RESERVEDS1" description="SDTV Mode - reservedS1"/>
			<bitenum id="SDTV_RESERVEDS2" value="3" token="SDTV_RESERVEDS2" description="SDTV Mode - reservedS2"/>
			<bitenum id="HDTV_525P" value="0" token="HDTV_525P" description="HDTV Mode - 525P"/>
			<bitenum id="HDTV_625P" value="1" token="HDTV_625P" description="HDTV Mode - 625P"/>
			<bitenum id="HDTV_RESERVEDH1" value="2" token="HDTV_RESERVEDH1" description="HDTV Mode - reservedH1"/>
			<bitenum id="HDTV_RESERVEDH2" value="3" token="HDTV_RESERVEDH2" description="HDTV Mode - reservedH2"/>
		</bitfield>
		<bitfield id="SLAVE" width="1" begin="5" end="5" resetval="0" description="Master-slave select" range="-" rwaccess="RW">
			<bitenum id="MASTERMODE" value="0" token="MASTERMODE" description="Master mode"/>
			<bitenum id="SLAVEMODE" value="1" token="SLAVEMODE" description="Slave mode"/>
		</bitfield>
		<bitfield id="VMD" width="1" begin="4" end="4" resetval="0" description="Video timing" range="-" rwaccess="RW">
			<bitenum id="NTSC_PALTIMING" value="0" token="NTSC_PALTIMING" description="NTSC/PAL timing"/>
			<bitenum id="NOTNTSC_PALTIMING" value="1" token="NOTNTSC_PALTIMING" description="Not NTSC/PAL timing"/>
		</bitfield>
		<bitfield id="BLNK" width="1" begin="3" end="3" resetval="0" description="Blanking enable  Sync signal and color burst are still output" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="FORCEBLANKING" value="1" token="FORCEBLANKING" description="Force Blanking"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="2" end="2" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VIE" width="1" begin="1" end="1" resetval="0" description="Composite Analog Output Enable" range="-" rwaccess="RW">
			<bitenum id="FIXED_L_LEVEL_OUT" value="0" token="FIXED_L_LEVEL_OUT" description="Fixed L level output"/>
			<bitenum id="NORMAL_COMPOSITE_OUT" value="1" token="NORMAL_COMPOSITE_OUT" description="Normal composite output"/>
		</bitfield>
		<bitfield id="VENC" width="1" begin="0" end="0" resetval="0" description="Video Encoder Enable" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
	</register>
	<register id="VIDCTL" acronym="VIDCTL" offset="4" width="32" description="Video interface I/O control">
		<bitfield id="_RESV" width="17" begin="31" end="15" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VCLKP" width="1" begin="14" end="14" resetval="0" description="VCLK output polarity" range="-" rwaccess="RW">
			<bitenum id="NON_INVERSE" value="0" token="NON_INVERSE" description="Non-inverse"/>
			<bitenum id="INVERSE" value="1" token="INVERSE" description="Inverse"/>
		</bitfield>
		<bitfield id="VCLKE" width="1" begin="13" end="13" resetval="0" description="VCLK output enable  Note: Setting 1 outputs DCLK from VCLK pin. When 0 VCLKP setting is still available" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="VCLKZ" width="1" begin="12" end="12" resetval="1" description="VCLK pin output enable" range="-" rwaccess="RW">
			<bitenum id="OUTPUT" value="0" token="OUTPUT" description="Output"/>
			<bitenum id="HIGHIMPEDENCE" value="1" token="HIGHIMPEDENCE" description="High Impedence"/>
		</bitfield>
		<bitfield id="_RESV" width="3" begin="11" end="9" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="SYDIR" width="1" begin="8" end="8" resetval="1" description="Horizontal / Vertical Sync pin I/O control Set to 1 when external syncs are input Default is 1(input)" range="-" rwaccess="RW">
			<bitenum id="OUTPUT" value="0" token="OUTPUT" description="Output"/>
			<bitenum id="INPUT" value="1" token="INPUT" description="Input"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="7" end="6" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DOMD" width="2" begin="5" end="4" resetval="0" description="Digital data output mode" range="-" rwaccess="RW">
			<bitenum id="NORMAL_OUT" value="0" token="NORMAL_OUT" description="Normal output"/>
			<bitenum id="INVERSE_OUT" value="1" token="INVERSE_OUT" description="Inverse output"/>
			<bitenum id="L_LEVEL_OUT" value="2" token="L_LEVEL_OUT" description="L level output"/>
			<bitenum id="H_LEVEL_OUT" value="3" token="H_LEVEL_OUT" description="H level output"/>
		</bitfield>
		<bitfield id="YCSWAP" width="1" begin="3" end="3" resetval="0" description="Swaps YOUT/COUT pins Interchanges the output data of YOUT and COUT" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal output"/>
			<bitenum id="SWAP_YC" value="1" token="SWAP_YC" description="Interchange YOUT and COUT"/>
		</bitfield>
		<bitfield id="YCOL" width="1" begin="2" end="2" resetval="0" description="YOUT / COUT pin output level Setting DC out option will output the value in the YCOLVL register on YOUT/COUT pins.  Effective only when YOUT/COUT pin is set as output (YCDIR=0)." range="-" rwaccess="RW">
			<bitenum id="NORMAL_OUT" value="0" token="NORMAL_OUT" description="Normal output"/>
			<bitenum id="DCLEVEL_OUT" value="1" token="DCLEVEL_OUT" description="DC level output"/>
		</bitfield>
		<bitfield id="YCOMD" width="1" begin="1" end="1" resetval="0" description="YOUT / COUT pin output mode Setting DV out will output the digital video output generated in video encoder on the YOUT/COUT pins. Setting Through Mode directly outputs the data from the YIN/CIN pins on the YOUT/COUT pins." range="-" rwaccess="RW">
			<bitenum id="DIGITAL_VIDEO_OUT" value="0" token="DIGITAL_VIDEO_OUT" description="Digital video output"/>
			<bitenum id="YC_INPUT_PASSTHRU" value="1" token="YC_INPUT_PASSTHRU" description="YIN / CIN input through"/>
		</bitfield>
		<bitfield id="YCDIR" width="1" begin="0" end="0" resetval="1" description="YOUT / COUT pin direction   Note: YOUT/COUT pin is used as YC data input pin for CCDC. Set '0' for digital video output  In Input Mode, YOUT/COUT pins are used as YC data input pins for CCDC.   Set to Outptu Mode for digital video output.  When UDISP digital video output mode is selected (VOMD=6), COUT[1:0] pins are always set to input." range="-" rwaccess="RW">
			<bitenum id="OUTPUT" value="0" token="OUTPUT" description="Output"/>
			<bitenum id="INPUT" value="1" token="INPUT" description="Input"/>
		</bitfield>
	</register>
	<register id="VDPRO" acronym="VDPRO" offset="8" width="32" description="Video data processing">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PFLTC" width="2" begin="15" end="14" resetval="0" description="C Prefilter select  Note: When PFLTR and PFLTC are '1', use PFLTY to 1 to adjust delay between Y and C.  When other combinations are selected, the delay is adjusted automatically on hardware." range="-" rwaccess="RW">
			<bitenum id="NOFILTER" value="0" token="NOFILTER" description="No filter"/>
			<bitenum id="1_1" value="1" token="1_1" description="1+1"/>
			<bitenum id="1_2_1" value="2" token="1_2_1" description="1+2+1"/>
			<bitenum id="RESERVED" value="3" token="RESERVED" description="Reserved"/>
		</bitfield>
		<bitfield id="PFLTY" width="2" begin="13" end="12" resetval="0" description="Y Prefilter select  Note: When PFLTR and PFLTY are '1', use PFLTC to 1 to adjust delay between Y and C.  When other combinations are selected, the delay is adjusted automatically on hardware." range="-" rwaccess="RW">
			<bitenum id="NOFILTER" value="0" token="NOFILTER" description="No filter"/>
			<bitenum id="1_1" value="1" token="1_1" description="1+1"/>
			<bitenum id="1_2_1" value="2" token="1_2_1" description="1+2+1"/>
			<bitenum id="RESERVED" value="3" token="RESERVED" description="Reserved"/>
		</bitfield>
		<bitfield id="PFLTR" width="1" begin="11" end="11" resetval="0" description="Prefilter sampling frequency" range="-" rwaccess="RW">
			<bitenum id="ENCCLOCK_2" value="0" token="ENCCLOCK_2" description="ENC clock / 2"/>
			<bitenum id="ENCCLOCK" value="1" token="ENCCLOCK" description="ENC clock"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="10" end="10" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="CBTYP" width="1" begin="9" end="9" resetval="0" description="Color Bar Type" range="-" rwaccess="RW">
			<bitenum id="75PCT" value="0" token="75PCT" description="75%"/>
			<bitenum id="100PCT" value="1" token="100PCT" description="100%"/>
		</bitfield>
		<bitfield id="CBMD" width="1" begin="8" end="8" resetval="0" description="Color bar mode" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal output"/>
			<bitenum id="COLORBAR" value="1" token="COLORBAR" description="Color bar output"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="ATRGB" width="1" begin="6" end="6" resetval="0" description="Input video Attenuation control for RGB" range="-" rwaccess="RW">
			<bitenum id="NOATTENUATION" value="0" token="NOATTENUATION" description="No Attenuation"/>
			<bitenum id="REC601_LVL" value="1" token="REC601_LVL" description="0-255 =&gt; REC601 specified level"/>
		</bitfield>
		<bitfield id="ATYCC" width="1" begin="5" end="5" resetval="0" description="Input video Attenuation control for YCbCr" range="-" rwaccess="RW">
			<bitenum id="NOATTENUATION" value="0" token="NOATTENUATION" description="No Attenuation"/>
			<bitenum id="REC601_LVL" value="1" token="REC601_LVL" description="0-255 =&gt; REC601 specified level"/>
		</bitfield>
		<bitfield id="ATCOM" width="1" begin="4" end="4" resetval="0" description="Input video Attenuation control for composite" range="-" rwaccess="RW">
			<bitenum id="NOATTENUATION" value="0" token="NOATTENUATION" description="No Attenuation"/>
			<bitenum id="REC601_LVL" value="1" token="REC601_LVL" description="0-255 =&gt; REC601 specified level"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DAUPS" width="1" begin="2" end="2" resetval="0" description="DAC x2 up-sampling enable" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="CUPS" width="1" begin="1" end="1" resetval="0" description="C signal up-sampling enable" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="YUPS" width="1" begin="0" end="0" resetval="0" description="Y signal up-sampling enable" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
	</register>
	<register id="SYNCCTL" acronym="SYNCCTL" offset="12" width="32" description="Sync control">
		<bitfield id="_RESV" width="17" begin="31" end="15" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="OVD" width="1" begin="14" end="14" resetval="0" description="OSD vsync delay" range="-" rwaccess="RW">
			<bitenum id="NODELAY" value="0" token="NODELAY" description="No delay"/>
			<bitenum id="DELAY" value="1" token="DELAY" description="Delay 0.5H"/>
		</bitfield>
		<bitfield id="EXFMD" width="2" begin="13" end="12" resetval="0" description="External field detection mode Effective in slave operation (SLAVE=1). " range="-" rwaccess="RW">
			<bitenum id="LATCH_EXT_FLD_AT_VDHIGH" value="0" token="LATCH_EXT_FLD_AT_VDHIGH" description="latch ext. field at external VD rising edge"/>
			<bitenum id="USE_RAW_EXT_FLD" value="1" token="USE_RAW_EXT_FLD" description="use raw external field"/>
			<bitenum id="USE_EXT_VSYNC_AS_FLDID" value="2" token="USE_EXT_VSYNC_AS_FLDID" description="use external vsync as field ID"/>
			<bitenum id="DET_EXT_VSYNC_PH" value="3" token="DET_EXT_VSYNC_PH" description="detect external vsync phase"/>
		</bitfield>
		<bitfield id="EXFIV" width="1" begin="11" end="11" resetval="0" description="External field input inversion Effective in slave operation (SLAVE=1). External field" range="-" rwaccess="RW">
			<bitenum id="NON_INVERSE" value="0" token="NON_INVERSE" description="Non-inverse"/>
			<bitenum id="INVERSE" value="1" token="INVERSE" description="Inverse"/>
		</bitfield>
		<bitfield id="EXSYNC" width="1" begin="10" end="10" resetval="0" description="External sync select" range="-" rwaccess="RW">
			<bitenum id="HSYNC_VSYNCPIN" value="0" token="HSYNC_VSYNCPIN" description="HSYNC/VSYNC pin"/>
			<bitenum id="CCDSYNCSIGNAL" value="1" token="CCDSYNCSIGNAL" description="CCD sync signal"/>
		</bitfield>
		<bitfield id="EXVIV" width="1" begin="9" end="9" resetval="0" description="External vertical sync input polarity" range="-" rwaccess="RW">
			<bitenum id="ACTIVEH" value="0" token="ACTIVEH" description="Active H"/>
			<bitenum id="ACTIVEL" value="1" token="ACTIVEL" description="Active L"/>
		</bitfield>
		<bitfield id="EXHIV" width="1" begin="8" end="8" resetval="0" description="External horizontal sync input polarity" range="-" rwaccess="RW">
			<bitenum id="ACTIVEH" value="0" token="ACTIVEH" description="Active H"/>
			<bitenum id="ACTIVEL" value="1" token="ACTIVEL" description="Active L"/>
		</bitfield>
		<bitfield id="CSP" width="1" begin="7" end="7" resetval="0" description="Composite signal output polarity  Note: Specifies composite signal output polarity from COUT3 pin in YCC8 or RGB8 mode" range="-" rwaccess="RW">
			<bitenum id="ACTIVEH" value="0" token="ACTIVEH" description="Active H"/>
			<bitenum id="ACTIVEL" value="1" token="ACTIVEL" description="Active L"/>
		</bitfield>
		<bitfield id="CSE" width="1" begin="6" end="6" resetval="0" description="Composite signal output enable  Note: Specifies composite signal output polarity from COUT3 pin in YCC8 or RGB8 mode" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="SYSW" width="1" begin="5" end="5" resetval="0" description="Output sync select  Note: Applicable to Standard mode only  Setting '1' in standard mode outputs the pulse width processed by the SYNCPLS register as output sync signal.  " range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="SYNC_PW_PROC" value="1" token="SYNC_PW_PROC" description="Sync pulse width processing mode"/>
		</bitfield>
		<bitfield id="VSYNCS" width="1" begin="4" end="4" resetval="0" description="Vertical sync output signal" range="-" rwaccess="RW">
			<bitenum id="VSYNC" value="0" token="VSYNC" description="Vertical sync signal"/>
			<bitenum id="COMPOSITE_SYNC" value="1" token="COMPOSITE_SYNC" description="composite sync signal"/>
		</bitfield>
		<bitfield id="VPL" width="1" begin="3" end="3" resetval="0" description="Vertical sync output polarity" range="-" rwaccess="RW">
			<bitenum id="ACTIVEH" value="0" token="ACTIVEH" description="Active H"/>
			<bitenum id="ACTIVEL" value="1" token="ACTIVEL" description="Active L"/>
		</bitfield>
		<bitfield id="HPL" width="1" begin="2" end="2" resetval="0" description="Horizontal sync output polarity" range="-" rwaccess="RW">
			<bitenum id="ACTIVEH" value="0" token="ACTIVEH" description="Active H"/>
			<bitenum id="ACTIVEL" value="1" token="ACTIVEL" description="Active L"/>
		</bitfield>
		<bitfield id="SYE" width="1" begin="1" end="1" resetval="0" description="Vertical sync output enable The output comes to ON when this is set to 1, and the signal selected by the VSSW is output from VSYNC pin. Setting 0 outputs inactive level determined by VPL." range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="SYDIR" width="1" begin="0" end="0" resetval="1" description="Horizontal sync output enable The output comes to ON when this is set to 1, and the signal selected by the VSSW is output from HSYNC pin. Setting 0 outputs inactive level determined by HPL." range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
	</register>
	<register id="HSPLS" acronym="HSPLS" offset="16" width="32" description="Horizontal Sync pulse width">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="HSPLS" width="13" begin="12" end="0" resetval="0" description="Horizontal sync pulse width (no of ENC clocks) Note: Effective in non-standard mode or sync processing mode (SYSW = 1)" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="VSPLS" acronym="VSPLS" offset="20" width="32" description="Vertical Sync pulse width">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VSPLS" width="13" begin="12" end="0" resetval="0" description="Vertical sync pulse width (no of ENC clocks) Note: Effective in non-standard mode or sync processing mode (SYSW = 1)" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="HINT" acronym="HINT" offset="24" width="32" description="Horizontal interval">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="HINT" width="13" begin="12" end="0" resetval="0" description="Horizontal interval (no of ENC clocks) Note: Effective in non-standard mode, If OSD clock is (ENC clock / 2), Specify even values.   Interval is HINT+1" range="-" rwaccess="RW">
         
         
         
      </bitfield>
	</register>
	<register id="HSTART" acronym="HSTART" offset="28" width="32" description="Horizontal valid data start position">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="HSTART" width="13" begin="12" end="0" resetval="0" description="Horizontal valid data start position  Note: Specify number of ENC clocks from start of horizontal sync.  LCD_OE is asserted at the position specified here and the data output starts." range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="HVALID" acronym="HVALID" offset="32" width="32" description="Horizontal data valid range">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="HVALID" width="13" begin="12" end="0" resetval="0" description="Horizontal data valid range Note: specify number of ENC clocks.  LCD_OE is asserted during the period specified here and valid data is output. The data outside of valid range is output in L." range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="VINT" acronym="VINT" offset="36" width="32" description="Vertical interval">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VINT" width="13" begin="12" end="0" resetval="0" description="Vertical interval (no of lines) Note: Effective in non-standard mode The interval is represented by VINT+1" range="-" rwaccess="RW">
         
         
         
      </bitfield>
	</register>
	<register id="VSTART" acronym="VSTART" offset="40" width="32" description="Vertical valid data start position">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VSTART" width="13" begin="12" end="0" resetval="0" description="Vertical valid data start position  Note: Specify number of lines" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="VVALID" acronym="VVALID" offset="44" width="32" description="Vertical data valid range">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VVALID" width="13" begin="12" end="0" resetval="0" description="Vertical data valid range Note: specify number of lines" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="HSDLY" acronym="HSDLY" offset="48" width="32" description="Horizontal sync delay">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="HSDLY" width="13" begin="12" end="0" resetval="0" description="Output delay of horizontal sync signal Note: This will delay the HSYNC signal by ENC clock" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="VSDLY" acronym="VSDLY" offset="52" width="32" description="Vertical sync delay">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VSDLY" width="13" begin="12" end="0" resetval="0" description="Output delay of vertical sync signal Note: This will delay the VSYNC signal by ENC clock" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="YCCCTL" acronym="YCCCTL" offset="56" width="32" description="YCbCr control">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="YCP" width="2" begin="3" end="2" resetval="0" description="YC output order Based on YCC mode" range="-" rwaccess="RW">
			<bitenum id="YCC16_CBCR" value="0" token="YCC16_CBCR" description="YCC16 mode - CbCr"/>
			<bitenum id="yCC16_CRCB" value="1" token="yCC16_CRCB" description="YCC16 mode - CrCb"/>
			<bitenum id="YCC8_CB_Y_CR_Y" value="0" token="YCC8_CB_Y_CR_Y" description="YCC8 mode - Cb-Y-Cr-Y"/>
			<bitenum id="YCC8_Y_CR_Y_CB" value="1" token="YCC8_Y_CR_Y_CB" description="YCC8 mode - Y-Cr-Y-Cb"/>
			<bitenum id="YCC8_CR_Y_CB_Y" value="2" token="YCC8_CR_Y_CB_Y" description="YCC8 mode - Cr-Y-Cb-Y"/>
			<bitenum id="YCC8_Y_CB_Y_CR" value="3" token="YCC8_Y_CB_Y_CR" description="YCC8 mode - Y-Cb-Y-Cr"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="R656" width="1" begin="0" end="0" resetval="0" description="REC656 mode This is ITU-R BT.656 format and is effective when the OSD clock runs at ENC clock/2." range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="REC656" value="1" token="REC656" description="REC656 mode"/>
		</bitfield>
	</register>
	<register id="RGBCTL" acronym="RGBCTL" offset="60" width="32" description="RGB control">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="RGBLAT" width="1" begin="15" end="15" resetval="0" description="RGB latch setting Set 1 to latch and output the data input in serial RGB output. This is set when data with the same pixel are output serially." range="-" rwaccess="RW">
			<bitenum id="NORMALOUTPUT" value="0" token="NORMALOUTPUT" description="Normal output"/>
			<bitenum id="LATCHMODE" value="1" token="LATCHMODE" description="Latch mode"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="14" end="14" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="IRSWP" width="1" begin="13" end="13" resetval="0" description="Swap order of data output in IronMan mode Effective only IRONM=1" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="IR_SWAP" value="1" token="IR_SWAP" description="Data swap"/>
		</bitfield>
		<bitfield id="IR9" width="1" begin="12" end="12" resetval="0" description="IronMan 9bit mode Effective only IRONM=1.   When 1, 24-bit RGB data (upper 6-bits of each color) is serially output on 9-bit data bus.  The output format is the first  is R[7:2] and G[7:5]  and the second is G[4:2] and B[7:2].   This order can be swapped by IRSWP register." range="-" rwaccess="RW">
			<bitenum id="IR_8BIT" value="0" token="IR_8BIT" description="8-bit"/>
			<bitenum id="IR_9-BIT" value="1" token="IR_9-BIT" description="9-bit"/>
		</bitfield>
		<bitfield id="IRONM" width="1" begin="11" end="11" resetval="0" description="Iron-man type RGB output Effective in SRGB mode" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="IRONMAN" value="1" token="IRONMAN" description="Iron-man type"/>
		</bitfield>
		<bitfield id="DFLTR" width="1" begin="10" end="10" resetval="0" description="RGB LPF sampling frequency Effective in all digital output modes with RGB output  Note: Effective in all digital modes with RGB output" range="-" rwaccess="RW">
			<bitenum id="ENCCLOCK_2" value="0" token="ENCCLOCK_2" description="ENC clock / 2"/>
			<bitenum id="ENCCLOCK" value="1" token="ENCCLOCK" description="ENC clock"/>
		</bitfield>
		<bitfield id="DFLTS" width="2" begin="9" end="8" resetval="0" description="RGB LPF select Note: Effective in all digital modes with RGB output" range="-" rwaccess="RW">
			<bitenum id="NOFILTER" value="0" token="NOFILTER" description="No filter"/>
			<bitenum id="1_2_1" value="1" token="1_2_1" description="1+2+1"/>
			<bitenum id="1_2_4_2_1" value="2" token="1_2_4_2_1" description="1+2+4+2+1"/>
			<bitenum id="RESERVED" value="3" token="RESERVED" description="Reserved"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="RGBEF" width="3" begin="6" end="4" resetval="0" description="RGB output order (Line Id = 1) Note: Effective in RGB8, EPSON and CASIO modes. The line ID at RGBCL=1 represents the culling line ID set in the CULLLINE register. At RGBCL=0, it represents normal line ID." range="-" rwaccess="RW">
			<bitenum id="R0_G1_B2" value="0" token="R0_G1_B2" description="R0-G1-B2"/>
			<bitenum id="R0_B1_G2" value="1" token="R0_B1_G2" description="R0-B1-G2"/>
			<bitenum id="G0_R1_B2" value="2" token="G0_R1_B2" description="G0-R1-B2"/>
			<bitenum id="G0_B1_R2" value="3" token="G0_B1_R2" description="G0-B1-R2"/>
			<bitenum id="B0_R1_G2" value="4" token="B0_R1_G2" description="B0-R1-G2"/>
			<bitenum id="B0_G1_R2" value="5" token="B0_G1_R2" description="B0-G1-R2"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="RGBOF" width="3" begin="2" end="0" resetval="-" description="RGB output order (Line Id = 0) Note: Effective in RGB8, EPSON and CASIO modes. The line ID at RGBCL=1 represents the culling line ID set in the CULLLINE register. At RGBCL=0, it represents normal line ID." range="-" rwaccess="">
			<bitenum id="R0_G1_B2" value="0" token="R0_G1_B2" description="R0-G1-B2"/>
			<bitenum id="R0_B1_G2" value="1" token="R0_B1_G2" description="R0-B1-G2"/>
			<bitenum id="G0_R1_B2" value="2" token="G0_R1_B2" description="G0-R1-B2"/>
			<bitenum id="G0_B1_R2" value="3" token="G0_B1_R2" description="G0-B1-R2"/>
			<bitenum id="B0_R1_G2" value="4" token="B0_R1_G2" description="B0-R1-G2"/>
			<bitenum id="B0_G1_R2" value="5" token="B0_G1_R2" description="B0-G1-R2"/>
		</bitfield>
	</register>
	<register id="RGBCLP" acronym="RGBCLP" offset="64" width="32" description="RGB level clipping">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="UCLIP" width="8" begin="15" end="8" resetval="0" description="Upper clip level for RGB output Note: Effective in all digital output modes with RGB output. Clipping is done following offset addition" range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="OFST" width="8" begin="7" end="0" resetval="0" description="Offset level for RGB output Note: Effective in all digital output modes with RGB output. Offset specified here can be added to RGB converted from YCbCr" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="LINECTL" acronym="LINECTL" offset="68" width="32" description="Line Id control">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="EXIDP" width="1" begin="15" end="15" resetval="0" description="External Line Id signal polarity Effective at EXIDE=1" range="-" rwaccess="RW">
			<bitenum id="NON_INVERSE" value="0" token="NON_INVERSE" description="Non-inverse"/>
			<bitenum id="INVERSE" value="1" token="INVERSE" description="Inverse"/>
		</bitfield>
		<bitfield id="EXIDE" width="1" begin="14" end="14" resetval="0" description="External Line Id signal input mode Set External to perform the line control using external line ID signal, which can be input from a GIO.  Otehrwise, the line ID is generated internally." range="-" rwaccess="RW">
			<bitenum id="INTERNALIDLINE" value="0" token="INTERNALIDLINE" description="Internal Id line"/>
			<bitenum id="EXTERNALIDLINE" value="1" token="EXTERNALIDLINE" description="External Id Line"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="13" end="12" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VSTF" width="1" begin="11" end="11" resetval="0" description="Vertical data valid start position field mode When 1, different start line can be specified for vertical data valid start position by VSTARTA register." range="-" rwaccess="RW">
			<bitenum id="NORMALMODE" value="0" token="NORMALMODE" description="Normal mode"/>
			<bitenum id="FIELDMODE" value="1" token="FIELDMODE" description="Field mode"/>
		</bitfield>
		<bitfield id="VCLID" width="3" begin="10" end="8" resetval="0" description="Vertical Culling line position Specifies which line will be culled of every six lines.  No culling will be applied when VCLID is greater than 5. This bit is effective when VCL56=1." range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="VCLRD" width="1" begin="7" end="7" resetval="0" description="Vertical Culling counter reset mode When 0, the counter for vertical culling is reset to zero at vertical sync.  When 1, it is reset to a random value at vertical sync.  Effective when VCL56=1." range="-" rwaccess="RW">
			<bitenum id="RESET_0" value="0" token="RESET_0" description="Reset to 0"/>
			<bitenum id="RESET_RAND" value="1" token="RESET_RAND" description="Reset to Random value"/>
		</bitfield>
		<bitfield id="VCL56" width="1" begin="6" end="6" resetval="0" description="Digital output vertical culling Enabling discards one line of video output every six lines.  This can be used to output NTSC valid lines with PAL timing." range="-" rwaccess="RW">
			<bitenum id="NOCULLING" value="0" token="NOCULLING" description="No culling"/>
			<bitenum id="5_6CULLING" value="1" token="5_6CULLING" description="5/6 culling"/>
		</bitfield>
		<bitfield id="HLDF" width="1" begin="5" end="5" resetval="0" description="Digital output Field Hold Note: Effective in non-standard mode.   Enabling suspends the video output when current field output is completed.  Reading the data from OSD is suspended during this period and the output of sync signal and video data ar" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="OUTPUTHOLD" value="1" token="OUTPUTHOLD" description="Output hold"/>
		</bitfield>
		<bitfield id="HLDL" width="1" begin="4" end="4" resetval="0" description="Digital output Line Hold Note: Effective in non-standard mode.  Enabling suspends the video output when current line output is completed.  Reading the data from OSD is suspended during this period and the output of sync signal and video data are al" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="OUTPUTHOLD" value="1" token="OUTPUTHOLD" description="Output hold"/>
		</bitfield>
		<bitfield id="LINID" width="1" begin="3" end="3" resetval="0" description="Start line Id control in even field" range="-" rwaccess="RW">
			<bitenum id="LINEID_0" value="0" token="LINEID_0" description="Line Id=0"/>
			<bitenum id="LINEID_1" value="1" token="LINEID_1" description="Line Id=1"/>
		</bitfield>
		<bitfield id="DCKCLP" width="1" begin="2" end="2" resetval="0" description="DCLK pattern switching by culling line Id When this is enabled, the DCLK pattern can be switched according to the culling line ID set by the CULLLINE register.  The DCLK pattern on each line is specified by the DCLKPTN and DCLKPTNA registers." range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="DCKCLI" width="1" begin="1" end="1" resetval="0" description="DCLK polarity inversion by culling line Id When this is disabled, the DCLK polarity is fixed anytime as specified by the VCLKP register.  Enabling inverts this polarity according to the culling line ID set by the CULLLINE register." range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="RGBCL" width="1" begin="0" end="0" resetval="0" description="RGB output order switching by culling line Id Disabling switches RGB output order every line. Enabling switches this order according to the XORed signal of the line ID and the culling line ID set by the CULLLINE register.  The output order on each " range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
	</register>
	<register id="CULLLINE" acronym="CULLLINE" offset="72" width="32" description="Culling line control">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="CLOF" width="4" begin="15" end="12" resetval="0" description="Culling line Id toggle position (Odd field)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CLEF" width="4" begin="11" end="8" resetval="0" description="Culling line Id toggle position (Even field)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="4" begin="7" end="4" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="CULI" width="4" begin="3" end="0" resetval="0" description="Culling line Id inversion interval" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="LCDOUT" acronym="LCDOUT" offset="76" width="32" description="LCD output signal control">
		<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="FIDS" width="1" begin="8" end="8" resetval="0" description="GIO39 output signal select  Note: Select GIO29 signal using FSEL2[11:10] = 01" range="-" rwaccess="RW">
			<bitenum id="FIELDID" value="0" token="FIELDID" description="Field Id"/>
			<bitenum id="LCD_OE" value="1" token="LCD_OE" description="LCD_OE"/>
		</bitfield>
		<bitfield id="FIDP" width="1" begin="7" end="7" resetval="0" description="Field Id output polarity" range="-" rwaccess="RW">
			<bitenum id="NON_INVERSE" value="0" token="NON_INVERSE" description="Non-inverse"/>
			<bitenum id="INVERSE" value="1" token="INVERSE" description="Inverse"/>
		</bitfield>
		<bitfield id="PWMP" width="1" begin="6" end="6" resetval="0" description="PWM output pulse polarity" range="-" rwaccess="RW">
			<bitenum id="ACTIVEH" value="0" token="ACTIVEH" description="Active H"/>
			<bitenum id="ACTIVEL" value="1" token="ACTIVEL" description="Active L"/>
		</bitfield>
		<bitfield id="PWME" width="1" begin="5" end="5" resetval="0" description="PWM output control " range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="ACE" width="1" begin="4" end="4" resetval="0" description="LCD_AC output control" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="BRP" width="1" begin="3" end="3" resetval="0" description="Bright output polarity" range="-" rwaccess="RW">
			<bitenum id="NON_INVERSE" value="0" token="NON_INVERSE" description="Non-inverse"/>
			<bitenum id="INVERSE" value="1" token="INVERSE" description="Inverse"/>
		</bitfield>
		<bitfield id="BRE" width="1" begin="2" end="2" resetval="0" description="Bright output control" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="OEP" width="1" begin="1" end="1" resetval="0" description="LCD_OE output polarity" range="-" rwaccess="RW">
			<bitenum id="ACTIVEH" value="0" token="ACTIVEH" description="Active H"/>
			<bitenum id="ACTIVEL" value="1" token="ACTIVEL" description="Active L"/>
		</bitfield>
		<bitfield id="OEE" width="1" begin="0" end="0" resetval="0" description="LCD_OE output control" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
	</register>
	<register id="BRTS" acronym="BRTS" offset="80" width="32" description="Brightness start position signal control ">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="BRTS" width="13" begin="12" end="0" resetval="0" description="Bright pulse start position Specify the number of ENC cycles from HSYNC signal.  " range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="BRTW" acronym="BRTW" offset="84" width="32" description="Brightness width signal control ">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="BRTW" width="13" begin="12" end="0" resetval="0" description="Bright pulse width Specify the number of ENC cycles." range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="ACCTL" acronym="ACCTL" offset="88" width="32" description="LCD_AC signal control">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="ACTF" width="3" begin="15" end="13" resetval="0" description="LCD_AC toggle interval Note: LCD_AC is toggled every field specified here" range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ACTH" width="13" begin="12" end="0" resetval="0" description="LCD_AC toggle horizontal position Note: LCD_AC is toggled by the number of ENC clocks from the rising edge of horizontal sync signal" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="PWMP" acronym="PWMP" offset="92" width="32" description="PWM start position signal control">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PWMP" width="13" begin="12" end="0" resetval="0" description="PWM output period Specify the number of ENC clocks. Period is PWMP + 1" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="PWMW" acronym="PWMW" offset="96" width="32" description="PWM width signal control">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PWMW" width="13" begin="12" end="0" resetval="0" description="PWM output pulse width Specify the H pulse width by ENC clock. Setting '0' makes PWM output L level always, Setting bigger value than PWMP sets to H level always," range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKCTL" acronym="DCLKCTL" offset="100" width="32" description="DCLK control">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCKIM" width="1" begin="15" end="15" resetval="0" description="DCLK Internal Mode When enabled, a different pattern can be specified for internal DCLK from output DCLK.  In this mode, DCLKPTN0A-PCLKPTN3A and DCLKHSTTA are used to specify the internal DCLK pattern and its pattern valid bit width respectively.  Th" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="14" end="14" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DOFST" width="2" begin="13" end="12" resetval="0" description="DCLK output offset To adjust the DCLK delay output from VCLK pin by ENC clock. When DCLK output is configured as ENC clock gating with DCKEC=1 and DCKOH=0, these bits have no meaning. " range="-" rwaccess="RW">
			<bitenum id="ZERO" value="0" token="ZERO" description="0"/>
			<bitenum id="MINUS_HALF" value="1" token="MINUS_HALF" description="-0.5"/>
			<bitenum id="PLUS_HALF" value="2" token="PLUS_HALF" description="0.5"/>
			<bitenum id="PLUS_ONE" value="3" token="PLUS_ONE" description="1"/>
		</bitfield>
		<bitfield id="DCKEC" width="1" begin="11" end="11" resetval="0" description="DCLK Pattern mode When 0, the specified value in DCLKPTN (or DCLKPTNA) register becomes the clock level of DCLK.  When 1, DCLKPTN works as the clock enable for ENC clock." range="-" rwaccess="RW">
			<bitenum id="LEVEL" value="0" token="LEVEL" description="Level"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
		<bitfield id="DCKME" width="1" begin="10" end="10" resetval="0" description="DCLK mask control Masks are specified by the DCLKHSTT, DCLKHVLD, DCLKVSTT and DCLKVVLD registers.  Enabling represents the mask is ON and outputs the clock in specified valid area.  Disabling represents the mask is OFF and outputs directly the DCLK" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="DCKOH" width="1" begin="9" end="9" resetval="0" description="DCLK output divide Enabling divides the clock by two and outputs it from VCLK pin.  RGB data is output by the rising of internal DCLK and only divided clock output is output.  Thus, this can be used to connect to the LCD that captures the data usin" range="-" rwaccess="RW">
			<bitenum id="DIV_BY_1" value="0" token="DIV_BY_1" description="Divide by 1"/>
			<bitenum id="DIV_BY_2" value="1" token="DIV_BY_2" description="Divide by 2"/>
		</bitfield>
		<bitfield id="DCKIH" width="1" begin="8" end="8" resetval="0" description="Internal DCLK output divide Enabling divides internal DCLK clock by two. When the clock output is divided by 1 (DCKOH=0), two clocks can be output per one data.  Thus, this can be used to connect to the LCD that requires double clock frequency of d" range="-" rwaccess="RW">
			<bitenum id="DIV_BY_1" value="0" token="DIV_BY_1" description="Divide by 1"/>
			<bitenum id="DIV_BY_2" value="1" token="DIV_BY_2" description="Divide by 2"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="7" end="6" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCKPW" width="6" begin="5" end="0" resetval="0" description="DCLK pattern valid bit width Note: Set the width of valid bits aming 64 bits in the DCLKPTN0-3 registers" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKPTN0" acronym="DCLKPTN0" offset="104" width="32" description="DCLK pattern 0">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCPTN0" width="16" begin="15" end="0" resetval="0" description="DCLK pattern The specified bit pattern is output in resolution of ENC clock units" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKPTN1" acronym="DCLKPTN1" offset="108" width="32" description="DCLK pattern 1">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCPTN1" width="16" begin="15" end="0" resetval="0" description="DCLK pattern The specified bit pattern is output in resolution of ENC clock units" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKPTN2" acronym="DCLKPTN2" offset="112" width="32" description="DCLK pattern 2">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCPTN2" width="16" begin="15" end="0" resetval="0" description="DCLK pattern The specified bit pattern is output in resolution of ENC clock units" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKPTN3" acronym="DCLKPTN3" offset="116" width="32" description="DCLK pattern 3">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCPTN3" width="16" begin="15" end="0" resetval="0" description="DCLK pattern The specified bit pattern is output in resolution of ENC clock units" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKPTN0A" acronym="DCLKPTN0A" offset="120" width="32" description="DCLK auxiliary pattern 0">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCPTN0A" width="16" begin="15" end="0" resetval="0" description="DCLK pattern (auxiliary) The specified bit pattern is output in resolution of ENC clock units" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKPTN1A" acronym="DCLKPTN1A" offset="124" width="32" description="DCLK auxiliary pattern 1">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCPTN1A" width="16" begin="15" end="0" resetval="0" description="DCLK pattern (auxiliary) The specified bit pattern is output in resolution of ENC clock units" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKPTN2A" acronym="DCLKPTN2A" offset="128" width="32" description="DCLK auxiliary pattern 2">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCPTN2A" width="16" begin="15" end="0" resetval="0" description="DCLK pattern (auxiliary) The specified bit pattern is output in resolution of ENC clock units" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKPTN3A" acronym="DCLKPTN3A" offset="132" width="32" description="DCLK auxiliary pattern 3">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCPTN3A" width="16" begin="15" end="0" resetval="0" description="DCLK pattern (auxiliary) The specified bit pattern is output in resolution of ENC clock units" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKHS" acronym="DCLKHS" offset="136" width="32" description="Horizontal DCLK mask start">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCHS" width="13" begin="12" end="0" resetval="0" description="Horizontal DCLK mask start position This is specified in number of ENC clocks from start of the horizontal sync signal" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKHSA" acronym="DCLKHSA" offset="140" width="32" description="Horizontal auxiliary DCLK mask start">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCHS" width="13" begin="12" end="0" resetval="0" description="Horizontal DCLK (auxiliary) mask start position This is specified in number of ENC clocks from start of the horizontal sync signal" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKHR" acronym="DCLKHR" offset="144" width="32" description="Horizontal DCLK mask range">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCHR" width="13" begin="12" end="0" resetval="0" description="Horizontal DCLK mask range This is specified in ENC clocks" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKVS" acronym="DCLKVS" offset="148" width="32" description="Vertical DCLK mask start">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCVS" width="13" begin="12" end="0" resetval="0" description="DCLK vertival mask start position This is specified in lines from vertical sync signal" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DCLKVR" acronym="DCLKVR" offset="152" width="32" description="Vertical DCLK mask range">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DCVR" width="13" begin="12" end="0" resetval="0" description="DCLK vertical mask range This is specified in number of lines" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="ATR0" acronym="ATR0" offset="156" width="32" description="Video Attribute Data #0">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="ATR0" width="8" begin="7" end="0" resetval="0" description="Video attribute data register 0  NTSC - Set the WORD0 data. - Bit7-6 is unused,  - Bit5-3 is WORD0-B,  - Bit2-0 is WORD0-A  PAL - not used" range="-" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="ATR1" acronym="ATR1" offset="160" width="32" description="Video Attribute Data #1">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="ATR1" width="8" begin="7" end="0" resetval="0" description="Video attribute data register 1 NTSC - Set the WORD1 and WORD2 data - Bit7-4 is WORD2,  - Bit3-0 is WORD1  PAL - Set the GROUP1 and GROUP2 data. - Bit7-4 is GROUP2,  - Bit3-0 is GROUP1" range="-" rwaccess="RW">
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="ATR2" acronym="ATR2" offset="164" width="32" description="Video Attribute Data #2">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="ATR2" width="8" begin="7" end="0" resetval="0" description="Video attribute data register 2 NTSC - Set CRC data and enable attribute insertion. - Bit7 is ATR_EN,  - Bit6 is unused,  - Bit5-0 is CRC  PAL - Set GROUP3 and GROU4 data and enable attribute insertion. - Bit7 is ATR_EN,  - Bit6 is ununsed, - Bit5-3 is GROUP4 and  - Bit2-0 is GROUP3  ATR_EN: Attribute data insertion enable 0: No insertion 1: Insertion" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="EPSON_LCDCTL" acronym="EPSON_LCDCTL" offset="168" width="32" description="EPSON LCD Control">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="YSCLS" width="1" begin="7" end="7" resetval="0" description="Low pulse number of YSCL" range="-" rwaccess="RW">
			<bitenum id="1PULSE" value="0" token="1PULSE" description="one pulse (1/2 reset drive)"/>
			<bitenum id="2PULSES" value="1" token="2PULSES" description="two pulses (1/2 select drive)"/>
		</bitfield>
		<bitfield id="XINHS" width="1" begin="6" end="6" resetval="0" description="XINH Signal select" range="-" rwaccess="RW">
			<bitenum id="DCOUTPUT" value="0" token="DCOUTPUT" description="DC output"/>
			<bitenum id="TGCONTROLLED" value="1" token="TGCONTROLLED" description="TG controlled"/>
		</bitfield>
		<bitfield id="XINHL" width="1" begin="5" end="5" resetval="0" description="XINH DC level" range="-" rwaccess="RW">
			<bitenum id="LLEVELOUT" value="0" token="LLEVELOUT" description="L level output"/>
			<bitenum id="HLEVELOUT" value="1" token="HLEVELOUT" description="H level output"/>
		</bitfield>
		<bitfield id="SYSFID" width="1" begin="4" end="4" resetval="0" description="SYS function applied field ID select" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SYSSE" width="1" begin="3" end="3" resetval="0" description="SYS function enable  Note: setting '1 resets the vertical counter one line earlier in the field selected by SYSFID" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="GCPS" width="3" begin="2" end="0" resetval="0" description="GCP pattern select Note: When RAM is used, data written in RAM address 0-63 is shifter out by one bit from MSB to LSB and output as GCP pulse" range="-" rwaccess="RW">
			<bitenum id="ROM_TYPE0" value="0" token="ROM_TYPE0" description="ROM (Type 0)"/>
			<bitenum id="ROM_TYPE1" value="1" token="ROM_TYPE1" description="ROM (Type 1)"/>
			<bitenum id="ROM_TYPE2" value="2" token="ROM_TYPE2" description="ROM (Type 2)"/>
			<bitenum id="ROM_TYPE3" value="3" token="ROM_TYPE3" description="ROM (Type 3)"/>
			<bitenum id="RAM" value="4" token="RAM" description="RAM"/>
		</bitfield>
	</register>
	<register id="CASIO_LCDCTL" acronym="CASIO_LCDCTL" offset="172" width="32" description="CASIO LCD Control">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="CRIT" width="1" begin="3" end="3" resetval="0" description="RIT port control  Note: Setting is enabled at the rising edge of horizontal sync signal" range="-" rwaccess="RW">
			<bitenum id="LLEVELOUT" value="0" token="LLEVELOUT" description="L level output"/>
			<bitenum id="HLEVELOUT" value="1" token="HLEVELOUT" description="H level output"/>
		</bitfield>
		<bitfield id="CSTB" width="1" begin="2" end="2" resetval="0" description="STBYB port control Note: CP output is fixed at H level when 0" range="-" rwaccess="RW">
			<bitenum id="LLEVELOUT" value="0" token="LLEVELOUT" description="L level output"/>
			<bitenum id="HLEVELOUT" value="1" token="HLEVELOUT" description="H level output"/>
		</bitfield>
		<bitfield id="CGRES" width="1" begin="1" end="1" resetval="0" description="GRES port control" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="FIXEDLLEVEL" value="1" token="FIXEDLLEVEL" description="Fixed L level"/>
		</bitfield>
		<bitfield id="CDM" width="1" begin="0" end="0" resetval="0" description="Display mode" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="VERTICALREVERSEMODE" value="1" token="VERTICALREVERSEMODE" description="Vertical reverse mode"/>
		</bitfield>
	</register>
	<register id="UDISP_LCDCTL" acronym="UDISP_LCDCTL" offset="176" width="32" description="uDisplay LCD control">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="FSW" width="8" begin="7" end="0" resetval="0" description="Frame start pulse width This is Specified in ENC clocks" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="STN_LCDCTL" acronym="STN_LCDCTL" offset="180" width="32" description="STN LCD control">
		<bitfield id="_RESV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="FRCROT" width="1" begin="2" end="2" resetval="0" description="FRC table rotation enable When enabled, the FRC table for each color is automatically rotated when each pixel data is latched.  This can be useful to equalize dot blinking pattern." range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="SDW" width="2" begin="1" end="0" resetval="0" description="STN-LCD data bus width" range="-" rwaccess="RW">
			<bitenum id="8BITS" value="0" token="8BITS" description="8 bits"/>
			<bitenum id="4BITS" value="1" token="4BITS" description="4 bits"/>
			<bitenum id="12BITS" value="2" token="12BITS" description="12 bits"/>
			<bitenum id="RESERVED" value="3" token="RESERVED" description="Reserved"/>
		</bitfield>
	</register>
	<register id="VSTAT" acronym="VSTAT" offset="184" width="32" description="Video status">
		<bitfield id="_RESV" width="27" begin="31" end="5" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="FIDST" width="1" begin="4" end="4" resetval="0" description="Field ID monitor" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="2" begin="3" end="2" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="UDBAL" width="1" begin="1" end="1" resetval="0" description="uDisplay 'Balance signal' monitor" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="UDFUL" width="1" begin="0" end="0" resetval="0" description="uDisplay 'Full' signal monitor" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="RAMADR" acronym="RAMADR" offset="188" width="32" description="GCP/FRC table RAM address">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="RAMADR" width="6" begin="5" end="0" resetval="0" description="GCP/FRC table RAM address." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="RAMPORT" acronym="RAMPORT" offset="192" width="32" description="GCP/FRC table RAM data port">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="RAMPORT" width="16" begin="15" end="0" resetval="0" description="RAM data port  Note: While reading, the data in the address specified in the RAMADR register can be read.  While writing, the data is written to the address specified in the RAMADR register. The RAMADR is automatically incremented every access to the RAMP register in both write and read cases." range="-" rwaccess="RW">
         
         
         
      </bitfield>
	</register>
	<register id="DACTST" acronym="DACTST" offset="196" width="32" description="DAC Test">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DAPD3" width="1" begin="15" end="15" resetval="1" description="DAC3 power-down" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal mode"/>
			<bitenum id="PWRDN" value="1" token="PWRDN" description="Power-down mode"/>
		</bitfield>
		<bitfield id="DAPD2" width="1" begin="14" end="14" resetval="1" description="DAC2 power-down" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal mode"/>
			<bitenum id="PWRDN" value="1" token="PWRDN" description="Power-down mode"/>
		</bitfield>
		<bitfield id="DAPD1" width="1" begin="13" end="13" resetval="1" description="DAC1 power-down" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal mode"/>
			<bitenum id="PWRDN" value="1" token="PWRDN" description="Power-down mode"/>
		</bitfield>
		<bitfield id="DAPD0" width="1" begin="12" end="12" resetval="1" description="DAC0 power-down" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal mode"/>
			<bitenum id="PWRDN" value="1" token="PWRDN" description="Power-down mode"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DACDC" width="1" begin="10" end="10" resetval="0" description="DAC DC output mode Note: Enabling converts the value written in the DALVL register to DAC and directly outputs from DAOUT" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="DCOUT" value="1" token="DCOUT" description="DC output mode"/>
		</bitfield>
		<bitfield id="DALVL" width="10" begin="9" end="0" resetval="0" description="DC level control" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="YCOLVL" acronym="YCOLVL" offset="200" width="32" description="YOUT and COUT levels">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="YLVL" width="8" begin="15" end="8" resetval="0" description="YOUT DC level" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CLVL" width="8" begin="7" end="0" resetval="0" description="COUT DC level" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="SCPROG" acronym="SCPROG" offset="204" width="32" description="Sub-carrier programming">
		<bitfield id="_RESV" width="22" begin="31" end="10" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="SCSD" width="10" begin="9" end="0" resetval="306" description="Sub-carrier initial phase value Phase in degrees specified by SCSD/1024*360" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="RSV1" acronym="RSV1" offset="208" width="32" description="Reserved">
		<bitfield id="RSV1" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV2" acronym="RSV2" offset="212" width="32" description="Reserved">
		<bitfield id="RSV2" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV3" acronym="RSV3" offset="216" width="32" description="Reserved">
		<bitfield id="RSV3" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="CVBS" acronym="CVBS" offset="220" width="32" description="Composite Mode">
		<bitfield id="_RESV" width="17" begin="31" end="15" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="YCDLY" width="3" begin="14" end="12" resetval="0" description="Delay adjsutment of Y signal in composite signal  Note: The value represented is 2's complement" range="-" rwaccess="RW">
			<bitenum id="0" value="0" token="0" description="0"/>
			<bitenum id="PLUS_1" value="1" token="PLUS_1" description="1"/>
			<bitenum id="PLUS_2" value="2" token="PLUS_2" description="2"/>
			<bitenum id="PLUS_3" value="3" token="PLUS_3" description="3"/>
			<bitenum id="MINUS_4" value="4" token="MINUS_4" description="-4"/>
			<bitenum id="MINUS_3" value="5" token="MINUS_3" description="-3"/>
			<bitenum id="MINUS_2" value="6" token="MINUS_2" description="-2"/>
			<bitenum id="MINUS_1" value="7" token="MINUS_1" description="-1"/>
		</bitfield>
		<bitfield id="_RESV" width="6" begin="11" end="6" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="CVLVL" width="1" begin="5" end="5" resetval="0" description="Composite video level (sync/white)" range="-" rwaccess="RW">
			<bitenum id="286MV_714MV" value="0" token="286MV_714MV" description="286mV/714mV"/>
			<bitenum id="300MV_700MV" value="1" token="300MV_700MV" description="300mV/700mV"/>
		</bitfield>
		<bitfield id="CSTUP" width="1" begin="4" end="4" resetval="0" description="Setup level at NTSC output" range="-" rwaccess="RW">
			<bitenum id="0_PCT" value="0" token="0_PCT" description="0%"/>
			<bitenum id="7P5_PCT" value="1" token="7P5_PCT" description="7.5%"/>
		</bitfield>
		<bitfield id="CBLS" width="1" begin="3" end="3" resetval="0" description="Blanking shape disable" range="-" rwaccess="RW">
			<bitenum id="ENABLE" value="0" token="ENABLE" description="Enable"/>
			<bitenum id="DISABLE" value="1" token="DISABLE" description="Disable"/>
		</bitfield>
		<bitfield id="CRCUT" width="1" begin="2" end="2" resetval="0" description="Chroma signal low pass filter select" range="-" rwaccess="RW">
			<bitenum id="1P5MHZ_CUT0FF" value="0" token="1P5MHZ_CUT0FF" description="1.5 MHz cut-0ff"/>
			<bitenum id="3MHZ_CUTOFF" value="1" token="3MHZ_CUTOFF" description="3 MHz cut-off"/>
		</bitfield>
		<bitfield id="CBBLD" width="1" begin="1" end="1" resetval="0" description="Blanking build up time for composite output" range="-" rwaccess="RW">
			<bitenum id="140US" value="0" token="140US" description="140us"/>
			<bitenum id="300US" value="1" token="300US" description="300us"/>
		</bitfield>
		<bitfield id="CSBLD" width="1" begin="0" end="0" resetval="0" description="Sync build up time for composite output" range="-" rwaccess="RW">
			<bitenum id="140US" value="0" token="140US" description="140us"/>
			<bitenum id="200US" value="1" token="200US" description="200us"/>
		</bitfield>
	</register>
	<register id="CMPNT" acronym="CMPNT" offset="224" width="32" description="Component Mode">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="MRGB" width="1" begin="15" end="15" resetval="0" description="RGB Mode select for component output" range="-" rwaccess="RW">
			<bitenum id="YPBPR" value="0" token="YPBPR" description="YPbPr"/>
			<bitenum id="RGB" value="1" token="RGB" description="RGB"/>
		</bitfield>
		<bitfield id="MYDLY" width="3" begin="14" end="12" resetval="0" description="Delay adjsutment of Y signal in component mode  Note: The value represented is 2's complement" range="-" rwaccess="RW">
			<bitenum id="0" value="0" token="0" description="0"/>
			<bitenum id="PLUS_1" value="1" token="PLUS_1" description="1"/>
			<bitenum id="PLUS_2" value="2" token="PLUS_2" description="2"/>
			<bitenum id="PLUS_3" value="3" token="PLUS_3" description="3"/>
			<bitenum id="MINUS_4" value="4" token="MINUS_4" description="-4"/>
			<bitenum id="MINUS_3" value="5" token="MINUS_3" description="-3"/>
			<bitenum id="MINUS_2" value="6" token="MINUS_2" description="-2"/>
			<bitenum id="MINUS_1" value="7" token="MINUS_1" description="-1"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="MSYR" width="1" begin="10" end="10" resetval="0" description="Sync on Pr (or R)" range="-" rwaccess="RW">
			<bitenum id="NOSYNC" value="0" token="NOSYNC" description="No sync"/>
			<bitenum id="SYNCON" value="1" token="SYNCON" description="Sync on"/>
		</bitfield>
		<bitfield id="MSYB" width="1" begin="9" end="9" resetval="0" description="Sync on Pb (or B)" range="-" rwaccess="RW">
			<bitenum id="NOSYNC" value="0" token="NOSYNC" description="No sync"/>
			<bitenum id="SYNCON" value="1" token="SYNCON" description="Sync on"/>
		</bitfield>
		<bitfield id="MSYG" width="1" begin="8" end="8" resetval="1" description="Sync on Y (or G)" range="-" rwaccess="RW">
			<bitenum id="NOSYNC" value="0" token="NOSYNC" description="No sync"/>
			<bitenum id="SYNCON" value="1" token="SYNCON" description="Sync on"/>
		</bitfield>
		<bitfield id="MCLVL" width="2" begin="7" end="6" resetval="0" description="Chroma level for component YPbPr" range="-" rwaccess="RW">
			<bitenum id="350MV_SMPTEN10" value="0" token="350MV_SMPTEN10" description="350mV (SMPTE N10)"/>
			<bitenum id="467MV_BETACAM" value="1" token="467MV_BETACAM" description="467mV (Betacam)"/>
			<bitenum id="324MV_MII" value="2" token="324MV_MII" description="324mV (MII)"/>
			<bitenum id="RESERVED" value="3" token="RESERVED" description="Reserved"/>
		</bitfield>
		<bitfield id="MYLVL" width="1" begin="5" end="5" resetval="0" description="Luma level (sync/white) for component YPbPr" range="-" rwaccess="RW">
			<bitenum id="286MV_714MV" value="0" token="286MV_714MV" description="286mV/714mV"/>
			<bitenum id="300MV_700MV" value="1" token="300MV_700MV" description="300mV/700mV"/>
		</bitfield>
		<bitfield id="MSTUP" width="1" begin="4" end="4" resetval="0" description="Setup for component YPbPr" range="-" rwaccess="RW">
			<bitenum id="0_PCT" value="0" token="0_PCT" description="0%"/>
			<bitenum id="7P5_PCT" value="1" token="7P5_PCT" description="7.5%"/>
		</bitfield>
		<bitfield id="MBLS" width="1" begin="3" end="3" resetval="0" description="Blanking shape disable When 1, blanking shaping feature is disabled." range="-" rwaccess="RW">
			<bitenum id="ENABLE" value="0" token="ENABLE" description="Enable"/>
			<bitenum id="DISABLE" value="1" token="DISABLE" description="Disable"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="2" end="2" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="MBBLD" width="1" begin="1" end="1" resetval="0" description="Blanking build up time for component output (interlace)" range="-" rwaccess="RW">
			<bitenum id="140US" value="0" token="140US" description="140us"/>
			<bitenum id="300US" value="1" token="300US" description="300us"/>
			<bitenum id="70US" value="0" token="70US" description="70us"/>
			<bitenum id="150US" value="1" token="150US" description="150us"/>
		</bitfield>
		<bitfield id="MSBLD" width="1" begin="0" end="0" resetval="0" description="Sync build up time for component output (interlace) (interlace)" range="-" rwaccess="RW">
			<bitenum id="140US" value="0" token="140US" description="140us"/>
			<bitenum id="200US" value="1" token="200US" description="200us"/>
			<bitenum id="70US" value="0" token="70US" description="70us"/>
			<bitenum id="100US" value="1" token="100US" description="100us"/>
		</bitfield>
	</register>
	<register id="ETMG0" acronym="ETMG0" offset="228" width="32" description="CVBS timing control 0">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="CEPW" width="4" begin="11" end="8" resetval="0" description="Equalizing pulse width offset for composite output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CFSW" width="4" begin="7" end="4" resetval="0" description="Field sync pulse width offset for composite output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CLSW" width="4" begin="3" end="0" resetval="0" description="Line sync pulse width offset for composite output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="ETMG1" acronym="ETMG1" offset="232" width="32" description="CVBS timing control 1">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="CBSE" width="4" begin="15" end="12" resetval="0" description="Burst end position offset for composite output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CBST" width="4" begin="11" end="8" resetval="0" description="Burst start position offset for composite output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CFPW" width="4" begin="7" end="4" resetval="0" description="Front porch position offset for composite output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CLBI" width="4" begin="3" end="0" resetval="0" description="Line blanking end position offset for composite output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="ETMG2" acronym="ETMG2" offset="236" width="32" description="Component timing control 0">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="MEPW" width="4" begin="11" end="8" resetval="0" description="Equalizing pulse width offset for component output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="MFSW" width="4" begin="7" end="4" resetval="0" description="Field sync pulse width offset for component output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="MLSW" width="4" begin="3" end="0" resetval="0" description="Line sync pulse width offset for component output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="ETMG3" acronym="ETMG3" offset="240" width="32" description="Component timing control 1">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="CFPW" width="4" begin="7" end="4" resetval="0" description="Front porch position offset for component output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CLBI" width="4" begin="3" end="0" resetval="0" description="Line blanking end position offset for component output This is set by ENC clock. This register is represented as signed-integer (2's complement)." range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DACSEL" acronym="DACSEL" offset="244" width="32" description="DAC output select">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DA3S" width="4" begin="15" end="12" resetval="0" description="DAC3 output select" range="-" rwaccess="RW">
			<bitenum id="CVBS" value="0" token="CVBS" description="CVBS"/>
			<bitenum id="SVIDEO_Y" value="1" token="SVIDEO_Y" description="S-Video Y"/>
			<bitenum id="SVIDEO_C" value="2" token="SVIDEO_C" description="S-Video C"/>
			<bitenum id="Y_G" value="3" token="Y_G" description="Y/G"/>
			<bitenum id="PB_B" value="4" token="PB_B" description="Pb/B"/>
			<bitenum id="PR_R" value="5" token="PR_R" description="Pr/R"/>
		</bitfield>
		<bitfield id="DA2S" width="4" begin="11" end="8" resetval="0" description="DAC2 output select" range="-" rwaccess="RW">
			<bitenum id="CVBS" value="0" token="CVBS" description="CVBS"/>
			<bitenum id="SVIDEO_Y" value="1" token="SVIDEO_Y" description="S-Video Y"/>
			<bitenum id="SVIDEO_C" value="2" token="SVIDEO_C" description="S-Video C"/>
			<bitenum id="Y_G" value="3" token="Y_G" description="Y/G"/>
			<bitenum id="PB_B" value="4" token="PB_B" description="Pb/B"/>
			<bitenum id="PR_R" value="5" token="PR_R" description="Pr/R"/>
		</bitfield>
		<bitfield id="DA1S" width="4" begin="7" end="4" resetval="-" description="DAC1 output select" range="-" rwaccess="">
			<bitenum id="CVBS" value="0" token="CVBS" description="CVBS"/>
			<bitenum id="SVIDEO_Y" value="1" token="SVIDEO_Y" description="S-Video Y"/>
			<bitenum id="SVIDEO_C" value="2" token="SVIDEO_C" description="S-Video C"/>
			<bitenum id="Y_G" value="3" token="Y_G" description="Y/G"/>
			<bitenum id="PB_B" value="4" token="PB_B" description="Pb/B"/>
			<bitenum id="PR_R" value="5" token="PR_R" description="Pr/R"/>
		</bitfield>
		<bitfield id="DA0S" width="4" begin="3" end="0" resetval="-" description="DAC0 output select" range="-" rwaccess="">
			<bitenum id="CVBS" value="0" token="CVBS" description="CVBS"/>
			<bitenum id="SVIDEO_Y" value="1" token="SVIDEO_Y" description="S-Video Y"/>
			<bitenum id="SVIDEO_C" value="2" token="SVIDEO_C" description="S-Video C"/>
			<bitenum id="Y_G" value="3" token="Y_G" description="Y/G"/>
			<bitenum id="PB_B" value="4" token="PB_B" description="Pb/B"/>
			<bitenum id="PR_R" value="5" token="PR_R" description="Pr/R"/>
		</bitfield>
	</register>
	<register id="RSV4" acronym="RSV4" offset="248" width="32" description="reserved">
		<bitfield id="RSV4" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5" acronym="RSV5" offset="252" width="32" description="reserved">
		<bitfield id="RSV5" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="ARGBX0" acronym="ARGBX0" offset="256" width="32" description="Analog RGB Matrix 0">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="AGY" width="11" begin="10" end="0" resetval="512" description="YCbCr-&gt;RGB matrix coefficient GY for analog RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="ARGBX1" acronym="ARGBX1" offset="260" width="32" description="Analog RGB Matrix 1">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="ARV" width="11" begin="10" end="0" resetval="702" description="YCbCr-&gt;RGB matrix coefficient RV for analog RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="ARGBX2" acronym="ARGBX2" offset="264" width="32" description="Analog RGB Matrix 2">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="AGU" width="11" begin="10" end="0" resetval="172" description="YCbCr-&gt;RGB matrix coefficient GU for analog RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="ARGBX3" acronym="ARGBX3" offset="268" width="32" description="Analog RGB Matrix 3">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="AGV" width="11" begin="10" end="0" resetval="357" description="YCbCr-&gt;RGB matrix coefficient GV for analog RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="ARGBX4" acronym="ARGBX4" offset="272" width="32" description="Analog RGB Matrix 4">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="ABU" width="11" begin="10" end="0" resetval="887" description="YCbCr-&gt;RGB matrix coefficient BU for analog RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="DRGBX0" acronym="DRGBX0" offset="276" width="32" description="Digital RGB Matrix 0">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DGY" width="11" begin="10" end="0" resetval="512" description="YCbCr-&gt;RGB matrix coefficient GY for Digital RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="DRGBX1" acronym="DRGBX1" offset="280" width="32" description="Digital RGB Matrix 1">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DRV" width="11" begin="10" end="0" resetval="702" description="YCbCr-&gt;RGB matrix coefficient RV for Digital RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="DRGBX2" acronym="DRGBX2" offset="284" width="32" description="Digital RGB Matrix 2">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DGU" width="11" begin="10" end="0" resetval="172" description="YCbCr-&gt;RGB matrix coefficient GU for Digital RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="DRGBX3" acronym="DRGBX3" offset="288" width="32" description="Digital RGB Matrix 3">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DGV" width="11" begin="10" end="0" resetval="357" description="YCbCr-&gt;RGB matrix coefficient GV for Digital RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="DRGBX4" acronym="DRGBX4" offset="292" width="32" description="Digital RGB Matrix 4">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DBU" width="11" begin="10" end="0" resetval="887" description="YCbCr-&gt;RGB matrix coefficient BU for Digital RGB out  Equation: | R |          |   GY     0    RV | |  Y-16  | | G | =  1/512 |   GY   -GU   -GV | | Cb-128 | | B |          |   GY    BU     0 | | Cr-128 |  Default: | R |          |  512     0   702 | |  Y-16  | | G | =  1/512 |  512  -172  -357 | | Cb-128 | | B |          |  512   887     0 | | Cr-128 |" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="VSTARTA" acronym="VSTARTA" offset="296" width="32" description="Vertical data valid start position for even field">
		<bitfield id="_RESV" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="DBU" width="13" begin="12" end="0" resetval="0" description="Vertical data valid start position for even field Specify the number of lines" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="OSDCLK0" acronym="OSDCLK0" offset="300" width="32" description="OSD clock control 0">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="OCPW" width="4" begin="3" end="0" resetval="0" description="OSD clock pattern bit width Sets the width of valid bit among all 16 bits in the OSDCLK1 register.  The number of the valid bits is counted from LSB side to MSB side of the OSDCLK1." range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="OSDCLK1" acronym="OSDCLK1" offset="304" width="32" description="OSD clock control 1">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="OCPT" width="16" begin="15" end="0" resetval="2" description="OSD clock pattern" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="HVLDCL0" acronym="HVLDCL0" offset="308" width="32" description="Horizontal valid culling control 0">
		<bitfield id="_RESV" width="27" begin="31" end="5" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="HCM" width="1" begin="4" end="4" resetval="0" description="Horizontal valid culling mode When enabled, the LCD_OE signal is gated by the pattern specified by HCPT register." range="-" rwaccess="RW">
			<bitenum id="NORMAL_MODE" value="0" token="NORMAL_MODE" description="Normal mode"/>
			<bitenum id="HORIZ_VALID_CULL_MODE" value="1" token="HORIZ_VALID_CULL_MODE" description="Horizontal valid culling mode"/>
		</bitfield>
		<bitfield id="HCPW" width="4" begin="3" end="0" resetval="0" description="Horizontal valid culling pattern bit width Set the width of valid bit among all 16 bits in the HVLDCL1 register. The number of the valid bits is counted from LSB side to MSB side of the HVLDCL1." range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="HVLDCL1" acronym="HVLDCL1" offset="312" width="32" description="Horizontal valid culling control 1">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="HCPT" width="16" begin="15" end="0" resetval="2" description="Horizontal culling pattern" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="OSDHADV" acronym="OSDHADV" offset="316" width="32" description="OSD horizontal sync advance">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="OHAD" width="8" begin="7" end="0" resetval="0" description="OSD horizontal sync advance OSD horizontal sync assertion timing can be advanced by this register. By default, the timing is adjusted so that OSD timing related registers and VENC timing related registers are aligned.   Specify the number of ENC cloc" range="-" rwaccess="RW">
         
         
         
         
      </bitfield>
	</register>
	<register id="SCTEST0" acronym="SCTEST0" offset="320" width="32" description="Subcarrier frequency control 0 (INTERNAL USE ONLY)">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SRATE" width="8" begin="7" end="0" resetval="135" description="Sub-carrier frequency parameter 0 See VTEST0 register for equation" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="SCTEST1" acronym="SCTEST1" offset="324" width="32" description="Subcarrier frequency control 1 (INTERNAL USE ONLY)">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SCCN" width="16" begin="15" end="0" resetval="65511" description="Sub-carrier frequency parameter 1 See VTEST0 register for equation (2s complement within 16-bit field, default is -25)" range="-" rwaccess="RW">
         
         
         
      </bitfield>
	</register>
	<register id="SCTEST2" acronym="SCTEST2" offset="328" width="32" description="Subcarrier frequency control 2 (INTERNAL USE ONLY)">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SCCP" width="16" begin="15" end="0" resetval="8" description="Sub-carrier frequency parameter 2 See VTEST0 register for equation" range="-" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="VTEST0" acronym="VTEST0" offset="332" width="32" description="Video Test 0 (INTERNAL USE ONLY)">
		<bitfield id="_RESV" width="18" begin="31" end="14" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="DEMEN" width="1" begin="13" end="13" resetval="0" description="DAC cell DEMEN control" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="DAOE" width="1" begin="12" end="12" resetval="0" description="DAC cell Output Enable (OE) control" range="-" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal"/>
			<bitenum id="DAC_LOW_OUTPUT" value="1" token="DAC_LOW_OUTPUT" description="DAOUT L level output"/>
		</bitfield>
		<bitfield id="VINTF" width="1" begin="11" end="11" resetval="0" description="Interrupt factor" range="-" rwaccess="RW">
			<bitenum id="V_SYNC" value="0" token="V_SYNC" description="Vertical sync"/>
			<bitenum id="H_SYNC" value="1" token="H_SYNC" description="Horizontal sync"/>
		</bitfield>
		<bitfield id="ACTST" width="1" begin="10" end="10" resetval="0" description="VENC AC test mode For device testing" range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="PFRC" width="1" begin="9" end="9" resetval="0" description="FRC table preset Setting '1' presets the FRC table to 0-15 addresses in RAM.  As preset value, that of LCD controller 'ML87V3104' manufactured by OKI is applied. Writing '0' performs no function.   At reading, '0' is read all the time." range="-" rwaccess="W">
         
         
         
         
         
      </bitfield>
		<bitfield id="RGRST" width="1" begin="8" end="8" resetval="0" description="VENC register set Setting '1' resets the VENC register to default setting.  Writing '0' performs no function. At reading, '0' is read all the time." range="-" rwaccess="W">
         
         
      </bitfield>
		<bitfield id="PALTE" width="1" begin="7" end="7" resetval="0" description="Timing at PAL signal output " range="-" rwaccess="RW">
			<bitenum id="EVENFLD" value="0" token="EVENFLD" description="Even field"/>
			<bitenum id="ODDFLD" value="1" token="ODDFLD" description="Odd field"/>
		</bitfield>
		<bitfield id="MACFP" width="1" begin="6" end="6" resetval="0" description="Field ID inversion for Macrovision circuit" range="-" rwaccess="RW">
			<bitenum id="NON_INVERSION" value="0" token="NON_INVERSION" description="Non-inversion"/>
			<bitenum id="INVERSION" value="1" token="INVERSION" description="Inversion"/>
		</bitfield>
		<bitfield id="MACSE" width="1" begin="5" end="5" resetval="0" description="Macrovision Y signal step output function enable  This is ON by default" range="-" rwaccess="RW">
			<bitenum id="ON" value="0" token="ON" description="On"/>
			<bitenum id="OFF" value="1" token="OFF" description="Off"/>
		</bitfield>
		<bitfield id="MACR" width="1" begin="4" end="4" resetval="0" description="Macrovision register reset Setting '1' resets the Macrovision register to default setting depending on current NTSC/PAL mode. Writing '0' performs no function.  At reading, '0' is read all the time." range="-" rwaccess="W">
         
         
         
      </bitfield>
		<bitfield id="SCTST" width="1" begin="3" end="3" resetval="0" description="Sub-carrier phase reset - Writing 1 resets the sub-carrier phase - Writing 0 has no function - Always 0 when read  Sub-carrier frequency can be derived by SRATE?SCCN and SCCP registers by the following:  f_sc = 1/1024 x (SRATE - SCCN/(SCCP-SCCN)) x 27MHz" range="-" rwaccess="RW">
         
         
         
         
         
         
         
         
      </bitfield>
		<bitfield id="YLPF" width="1" begin="2" end="2" resetval="0" description="Y LPF Enable To apply 1+2+1 filter to Y signal in 13.5MHz sampling rate. (For test for DSC25-compatible)" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="CNOF" width="1" begin="1" end="1" resetval="0" description="Chroma LPF OFF" range="-" rwaccess="RW">
			<bitenum id="ON" value="0" token="ON" description="On"/>
			<bitenum id="OFF" value="1" token="OFF" description="Off"/>
		</bitfield>
		<bitfield id="YUPF" width="1" begin="0" end="0" resetval="0" description="Luma upsampling filter select" range="-" rwaccess="RW">
			<bitenum id="SINC" value="0" token="SINC" description="[3 0 m10 0 39 64 39 0 m10 0 3]"/>
			<bitenum id="TRI" value="1" token="TRI" description="[1 2 1]"/>
		</bitfield>
	</register>
	<register id="VTEST1" acronym="VTEST1" offset="336" width="32" description="Video Test 1 (INTERNAL USE ONLY)">
		<bitfield id="VTEST1" width="32" begin="31" end="0" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
	</register>
	<register id="VTEST2" acronym="VTEST2" offset="340" width="32" description="Video Test 2 (INTERNAL USE ONLY)">
		<bitfield id="VTEST2" width="32" begin="31" end="0" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
	</register>
</module>
