# MIPS CPU

- Author: 邓翔

A MIPS architecture CPU with 5 pipeline stages.

## Instructions

From the [project directory](source/), run the following:

Build

```
$ make
```

Build test modul

```
$ make test
```

Clean up

```
$ make clean
```

## Requirement

- [Icarus Verilog](http://iverilog.icarus.com)
