/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Aug 24 11:29:34 2015
 *                 Full Compile MD5 Checksum  cecd4eac458fcdc4b77c82d0630f17be
 *                     (minus title and desc)
 *                 MD5 Checksum               c9a18191e1cdbfad4487ef21d91e95fc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_SFE_INTR2_H__
#define BCHP_SFE_INTR2_H__

/***************************************************************************
 *SFE_INTR2 - SFE L2 Interrupt Control Registers
 ***************************************************************************/
#define BCHP_SFE_INTR2_CPU_STATUS                0x21220800 /* [RO] CPU interrupt Status Register */
#define BCHP_SFE_INTR2_CPU_SET                   0x21220804 /* [WO] CPU interrupt Set Register */
#define BCHP_SFE_INTR2_CPU_CLEAR                 0x21220808 /* [WO] CPU interrupt Clear Register */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS           0x2122080c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_SFE_INTR2_CPU_MASK_SET              0x21220810 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR            0x21220814 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_SFE_INTR2_PCI_STATUS                0x21220818 /* [RO] PCI interrupt Status Register */
#define BCHP_SFE_INTR2_PCI_SET                   0x2122081c /* [WO] PCI interrupt Set Register */
#define BCHP_SFE_INTR2_PCI_CLEAR                 0x21220820 /* [WO] PCI interrupt Clear Register */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS           0x21220824 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_SFE_INTR2_PCI_MASK_SET              0x21220828 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR            0x2122082c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SFE_INTR2 :: CPU_STATUS :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_CPU_STATUS_reserved0_MASK                   0xffffff00
#define BCHP_SFE_INTR2_CPU_STATUS_reserved0_SHIFT                  8

/* SFE_INTR2 :: CPU_STATUS :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_CPU_STATUS_SCB1_IRQ1_INTR_CORE1_MASK        0x00000080
#define BCHP_SFE_INTR2_CPU_STATUS_SCB1_IRQ1_INTR_CORE1_SHIFT       7
#define BCHP_SFE_INTR2_CPU_STATUS_SCB1_IRQ1_INTR_CORE1_DEFAULT     0x00000000

/* SFE_INTR2 :: CPU_STATUS :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_CPU_STATUS_SCB1_IRQ0_INTR_CORE1_MASK        0x00000040
#define BCHP_SFE_INTR2_CPU_STATUS_SCB1_IRQ0_INTR_CORE1_SHIFT       6
#define BCHP_SFE_INTR2_CPU_STATUS_SCB1_IRQ0_INTR_CORE1_DEFAULT     0x00000000

/* SFE_INTR2 :: CPU_STATUS :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER1_INTR_CORE1_MASK           0x00000020
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER1_INTR_CORE1_SHIFT          5
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER1_INTR_CORE1_DEFAULT        0x00000000

/* SFE_INTR2 :: CPU_STATUS :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER0_INTR_CORE1_MASK           0x00000010
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER0_INTR_CORE1_SHIFT          4
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER0_INTR_CORE1_DEFAULT        0x00000000

/* SFE_INTR2 :: CPU_STATUS :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_CPU_STATUS_SCB0_IRQ1_INTR_CORE0_MASK        0x00000008
#define BCHP_SFE_INTR2_CPU_STATUS_SCB0_IRQ1_INTR_CORE0_SHIFT       3
#define BCHP_SFE_INTR2_CPU_STATUS_SCB0_IRQ1_INTR_CORE0_DEFAULT     0x00000000

/* SFE_INTR2 :: CPU_STATUS :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_CPU_STATUS_SCB0_IRQ0_INTR_CORE0_MASK        0x00000004
#define BCHP_SFE_INTR2_CPU_STATUS_SCB0_IRQ0_INTR_CORE0_SHIFT       2
#define BCHP_SFE_INTR2_CPU_STATUS_SCB0_IRQ0_INTR_CORE0_DEFAULT     0x00000000

/* SFE_INTR2 :: CPU_STATUS :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER1_INTR_CORE0_MASK           0x00000002
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER1_INTR_CORE0_SHIFT          1
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER1_INTR_CORE0_DEFAULT        0x00000000

/* SFE_INTR2 :: CPU_STATUS :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER0_INTR_CORE0_MASK           0x00000001
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER0_INTR_CORE0_SHIFT          0
#define BCHP_SFE_INTR2_CPU_STATUS_TIMER0_INTR_CORE0_DEFAULT        0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SFE_INTR2 :: CPU_SET :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_CPU_SET_reserved0_MASK                      0xffffff00
#define BCHP_SFE_INTR2_CPU_SET_reserved0_SHIFT                     8

/* SFE_INTR2 :: CPU_SET :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_CPU_SET_SCB1_IRQ1_INTR_CORE1_MASK           0x00000080
#define BCHP_SFE_INTR2_CPU_SET_SCB1_IRQ1_INTR_CORE1_SHIFT          7
#define BCHP_SFE_INTR2_CPU_SET_SCB1_IRQ1_INTR_CORE1_DEFAULT        0x00000000

/* SFE_INTR2 :: CPU_SET :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_CPU_SET_SCB1_IRQ0_INTR_CORE1_MASK           0x00000040
#define BCHP_SFE_INTR2_CPU_SET_SCB1_IRQ0_INTR_CORE1_SHIFT          6
#define BCHP_SFE_INTR2_CPU_SET_SCB1_IRQ0_INTR_CORE1_DEFAULT        0x00000000

/* SFE_INTR2 :: CPU_SET :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_CPU_SET_TIMER1_INTR_CORE1_MASK              0x00000020
#define BCHP_SFE_INTR2_CPU_SET_TIMER1_INTR_CORE1_SHIFT             5
#define BCHP_SFE_INTR2_CPU_SET_TIMER1_INTR_CORE1_DEFAULT           0x00000000

/* SFE_INTR2 :: CPU_SET :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_CPU_SET_TIMER0_INTR_CORE1_MASK              0x00000010
#define BCHP_SFE_INTR2_CPU_SET_TIMER0_INTR_CORE1_SHIFT             4
#define BCHP_SFE_INTR2_CPU_SET_TIMER0_INTR_CORE1_DEFAULT           0x00000000

/* SFE_INTR2 :: CPU_SET :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_CPU_SET_SCB0_IRQ1_INTR_CORE0_MASK           0x00000008
#define BCHP_SFE_INTR2_CPU_SET_SCB0_IRQ1_INTR_CORE0_SHIFT          3
#define BCHP_SFE_INTR2_CPU_SET_SCB0_IRQ1_INTR_CORE0_DEFAULT        0x00000000

/* SFE_INTR2 :: CPU_SET :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_CPU_SET_SCB0_IRQ0_INTR_CORE0_MASK           0x00000004
#define BCHP_SFE_INTR2_CPU_SET_SCB0_IRQ0_INTR_CORE0_SHIFT          2
#define BCHP_SFE_INTR2_CPU_SET_SCB0_IRQ0_INTR_CORE0_DEFAULT        0x00000000

/* SFE_INTR2 :: CPU_SET :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_CPU_SET_TIMER1_INTR_CORE0_MASK              0x00000002
#define BCHP_SFE_INTR2_CPU_SET_TIMER1_INTR_CORE0_SHIFT             1
#define BCHP_SFE_INTR2_CPU_SET_TIMER1_INTR_CORE0_DEFAULT           0x00000000

/* SFE_INTR2 :: CPU_SET :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_CPU_SET_TIMER0_INTR_CORE0_MASK              0x00000001
#define BCHP_SFE_INTR2_CPU_SET_TIMER0_INTR_CORE0_SHIFT             0
#define BCHP_SFE_INTR2_CPU_SET_TIMER0_INTR_CORE0_DEFAULT           0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SFE_INTR2 :: CPU_CLEAR :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_CPU_CLEAR_reserved0_MASK                    0xffffff00
#define BCHP_SFE_INTR2_CPU_CLEAR_reserved0_SHIFT                   8

/* SFE_INTR2 :: CPU_CLEAR :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB1_IRQ1_INTR_CORE1_MASK         0x00000080
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB1_IRQ1_INTR_CORE1_SHIFT        7
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB1_IRQ1_INTR_CORE1_DEFAULT      0x00000000

/* SFE_INTR2 :: CPU_CLEAR :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB1_IRQ0_INTR_CORE1_MASK         0x00000040
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB1_IRQ0_INTR_CORE1_SHIFT        6
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB1_IRQ0_INTR_CORE1_DEFAULT      0x00000000

/* SFE_INTR2 :: CPU_CLEAR :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER1_INTR_CORE1_MASK            0x00000020
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER1_INTR_CORE1_SHIFT           5
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER1_INTR_CORE1_DEFAULT         0x00000000

/* SFE_INTR2 :: CPU_CLEAR :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER0_INTR_CORE1_MASK            0x00000010
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER0_INTR_CORE1_SHIFT           4
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER0_INTR_CORE1_DEFAULT         0x00000000

/* SFE_INTR2 :: CPU_CLEAR :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB0_IRQ1_INTR_CORE0_MASK         0x00000008
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB0_IRQ1_INTR_CORE0_SHIFT        3
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB0_IRQ1_INTR_CORE0_DEFAULT      0x00000000

/* SFE_INTR2 :: CPU_CLEAR :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB0_IRQ0_INTR_CORE0_MASK         0x00000004
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB0_IRQ0_INTR_CORE0_SHIFT        2
#define BCHP_SFE_INTR2_CPU_CLEAR_SCB0_IRQ0_INTR_CORE0_DEFAULT      0x00000000

/* SFE_INTR2 :: CPU_CLEAR :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER1_INTR_CORE0_MASK            0x00000002
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER1_INTR_CORE0_SHIFT           1
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER1_INTR_CORE0_DEFAULT         0x00000000

/* SFE_INTR2 :: CPU_CLEAR :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER0_INTR_CORE0_MASK            0x00000001
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER0_INTR_CORE0_SHIFT           0
#define BCHP_SFE_INTR2_CPU_CLEAR_TIMER0_INTR_CORE0_DEFAULT         0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SFE_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_reserved0_MASK              0xffffff00
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_reserved0_SHIFT             8

/* SFE_INTR2 :: CPU_MASK_STATUS :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB1_IRQ1_INTR_CORE1_MASK   0x00000080
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB1_IRQ1_INTR_CORE1_SHIFT  7
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB1_IRQ1_INTR_CORE1_DEFAULT 0x00000001

/* SFE_INTR2 :: CPU_MASK_STATUS :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB1_IRQ0_INTR_CORE1_MASK   0x00000040
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB1_IRQ0_INTR_CORE1_SHIFT  6
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB1_IRQ0_INTR_CORE1_DEFAULT 0x00000001

/* SFE_INTR2 :: CPU_MASK_STATUS :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER1_INTR_CORE1_MASK      0x00000020
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER1_INTR_CORE1_SHIFT     5
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER1_INTR_CORE1_DEFAULT   0x00000001

/* SFE_INTR2 :: CPU_MASK_STATUS :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER0_INTR_CORE1_MASK      0x00000010
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER0_INTR_CORE1_SHIFT     4
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER0_INTR_CORE1_DEFAULT   0x00000001

/* SFE_INTR2 :: CPU_MASK_STATUS :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB0_IRQ1_INTR_CORE0_MASK   0x00000008
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB0_IRQ1_INTR_CORE0_SHIFT  3
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB0_IRQ1_INTR_CORE0_DEFAULT 0x00000001

/* SFE_INTR2 :: CPU_MASK_STATUS :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB0_IRQ0_INTR_CORE0_MASK   0x00000004
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB0_IRQ0_INTR_CORE0_SHIFT  2
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_SCB0_IRQ0_INTR_CORE0_DEFAULT 0x00000001

/* SFE_INTR2 :: CPU_MASK_STATUS :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER1_INTR_CORE0_MASK      0x00000002
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER1_INTR_CORE0_SHIFT     1
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER1_INTR_CORE0_DEFAULT   0x00000001

/* SFE_INTR2 :: CPU_MASK_STATUS :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER0_INTR_CORE0_MASK      0x00000001
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER0_INTR_CORE0_SHIFT     0
#define BCHP_SFE_INTR2_CPU_MASK_STATUS_TIMER0_INTR_CORE0_DEFAULT   0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SFE_INTR2 :: CPU_MASK_SET :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_CPU_MASK_SET_reserved0_MASK                 0xffffff00
#define BCHP_SFE_INTR2_CPU_MASK_SET_reserved0_SHIFT                8

/* SFE_INTR2 :: CPU_MASK_SET :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB1_IRQ1_INTR_CORE1_MASK      0x00000080
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB1_IRQ1_INTR_CORE1_SHIFT     7
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB1_IRQ1_INTR_CORE1_DEFAULT   0x00000001

/* SFE_INTR2 :: CPU_MASK_SET :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB1_IRQ0_INTR_CORE1_MASK      0x00000040
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB1_IRQ0_INTR_CORE1_SHIFT     6
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB1_IRQ0_INTR_CORE1_DEFAULT   0x00000001

/* SFE_INTR2 :: CPU_MASK_SET :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER1_INTR_CORE1_MASK         0x00000020
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER1_INTR_CORE1_SHIFT        5
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER1_INTR_CORE1_DEFAULT      0x00000001

/* SFE_INTR2 :: CPU_MASK_SET :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER0_INTR_CORE1_MASK         0x00000010
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER0_INTR_CORE1_SHIFT        4
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER0_INTR_CORE1_DEFAULT      0x00000001

/* SFE_INTR2 :: CPU_MASK_SET :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB0_IRQ1_INTR_CORE0_MASK      0x00000008
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB0_IRQ1_INTR_CORE0_SHIFT     3
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB0_IRQ1_INTR_CORE0_DEFAULT   0x00000001

/* SFE_INTR2 :: CPU_MASK_SET :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB0_IRQ0_INTR_CORE0_MASK      0x00000004
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB0_IRQ0_INTR_CORE0_SHIFT     2
#define BCHP_SFE_INTR2_CPU_MASK_SET_SCB0_IRQ0_INTR_CORE0_DEFAULT   0x00000001

/* SFE_INTR2 :: CPU_MASK_SET :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER1_INTR_CORE0_MASK         0x00000002
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER1_INTR_CORE0_SHIFT        1
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER1_INTR_CORE0_DEFAULT      0x00000001

/* SFE_INTR2 :: CPU_MASK_SET :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER0_INTR_CORE0_MASK         0x00000001
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER0_INTR_CORE0_SHIFT        0
#define BCHP_SFE_INTR2_CPU_MASK_SET_TIMER0_INTR_CORE0_DEFAULT      0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SFE_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_reserved0_MASK               0xffffff00
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT              8

/* SFE_INTR2 :: CPU_MASK_CLEAR :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB1_IRQ1_INTR_CORE1_MASK    0x00000080
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB1_IRQ1_INTR_CORE1_SHIFT   7
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB1_IRQ1_INTR_CORE1_DEFAULT 0x00000001

/* SFE_INTR2 :: CPU_MASK_CLEAR :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB1_IRQ0_INTR_CORE1_MASK    0x00000040
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB1_IRQ0_INTR_CORE1_SHIFT   6
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB1_IRQ0_INTR_CORE1_DEFAULT 0x00000001

/* SFE_INTR2 :: CPU_MASK_CLEAR :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER1_INTR_CORE1_MASK       0x00000020
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER1_INTR_CORE1_SHIFT      5
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER1_INTR_CORE1_DEFAULT    0x00000001

/* SFE_INTR2 :: CPU_MASK_CLEAR :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER0_INTR_CORE1_MASK       0x00000010
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER0_INTR_CORE1_SHIFT      4
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER0_INTR_CORE1_DEFAULT    0x00000001

/* SFE_INTR2 :: CPU_MASK_CLEAR :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB0_IRQ1_INTR_CORE0_MASK    0x00000008
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB0_IRQ1_INTR_CORE0_SHIFT   3
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB0_IRQ1_INTR_CORE0_DEFAULT 0x00000001

/* SFE_INTR2 :: CPU_MASK_CLEAR :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB0_IRQ0_INTR_CORE0_MASK    0x00000004
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB0_IRQ0_INTR_CORE0_SHIFT   2
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_SCB0_IRQ0_INTR_CORE0_DEFAULT 0x00000001

/* SFE_INTR2 :: CPU_MASK_CLEAR :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER1_INTR_CORE0_MASK       0x00000002
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER1_INTR_CORE0_SHIFT      1
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER1_INTR_CORE0_DEFAULT    0x00000001

/* SFE_INTR2 :: CPU_MASK_CLEAR :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER0_INTR_CORE0_MASK       0x00000001
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER0_INTR_CORE0_SHIFT      0
#define BCHP_SFE_INTR2_CPU_MASK_CLEAR_TIMER0_INTR_CORE0_DEFAULT    0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SFE_INTR2 :: PCI_STATUS :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_PCI_STATUS_reserved0_MASK                   0xffffff00
#define BCHP_SFE_INTR2_PCI_STATUS_reserved0_SHIFT                  8

/* SFE_INTR2 :: PCI_STATUS :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_PCI_STATUS_SCB1_IRQ1_INTR_CORE1_MASK        0x00000080
#define BCHP_SFE_INTR2_PCI_STATUS_SCB1_IRQ1_INTR_CORE1_SHIFT       7
#define BCHP_SFE_INTR2_PCI_STATUS_SCB1_IRQ1_INTR_CORE1_DEFAULT     0x00000000

/* SFE_INTR2 :: PCI_STATUS :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_PCI_STATUS_SCB1_IRQ0_INTR_CORE1_MASK        0x00000040
#define BCHP_SFE_INTR2_PCI_STATUS_SCB1_IRQ0_INTR_CORE1_SHIFT       6
#define BCHP_SFE_INTR2_PCI_STATUS_SCB1_IRQ0_INTR_CORE1_DEFAULT     0x00000000

/* SFE_INTR2 :: PCI_STATUS :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER1_INTR_CORE1_MASK           0x00000020
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER1_INTR_CORE1_SHIFT          5
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER1_INTR_CORE1_DEFAULT        0x00000000

/* SFE_INTR2 :: PCI_STATUS :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER0_INTR_CORE1_MASK           0x00000010
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER0_INTR_CORE1_SHIFT          4
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER0_INTR_CORE1_DEFAULT        0x00000000

/* SFE_INTR2 :: PCI_STATUS :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_PCI_STATUS_SCB0_IRQ1_INTR_CORE0_MASK        0x00000008
#define BCHP_SFE_INTR2_PCI_STATUS_SCB0_IRQ1_INTR_CORE0_SHIFT       3
#define BCHP_SFE_INTR2_PCI_STATUS_SCB0_IRQ1_INTR_CORE0_DEFAULT     0x00000000

/* SFE_INTR2 :: PCI_STATUS :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_PCI_STATUS_SCB0_IRQ0_INTR_CORE0_MASK        0x00000004
#define BCHP_SFE_INTR2_PCI_STATUS_SCB0_IRQ0_INTR_CORE0_SHIFT       2
#define BCHP_SFE_INTR2_PCI_STATUS_SCB0_IRQ0_INTR_CORE0_DEFAULT     0x00000000

/* SFE_INTR2 :: PCI_STATUS :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER1_INTR_CORE0_MASK           0x00000002
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER1_INTR_CORE0_SHIFT          1
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER1_INTR_CORE0_DEFAULT        0x00000000

/* SFE_INTR2 :: PCI_STATUS :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER0_INTR_CORE0_MASK           0x00000001
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER0_INTR_CORE0_SHIFT          0
#define BCHP_SFE_INTR2_PCI_STATUS_TIMER0_INTR_CORE0_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SFE_INTR2 :: PCI_SET :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_PCI_SET_reserved0_MASK                      0xffffff00
#define BCHP_SFE_INTR2_PCI_SET_reserved0_SHIFT                     8

/* SFE_INTR2 :: PCI_SET :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_PCI_SET_SCB1_IRQ1_INTR_CORE1_MASK           0x00000080
#define BCHP_SFE_INTR2_PCI_SET_SCB1_IRQ1_INTR_CORE1_SHIFT          7
#define BCHP_SFE_INTR2_PCI_SET_SCB1_IRQ1_INTR_CORE1_DEFAULT        0x00000000

/* SFE_INTR2 :: PCI_SET :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_PCI_SET_SCB1_IRQ0_INTR_CORE1_MASK           0x00000040
#define BCHP_SFE_INTR2_PCI_SET_SCB1_IRQ0_INTR_CORE1_SHIFT          6
#define BCHP_SFE_INTR2_PCI_SET_SCB1_IRQ0_INTR_CORE1_DEFAULT        0x00000000

/* SFE_INTR2 :: PCI_SET :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_PCI_SET_TIMER1_INTR_CORE1_MASK              0x00000020
#define BCHP_SFE_INTR2_PCI_SET_TIMER1_INTR_CORE1_SHIFT             5
#define BCHP_SFE_INTR2_PCI_SET_TIMER1_INTR_CORE1_DEFAULT           0x00000000

/* SFE_INTR2 :: PCI_SET :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_PCI_SET_TIMER0_INTR_CORE1_MASK              0x00000010
#define BCHP_SFE_INTR2_PCI_SET_TIMER0_INTR_CORE1_SHIFT             4
#define BCHP_SFE_INTR2_PCI_SET_TIMER0_INTR_CORE1_DEFAULT           0x00000000

/* SFE_INTR2 :: PCI_SET :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_PCI_SET_SCB0_IRQ1_INTR_CORE0_MASK           0x00000008
#define BCHP_SFE_INTR2_PCI_SET_SCB0_IRQ1_INTR_CORE0_SHIFT          3
#define BCHP_SFE_INTR2_PCI_SET_SCB0_IRQ1_INTR_CORE0_DEFAULT        0x00000000

/* SFE_INTR2 :: PCI_SET :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_PCI_SET_SCB0_IRQ0_INTR_CORE0_MASK           0x00000004
#define BCHP_SFE_INTR2_PCI_SET_SCB0_IRQ0_INTR_CORE0_SHIFT          2
#define BCHP_SFE_INTR2_PCI_SET_SCB0_IRQ0_INTR_CORE0_DEFAULT        0x00000000

/* SFE_INTR2 :: PCI_SET :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_PCI_SET_TIMER1_INTR_CORE0_MASK              0x00000002
#define BCHP_SFE_INTR2_PCI_SET_TIMER1_INTR_CORE0_SHIFT             1
#define BCHP_SFE_INTR2_PCI_SET_TIMER1_INTR_CORE0_DEFAULT           0x00000000

/* SFE_INTR2 :: PCI_SET :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_PCI_SET_TIMER0_INTR_CORE0_MASK              0x00000001
#define BCHP_SFE_INTR2_PCI_SET_TIMER0_INTR_CORE0_SHIFT             0
#define BCHP_SFE_INTR2_PCI_SET_TIMER0_INTR_CORE0_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SFE_INTR2 :: PCI_CLEAR :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_PCI_CLEAR_reserved0_MASK                    0xffffff00
#define BCHP_SFE_INTR2_PCI_CLEAR_reserved0_SHIFT                   8

/* SFE_INTR2 :: PCI_CLEAR :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB1_IRQ1_INTR_CORE1_MASK         0x00000080
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB1_IRQ1_INTR_CORE1_SHIFT        7
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB1_IRQ1_INTR_CORE1_DEFAULT      0x00000000

/* SFE_INTR2 :: PCI_CLEAR :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB1_IRQ0_INTR_CORE1_MASK         0x00000040
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB1_IRQ0_INTR_CORE1_SHIFT        6
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB1_IRQ0_INTR_CORE1_DEFAULT      0x00000000

/* SFE_INTR2 :: PCI_CLEAR :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER1_INTR_CORE1_MASK            0x00000020
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER1_INTR_CORE1_SHIFT           5
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER1_INTR_CORE1_DEFAULT         0x00000000

/* SFE_INTR2 :: PCI_CLEAR :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER0_INTR_CORE1_MASK            0x00000010
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER0_INTR_CORE1_SHIFT           4
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER0_INTR_CORE1_DEFAULT         0x00000000

/* SFE_INTR2 :: PCI_CLEAR :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB0_IRQ1_INTR_CORE0_MASK         0x00000008
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB0_IRQ1_INTR_CORE0_SHIFT        3
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB0_IRQ1_INTR_CORE0_DEFAULT      0x00000000

/* SFE_INTR2 :: PCI_CLEAR :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB0_IRQ0_INTR_CORE0_MASK         0x00000004
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB0_IRQ0_INTR_CORE0_SHIFT        2
#define BCHP_SFE_INTR2_PCI_CLEAR_SCB0_IRQ0_INTR_CORE0_DEFAULT      0x00000000

/* SFE_INTR2 :: PCI_CLEAR :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER1_INTR_CORE0_MASK            0x00000002
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER1_INTR_CORE0_SHIFT           1
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER1_INTR_CORE0_DEFAULT         0x00000000

/* SFE_INTR2 :: PCI_CLEAR :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER0_INTR_CORE0_MASK            0x00000001
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER0_INTR_CORE0_SHIFT           0
#define BCHP_SFE_INTR2_PCI_CLEAR_TIMER0_INTR_CORE0_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SFE_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_reserved0_MASK              0xffffff00
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_reserved0_SHIFT             8

/* SFE_INTR2 :: PCI_MASK_STATUS :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB1_IRQ1_INTR_CORE1_MASK   0x00000080
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB1_IRQ1_INTR_CORE1_SHIFT  7
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB1_IRQ1_INTR_CORE1_DEFAULT 0x00000001

/* SFE_INTR2 :: PCI_MASK_STATUS :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB1_IRQ0_INTR_CORE1_MASK   0x00000040
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB1_IRQ0_INTR_CORE1_SHIFT  6
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB1_IRQ0_INTR_CORE1_DEFAULT 0x00000001

/* SFE_INTR2 :: PCI_MASK_STATUS :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER1_INTR_CORE1_MASK      0x00000020
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER1_INTR_CORE1_SHIFT     5
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER1_INTR_CORE1_DEFAULT   0x00000001

/* SFE_INTR2 :: PCI_MASK_STATUS :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER0_INTR_CORE1_MASK      0x00000010
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER0_INTR_CORE1_SHIFT     4
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER0_INTR_CORE1_DEFAULT   0x00000001

/* SFE_INTR2 :: PCI_MASK_STATUS :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB0_IRQ1_INTR_CORE0_MASK   0x00000008
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB0_IRQ1_INTR_CORE0_SHIFT  3
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB0_IRQ1_INTR_CORE0_DEFAULT 0x00000001

/* SFE_INTR2 :: PCI_MASK_STATUS :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB0_IRQ0_INTR_CORE0_MASK   0x00000004
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB0_IRQ0_INTR_CORE0_SHIFT  2
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_SCB0_IRQ0_INTR_CORE0_DEFAULT 0x00000001

/* SFE_INTR2 :: PCI_MASK_STATUS :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER1_INTR_CORE0_MASK      0x00000002
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER1_INTR_CORE0_SHIFT     1
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER1_INTR_CORE0_DEFAULT   0x00000001

/* SFE_INTR2 :: PCI_MASK_STATUS :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER0_INTR_CORE0_MASK      0x00000001
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER0_INTR_CORE0_SHIFT     0
#define BCHP_SFE_INTR2_PCI_MASK_STATUS_TIMER0_INTR_CORE0_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SFE_INTR2 :: PCI_MASK_SET :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_PCI_MASK_SET_reserved0_MASK                 0xffffff00
#define BCHP_SFE_INTR2_PCI_MASK_SET_reserved0_SHIFT                8

/* SFE_INTR2 :: PCI_MASK_SET :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB1_IRQ1_INTR_CORE1_MASK      0x00000080
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB1_IRQ1_INTR_CORE1_SHIFT     7
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB1_IRQ1_INTR_CORE1_DEFAULT   0x00000001

/* SFE_INTR2 :: PCI_MASK_SET :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB1_IRQ0_INTR_CORE1_MASK      0x00000040
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB1_IRQ0_INTR_CORE1_SHIFT     6
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB1_IRQ0_INTR_CORE1_DEFAULT   0x00000001

/* SFE_INTR2 :: PCI_MASK_SET :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER1_INTR_CORE1_MASK         0x00000020
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER1_INTR_CORE1_SHIFT        5
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER1_INTR_CORE1_DEFAULT      0x00000001

/* SFE_INTR2 :: PCI_MASK_SET :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER0_INTR_CORE1_MASK         0x00000010
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER0_INTR_CORE1_SHIFT        4
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER0_INTR_CORE1_DEFAULT      0x00000001

/* SFE_INTR2 :: PCI_MASK_SET :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB0_IRQ1_INTR_CORE0_MASK      0x00000008
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB0_IRQ1_INTR_CORE0_SHIFT     3
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB0_IRQ1_INTR_CORE0_DEFAULT   0x00000001

/* SFE_INTR2 :: PCI_MASK_SET :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB0_IRQ0_INTR_CORE0_MASK      0x00000004
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB0_IRQ0_INTR_CORE0_SHIFT     2
#define BCHP_SFE_INTR2_PCI_MASK_SET_SCB0_IRQ0_INTR_CORE0_DEFAULT   0x00000001

/* SFE_INTR2 :: PCI_MASK_SET :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER1_INTR_CORE0_MASK         0x00000002
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER1_INTR_CORE0_SHIFT        1
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER1_INTR_CORE0_DEFAULT      0x00000001

/* SFE_INTR2 :: PCI_MASK_SET :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER0_INTR_CORE0_MASK         0x00000001
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER0_INTR_CORE0_SHIFT        0
#define BCHP_SFE_INTR2_PCI_MASK_SET_TIMER0_INTR_CORE0_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SFE_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_reserved0_MASK               0xffffff00
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT              8

/* SFE_INTR2 :: PCI_MASK_CLEAR :: SCB1_IRQ1_INTR_CORE1 [07:07] */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB1_IRQ1_INTR_CORE1_MASK    0x00000080
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB1_IRQ1_INTR_CORE1_SHIFT   7
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB1_IRQ1_INTR_CORE1_DEFAULT 0x00000001

/* SFE_INTR2 :: PCI_MASK_CLEAR :: SCB1_IRQ0_INTR_CORE1 [06:06] */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB1_IRQ0_INTR_CORE1_MASK    0x00000040
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB1_IRQ0_INTR_CORE1_SHIFT   6
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB1_IRQ0_INTR_CORE1_DEFAULT 0x00000001

/* SFE_INTR2 :: PCI_MASK_CLEAR :: TIMER1_INTR_CORE1 [05:05] */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER1_INTR_CORE1_MASK       0x00000020
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER1_INTR_CORE1_SHIFT      5
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER1_INTR_CORE1_DEFAULT    0x00000001

/* SFE_INTR2 :: PCI_MASK_CLEAR :: TIMER0_INTR_CORE1 [04:04] */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER0_INTR_CORE1_MASK       0x00000010
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER0_INTR_CORE1_SHIFT      4
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER0_INTR_CORE1_DEFAULT    0x00000001

/* SFE_INTR2 :: PCI_MASK_CLEAR :: SCB0_IRQ1_INTR_CORE0 [03:03] */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB0_IRQ1_INTR_CORE0_MASK    0x00000008
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB0_IRQ1_INTR_CORE0_SHIFT   3
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB0_IRQ1_INTR_CORE0_DEFAULT 0x00000001

/* SFE_INTR2 :: PCI_MASK_CLEAR :: SCB0_IRQ0_INTR_CORE0 [02:02] */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB0_IRQ0_INTR_CORE0_MASK    0x00000004
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB0_IRQ0_INTR_CORE0_SHIFT   2
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_SCB0_IRQ0_INTR_CORE0_DEFAULT 0x00000001

/* SFE_INTR2 :: PCI_MASK_CLEAR :: TIMER1_INTR_CORE0 [01:01] */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER1_INTR_CORE0_MASK       0x00000002
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER1_INTR_CORE0_SHIFT      1
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER1_INTR_CORE0_DEFAULT    0x00000001

/* SFE_INTR2 :: PCI_MASK_CLEAR :: TIMER0_INTR_CORE0 [00:00] */
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER0_INTR_CORE0_MASK       0x00000001
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER0_INTR_CORE0_SHIFT      0
#define BCHP_SFE_INTR2_PCI_MASK_CLEAR_TIMER0_INTR_CORE0_DEFAULT    0x00000001

#endif /* #ifndef BCHP_SFE_INTR2_H__ */

/* End of File */
