//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_80
.address_size 64

	// .globl	_Z21kern_doitall_v2_regldPK10nq_state_tjPy
.const .align 4 .u32 locked_row_end;
// _ZZ21kern_doitall_v2_regldPK10nq_state_tjPyE4smem has been demoted

.visible .entry _Z21kern_doitall_v2_regldPK10nq_state_tjPy(
	.param .u64 _Z21kern_doitall_v2_regldPK10nq_state_tjPy_param_0,
	.param .u32 _Z21kern_doitall_v2_regldPK10nq_state_tjPy_param_1,
	.param .u64 _Z21kern_doitall_v2_regldPK10nq_state_tjPy_param_2
)
{
	.reg .pred 	%p<23>;
	.reg .b16 	%rs<42>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 1 .b8 _ZZ21kern_doitall_v2_regldPK10nq_state_tjPyE4smem[17536];

	ld.param.u64 	%rd30, [_Z21kern_doitall_v2_regldPK10nq_state_tjPy_param_0];
	ld.param.u32 	%r33, [_Z21kern_doitall_v2_regldPK10nq_state_tjPy_param_1];
	ld.param.u64 	%rd31, [_Z21kern_doitall_v2_regldPK10nq_state_tjPy_param_2];
	mov.u32 	%r34, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r1, %r34, %r2;
	setp.ge.u32 	%p4, %r3, %r33;
	mov.u64 	%rd76, 0;
	@%p4 bra 	$L__BB0_17;

	cvta.to.global.u64 	%rd34, %rd30;
	mul.wide.u32 	%rd35, %r3, 40;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.u32 	%r94, [%rd36+16];
	ld.global.nc.u64 	%rd73, [%rd36];
	ld.global.nc.u64 	%rd74, [%rd36+8];
	ld.global.nc.v4.u8 	{%rs3, %rs4, %rs5, %rs6}, [%rd36+20];
	mov.u64 	%rd75, 0;
	mov.u32 	%r35, _ZZ21kern_doitall_v2_regldPK10nq_state_tjPyE4smem;
	mad.lo.s32 	%r5, %r2, 17, %r35;
	st.shared.u8 	[%r5], %rs4;
	st.shared.u8 	[%r5+1], %rs5;
	st.shared.u8 	[%r5+2], %rs6;
	ld.global.nc.v4.u8 	{%rs10, %rs11, %rs12, %rs13}, [%rd36+24];
	st.shared.u8 	[%r5+3], %rs10;
	st.shared.u8 	[%r5+4], %rs11;
	st.shared.u8 	[%r5+5], %rs12;
	st.shared.u8 	[%r5+6], %rs13;
	ld.global.nc.v4.u8 	{%rs18, %rs19, %rs20, %rs21}, [%rd36+28];
	st.shared.u8 	[%r5+7], %rs18;
	st.shared.u8 	[%r5+8], %rs19;
	st.shared.u8 	[%r5+9], %rs20;
	st.shared.u8 	[%r5+10], %rs21;
	ld.global.nc.v4.u8 	{%rs26, %rs27, %rs28, %rs29}, [%rd36+32];
	st.shared.u8 	[%r5+11], %rs26;
	st.shared.u8 	[%r5+12], %rs27;
	st.shared.u8 	[%r5+13], %rs28;
	st.shared.u8 	[%r5+14], %rs29;
	ld.global.nc.v2.u8 	{%rs34, %rs35}, [%rd36+36];
	st.shared.u8 	[%r5+15], %rs34;
	st.shared.u8 	[%r5+16], %rs35;
	cvt.u32.u16 	%r36, %rs3;
	cvt.s32.s8 	%r95, %r36;
	ld.const.u32 	%r7, [locked_row_end];
	setp.le.u32 	%p22, %r7, %r95;
	mov.u32 	%r37, -1;
	vote.sync.ballot.b32 	%r38, %p22, %r37;
	setp.eq.s32 	%p6, %r38, 0;
	@%p6 bra 	$L__BB0_16;

	mov.u16 	%rs38, 255;

$L__BB0_3:
	setp.lt.u32 	%p7, %r95, %r7;
	not.pred 	%p8, %p22;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_10;

$L__BB0_5:
	add.s32 	%r12, %r5, %r95;
	ld.shared.u8 	%rs2, [%r12];
	cvt.u64.u32 	%rd8, %r95;
	shr.u64 	%rd38, %rd73, %r95;
	mov.u32 	%r39, 47;
	sub.s32 	%r40, %r39, %r95;
	cvt.u64.u32 	%rd9, %r40;
	shr.u64 	%rd39, %rd74, %r40;
	cvt.u32.u64 	%r41, %rd38;
	cvt.u32.u64 	%r42, %rd39;
	or.b32  	%r43, %r42, %r41;
	or.b32  	%r44, %r94, %r43;
	not.b32 	%r45, %r44;
	and.b32  	%r88, %r45, 131071;
	setp.eq.s16 	%p10, %rs2, 255;
	@%p10 bra 	$L__BB0_7;

	cvt.u32.u16 	%r46, %rs2;
	mov.u32 	%r47, 262142;
	shl.b32 	%r48, %r47, %r46;
	and.b32  	%r88, %r48, %r88;
	mov.u32 	%r49, -2;
	shf.l.wrap.b32 	%r50, %r49, %r49, %r46;
	and.b32  	%r94, %r94, %r50;
	st.shared.u8 	[%r12], %rs38;
	mov.u64 	%rd40, 1;
	shl.b64 	%rd41, %rd40, %r46;
	cvt.u32.u64 	%r51, %rd8;
	shl.b64 	%rd42, %rd41, %r51;
	not.b64 	%rd43, %rd42;
	and.b64  	%rd73, %rd73, %rd43;
	cvt.u32.u64 	%r52, %rd9;
	shl.b64 	%rd44, %rd41, %r52;
	not.b64 	%rd45, %rd44;
	and.b64  	%rd74, %rd74, %rd45;

$L__BB0_7:
	setp.eq.s32 	%p11, %r88, 0;
	@%p11 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_8;

$L__BB0_9:
	cvt.u32.u64 	%r62, %rd8;
	add.s32 	%r95, %r62, -1;
	setp.ge.u32 	%p13, %r95, %r7;
	@%p13 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_10;

$L__BB0_8:
	cvt.u32.u64 	%r57, %rd8;
	// begin inline asm
	brev.b32 %r53, %r88;
	// end inline asm
	// begin inline asm
	bfind.shiftamt.u32 %r55, %r53;
	// end inline asm
	mov.u32 	%r58, 1;
	shl.b32 	%r59, %r58, %r55;
	or.b32  	%r94, %r59, %r94;
	st.shared.u8 	[%r12], %r55;
	mov.u64 	%rd46, 1;
	shl.b64 	%rd47, %rd46, %r55;
	shl.b64 	%rd48, %rd47, %r57;
	or.b64  	%rd73, %rd48, %rd73;
	cvt.u32.u64 	%r60, %rd9;
	shl.b64 	%rd49, %rd47, %r60;
	or.b64  	%rd74, %rd49, %rd74;
	setp.lt.s32 	%p12, %r57, 16;
	selp.u32 	%r61, 1, 0, %p12;
	add.s32 	%r95, %r57, %r61;

$L__BB0_10:
	bar.warp.sync 	-1;
	@%p8 bra 	$L__BB0_15;

	add.s32 	%r91, %r5, %r95;
	ld.shared.u8 	%rs39, [%r91];
	setp.ne.s16 	%p15, %rs39, 255;
	@%p15 bra 	$L__BB0_15;

$L__BB0_13:
	cvt.u64.u32 	%rd20, %r95;
	shr.u64 	%rd50, %rd73, %r95;
	mov.u32 	%r63, 47;
	sub.s32 	%r64, %r63, %r95;
	cvt.u64.u32 	%rd21, %r64;
	shr.u64 	%rd51, %rd74, %r64;
	cvt.u32.u64 	%r65, %rd50;
	cvt.u32.u64 	%r66, %rd51;
	or.b32  	%r67, %r66, %r65;
	or.b32  	%r68, %r94, %r67;
	not.b32 	%r69, %r68;
	and.b32  	%r27, %r69, 131071;
	popc.b32 	%r70, %r27;
	setp.ne.s32 	%p16, %r70, 1;
	@%p16 bra 	$L__BB0_15;

	// begin inline asm
	bfind.u32 %r71, %r27;
	// end inline asm
	mov.u32 	%r73, 1;
	shl.b32 	%r74, %r73, %r71;
	or.b32  	%r94, %r74, %r94;
	st.shared.u8 	[%r91], %r71;
	mov.u64 	%rd52, 1;
	shl.b64 	%rd53, %rd52, %r71;
	cvt.u32.u64 	%r75, %rd20;
	shl.b64 	%rd54, %rd53, %r75;
	or.b64  	%rd73, %rd54, %rd73;
	cvt.u32.u64 	%r76, %rd21;
	shl.b64 	%rd55, %rd53, %r76;
	or.b64  	%rd74, %rd55, %rd74;
	setp.lt.s32 	%p17, %r95, 16;
	selp.u32 	%r77, 1, 0, %p17;
	add.s32 	%r95, %r95, %r77;
	add.s32 	%r91, %r5, %r95;
	ld.shared.u8 	%rs40, [%r91];
	setp.eq.s16 	%p18, %rs40, 255;
	@%p18 bra 	$L__BB0_13;

$L__BB0_15:
	bar.warp.sync 	-1;
	mov.u32 	%r79, 131071;
	// begin inline asm
	{
	.reg .pred %p;
	setp.eq.u32 %p, %r94, %r79;
	@%p add.u64 %rd75, %rd75, 1;
}
	// end inline asm
	setp.ge.u32 	%p22, %r95, %r7;
	vote.sync.ballot.b32 	%r81, %p22, %r37;
	setp.ne.s32 	%p20, %r81, 0;
	@%p20 bra 	$L__BB0_3;

$L__BB0_16:
	setp.lt.u16 	%p21, %rs4, 8;
	selp.u32 	%r82, 1, 0, %p21;
	shl.b64 	%rd76, %rd75, %r82;

$L__BB0_17:
	cvta.to.global.u64 	%rd58, %rd31;
	mul.wide.u32 	%rd59, %r1, 8;
	add.s64 	%rd60, %rd58, %rd59;
	atom.global.add.u64 	%rd61, [%rd60], %rd76;
	ret;

}

