{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642984419922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642984419922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 23 21:33:39 2022 " "Processing started: Sun Jan 23 21:33:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642984419922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984419922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984419923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642984420637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642984420638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_5b " "Found entity 1: mux2_5b" {  } { { "mux2_5b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux2_5b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_ctrl " "Found entity 1: ULA_ctrl" {  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439877 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moduloSaida.v(21) " "Verilog HDL information at moduloSaida.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642984439879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloSaida.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloSaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloSaida " "Found entity 1: moduloSaida" {  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_32b " "Found entity 1: mux4_32b" {  } { { "mux4_32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux4_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL2 " "Found entity 1: shiftL2" {  } { { "shiftl2.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/shiftl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoreg.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/bancoreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decodDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodDisplay " "Found entity 1: decodDisplay" {  } { { "decodDisplay.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/decodDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador32b.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador32b " "Found entity 1: registrador32b" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_32b " "Found entity 1: mux2_32b" {  } { { "mux2_32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux2_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439892 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrl_undd.v(66) " "Verilog HDL information at ctrl_undd.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "ctrl_undd.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642984439895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_undd.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_undd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_undd " "Found entity 1: ctrl_undd" {  } { { "ctrl_undd.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439896 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste.v " "Can't analyze file -- file teste.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1642984439897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem MEM processador.v(15) " "Verilog HDL Declaration information at processador.v(15): object \"mem\" differs only in case from object \"MEM\" in the same scope" {  } { { "processador.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642984439899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorPC.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorPC " "Found entity 1: registradorPC" {  } { { "registradorPC.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registradorPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439901 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sigEnter.v " "Can't analyze file -- file sigEnter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1642984439902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file Sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984439903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984439903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sistema " "Elaborating entity \"Sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642984440025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:CPU " "Elaborating entity \"processador\" for hierarchy \"processador:CPU\"" {  } { { "Sistema.v" "CPU" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorPC processador:CPU\|registradorPC:PC " "Elaborating entity \"registradorPC\" for hierarchy \"processador:CPU\|registradorPC:PC\"" {  } { { "processador.v" "PC" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32b processador:CPU\|mux2_32b:MuxPilha " "Elaborating entity \"mux2_32b\" for hierarchy \"processador:CPU\|mux2_32b:MuxPilha\"" {  } { { "processador.v" "MuxPilha" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack processador:CPU\|stack:Pilha " "Elaborating entity \"stack\" for hierarchy \"processador:CPU\|stack:Pilha\"" {  } { { "processador.v" "Pilha" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stack.v(24) " "Verilog HDL assignment warning at stack.v(24): truncated value with size 4 to match size of target (1)" {  } { { "stack.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/stack.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642984440041 "|processador|stack:Pilha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria processador:CPU\|memoria:MEM " "Elaborating entity \"memoria\" for hierarchy \"processador:CPU\|memoria:MEM\"" {  } { { "processador.v" "MEM" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador32b processador:CPU\|registrador32b:Rmem " "Elaborating entity \"registrador32b\" for hierarchy \"processador:CPU\|registrador32b:Rmem\"" {  } { { "processador.v" "Rmem" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5b processador:CPU\|mux2_5b:MuxReg1 " "Elaborating entity \"mux2_5b\" for hierarchy \"processador:CPU\|mux2_5b:MuxReg1\"" {  } { { "processador.v" "MuxReg1" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg processador:CPU\|bancoReg:banco " "Elaborating entity \"bancoReg\" for hierarchy \"processador:CPU\|bancoReg:banco\"" {  } { { "processador.v" "banco" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor processador:CPU\|extensor:EXT " "Elaborating entity \"extensor\" for hierarchy \"processador:CPU\|extensor:EXT\"" {  } { { "processador.v" "EXT" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32b processador:CPU\|mux4_32b:MuxUlaB " "Elaborating entity \"mux4_32b\" for hierarchy \"processador:CPU\|mux4_32b:MuxUlaB\"" {  } { { "processador.v" "MuxUlaB" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:CPU\|ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"processador:CPU\|ULA:ALU\"" {  } { { "processador.v" "ALU" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor processador:CPU\|divisor:divFreq " "Elaborating entity \"divisor\" for hierarchy \"processador:CPU\|divisor:divFreq\"" {  } { { "processador.v" "divFreq" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_undd processador:CPU\|ctrl_undd:Controle " "Elaborating entity \"ctrl_undd\" for hierarchy \"processador:CPU\|ctrl_undd:Controle\"" {  } { { "processador.v" "Controle" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_ctrl processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA " "Elaborating entity \"ULA_ctrl\" for hierarchy \"processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\"" {  } { { "ctrl_undd.v" "ctrlULA" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440079 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle ula_ctrl.v(20) " "Verilog HDL Always Construct warning at ula_ctrl.v(20): inferring latch(es) for variable \"controle\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642984440080 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[0\] ula_ctrl.v(55) " "Inferred latch for \"controle\[0\]\" at ula_ctrl.v(55)" {  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984440080 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[1\] ula_ctrl.v(55) " "Inferred latch for \"controle\[1\]\" at ula_ctrl.v(55)" {  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984440080 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[2\] ula_ctrl.v(55) " "Inferred latch for \"controle\[2\]\" at ula_ctrl.v(55)" {  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984440080 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[3\] ula_ctrl.v(55) " "Inferred latch for \"controle\[3\]\" at ula_ctrl.v(55)" {  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984440080 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[4\] ula_ctrl.v(55) " "Inferred latch for \"controle\[4\]\" at ula_ctrl.v(55)" {  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984440080 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloSaida moduloSaida:ModOUT " "Elaborating entity \"moduloSaida\" for hierarchy \"moduloSaida:ModOUT\"" {  } { { "Sistema.v" "ModOUT" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodDisplay moduloSaida:ModOUT\|decodDisplay:dispay1 " "Elaborating entity \"decodDisplay\" for hierarchy \"moduloSaida:ModOUT\|decodDisplay:dispay1\"" {  } { { "moduloSaida.v" "dispay1" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984440084 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1642984441437 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "processador:CPU\|bancoReg:banco\|registradores_rtl_0 " "Inferred RAM node \"processador:CPU\|bancoReg:banco\|registradores_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642984441530 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "processador:CPU\|stack:Pilha\|stack_rtl_0 " "Inferred dual-clock RAM node \"processador:CPU\|stack:Pilha\|stack_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642984441533 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "processador:CPU\|memoria:MEM\|ram " "RAM logic \"processador:CPU\|memoria:MEM\|ram\" is uninferred because MIF is not supported for the selected family" {  } { { "memoria.v" "ram" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/memoria.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1642984441535 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1642984441535 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1642984442212 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processador:CPU\|bancoReg:banco\|registradores_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processador:CPU\|bancoReg:banco\|registradores_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processador:CPU\|stack:Pilha\|stack_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processador:CPU\|stack:Pilha\|stack_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processador:CPU\|bancoReg:banco\|registradores_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"processador:CPU\|bancoReg:banco\|registradores_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642984451339 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642984451339 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642984451339 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div0\"" {  } { { "moduloSaida.v" "Div0" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div1\"" {  } { { "moduloSaida.v" "Div1" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div2\"" {  } { { "moduloSaida.v" "Div2" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div3\"" {  } { { "moduloSaida.v" "Div3" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod4\"" {  } { { "moduloSaida.v" "Mod4" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod3\"" {  } { { "moduloSaida.v" "Mod3" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod2\"" {  } { { "moduloSaida.v" "Mod2" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div4\"" {  } { { "moduloSaida.v" "Div4" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div5\"" {  } { { "moduloSaida.v" "Div5" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod7\"" {  } { { "moduloSaida.v" "Mod7" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod1\"" {  } { { "moduloSaida.v" "Mod1" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod6\"" {  } { { "moduloSaida.v" "Mod6" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod0\"" {  } { { "moduloSaida.v" "Mod0" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod5\"" {  } { { "moduloSaida.v" "Mod5" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processador:CPU\|ULA:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processador:CPU\|ULA:ALU\|Mult0\"" {  } { { "ula.v" "Mult0" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processador:CPU\|ULA:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processador:CPU\|ULA:ALU\|Div0\"" {  } { { "ula.v" "Div0" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984451349 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642984451349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:CPU\|bancoReg:banco\|altsyncram:registradores_rtl_0 " "Elaborated megafunction instantiation \"processador:CPU\|bancoReg:banco\|altsyncram:registradores_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984451472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:CPU\|bancoReg:banco\|altsyncram:registradores_rtl_0 " "Instantiated megafunction \"processador:CPU\|bancoReg:banco\|altsyncram:registradores_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451473 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642984451473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmh1 " "Found entity 1: altsyncram_bmh1" {  } { { "db/altsyncram_bmh1.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/altsyncram_bmh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984451565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984451565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:CPU\|stack:Pilha\|altsyncram:stack_rtl_0 " "Elaborated megafunction instantiation \"processador:CPU\|stack:Pilha\|altsyncram:stack_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984451578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:CPU\|stack:Pilha\|altsyncram:stack_rtl_0 " "Instantiated megafunction \"processador:CPU\|stack:Pilha\|altsyncram:stack_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10 " "Parameter \"NUMWORDS_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10 " "Parameter \"NUMWORDS_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451578 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642984451578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ac1 " "Found entity 1: altsyncram_0ac1" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/altsyncram_0ac1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984451664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984451664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:CPU\|bancoReg:banco\|altsyncram:registradores_rtl_1 " "Elaborated megafunction instantiation \"processador:CPU\|bancoReg:banco\|altsyncram:registradores_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984451679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:CPU\|bancoReg:banco\|altsyncram:registradores_rtl_1 " "Instantiated megafunction \"processador:CPU\|bancoReg:banco\|altsyncram:registradores_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451679 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642984451679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47g1 " "Found entity 1: altsyncram_47g1" {  } { { "db/altsyncram_47g1.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/altsyncram_47g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984451770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984451770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moduloSaida:ModOUT\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"moduloSaida:ModOUT\|lpm_divide:Div0\"" {  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984451796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moduloSaida:ModOUT\|lpm_divide:Div0 " "Instantiated megafunction \"moduloSaida:ModOUT\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984451796 ""}  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642984451796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984451871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984451871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984451878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984451878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984451930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984451930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moduloSaida:ModOUT\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"moduloSaida:ModOUT\|lpm_divide:Mod4\"" {  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984452148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moduloSaida:ModOUT\|lpm_divide:Mod4 " "Instantiated megafunction \"moduloSaida:ModOUT\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452148 ""}  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642984452148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_pll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moduloSaida:ModOUT\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"moduloSaida:ModOUT\|lpm_divide:Div4\"" {  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984452270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moduloSaida:ModOUT\|lpm_divide:Div4 " "Instantiated megafunction \"moduloSaida:ModOUT\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452270 ""}  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642984452270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moduloSaida:ModOUT\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"moduloSaida:ModOUT\|lpm_divide:Mod7\"" {  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984452380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moduloSaida:ModOUT\|lpm_divide:Mod7 " "Instantiated megafunction \"moduloSaida:ModOUT\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452380 ""}  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642984452380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:CPU\|ULA:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processador:CPU\|ULA:ALU\|lpm_mult:Mult0\"" {  } { { "ula.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984452537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:CPU\|ULA:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"processador:CPU\|ULA:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452538 ""}  } { { "ula.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642984452538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/mult_tns.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:CPU\|ULA:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"processador:CPU\|ULA:ALU\|lpm_divide:Div0\"" {  } { { "ula.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984452623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:CPU\|ULA:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"processador:CPU\|ULA:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642984452623 ""}  } { { "ula.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642984452623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8vl " "Found entity 1: lpm_divide_8vl" {  } { { "db/lpm_divide_8vl.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_8vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tke " "Found entity 1: alt_u_div_tke" {  } { { "db/alt_u_div_tke.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_tke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642984452830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984452830 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processador:CPU\|ULA:ALU\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7 " "Synthesized away node \"processador:CPU\|ULA:ALU\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7\"" {  } { { "db/mult_tns.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/mult_tns.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ula.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 29 -1 0 } } { "processador.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 159 0 0 } } { "Sistema.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984454664 "|Sistema|processador:CPU|ULA:ALU|lpm_mult:Mult0|mult_tns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processador:CPU\|ULA:ALU\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8 " "Synthesized away node \"processador:CPU\|ULA:ALU\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8\"" {  } { { "db/mult_tns.tdf" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/mult_tns.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ula.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 29 -1 0 } } { "processador.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 159 0 0 } } { "Sistema.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984454664 "|Sistema|processador:CPU|ULA:ALU|lpm_mult:Mult0|mult_tns:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1642984454664 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1642984454664 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642984459220 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1642984459674 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1642984459674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[3\] " "Latch processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:CPU\|ctrl_undd:Controle\|OpULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processador:CPU\|ctrl_undd:Controle\|OpULA\[1\]" {  } { { "ctrl_undd.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642984459861 ""}  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642984459861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[4\] " "Latch processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:CPU\|ctrl_undd:Controle\|OpULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processador:CPU\|ctrl_undd:Controle\|OpULA\[1\]" {  } { { "ctrl_undd.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642984459862 ""}  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642984459862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[0\] " "Latch processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:CPU\|registrador32b:ri\|saida\[4\] " "Ports D and ENA on the latch are fed by the same signal processador:CPU\|registrador32b:ri\|saida\[4\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642984459862 ""}  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642984459862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[1\] " "Latch processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:CPU\|registrador32b:ri\|saida\[28\] " "Ports D and ENA on the latch are fed by the same signal processador:CPU\|registrador32b:ri\|saida\[28\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642984459862 ""}  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642984459862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[2\] " "Latch processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:CPU\|ctrl_undd:Controle\|OpULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processador:CPU\|ctrl_undd:Controle\|OpULA\[1\]" {  } { { "ctrl_undd.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642984459862 ""}  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642984459862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642984477139 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div5\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div5\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_0fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod6\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod6\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_7_result_int\[0\]~0" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_0fe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod6\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod6\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_0fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1642984508583 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1642984508583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/output_files/teste.map.smsg " "Generated suppressed messages file /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/output_files/teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984509711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642984512862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642984512862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33295 " "Implemented 33295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642984517086 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642984517086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33137 " "Implemented 33137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642984517086 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642984517086 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1642984517086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642984517086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642984517180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 23 21:35:17 2022 " "Processing ended: Sun Jan 23 21:35:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642984517180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642984517180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642984517180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642984517180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642984519148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642984519149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 23 21:35:18 2022 " "Processing started: Sun Jan 23 21:35:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642984519149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642984519149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off teste -c teste " "Command: quartus_fit --read_settings_files=off --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642984519149 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642984519226 ""}
{ "Info" "0" "" "Project  = teste" {  } {  } 0 0 "Project  = teste" 0 0 "Fitter" 0 0 1642984519227 ""}
{ "Info" "0" "" "Revision = teste" {  } {  } 0 0 "Revision = teste" 0 0 "Fitter" 0 0 1642984519228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642984519876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642984519876 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "teste 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"teste\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642984520128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642984520207 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642984520207 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642984521288 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642984521302 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642984522097 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642984522097 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/andrew/Documentos/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrew/Documentos/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 41556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642984522204 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/andrew/Documentos/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrew/Documentos/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 41558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642984522204 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/andrew/Documentos/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrew/Documentos/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 41560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642984522204 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/andrew/Documentos/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrew/Documentos/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 41562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642984522204 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642984522204 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642984522205 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642984522205 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642984522205 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642984522205 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642984522226 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642984529241 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1642984537571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teste.sdc " "Synopsys Design Constraints File file not found: 'teste.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642984537626 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642984537633 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642984538468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642984538468 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642984538483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "realClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node realClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642984544276 ""}  } { { "Sistema.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 41551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642984544276 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:CPU\|divisor:divFreq\|div_clk  " "Automatically promoted node processador:CPU\|divisor:divFreq\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[0\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[0\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[1\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[1\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[2\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[2\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[3\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[3\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[4\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[4\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[5\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[5\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[30\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[30\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[28\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[28\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[31\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[31\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:CPU\|registrador32b:ri\|saida\[27\] " "Destination node processador:CPU\|registrador32b:ri\|saida\[27\]" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642984544276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1642984544276 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642984544276 ""}  } { { "divisor.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/divisor.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642984544276 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:CPU\|ctrl_undd:Controle\|controleOUT  " "Automatically promoted node processador:CPU\|ctrl_undd:Controle\|controleOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642984544277 ""}  } { { "ctrl_undd.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642984544277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[0\]~9  " "Automatically promoted node processador:CPU\|ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642984544277 ""}  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 0 { 0 ""} 0 29674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642984544277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642984550154 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642984550348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642984550353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642984550547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642984550828 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642984551159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642984554765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1642984554936 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642984554936 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:41 " "Fitter preparation operations ending: elapsed time is 00:00:41" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642984562876 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642984562966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642984571549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642984601160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642984601632 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642984867205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:26 " "Fitter placement operations ending: elapsed time is 00:04:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642984867205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642984876340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642984962866 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642984962866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1642985043395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642985043395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:42 " "Fitter routing operations ending: elapsed time is 00:02:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642985043403 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 72.01 " "Total time spent on timing analysis during the Fitter is 72.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642985045410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642985045925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642985081312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642985081360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642985120761 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:01:28 " "Fitter post-fit operations ending: elapsed time is 00:01:28" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642985133168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/output_files/teste.fit.smsg " "Generated suppressed messages file /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/output_files/teste.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642985147117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1153 " "Peak virtual memory: 1153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642985154231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 23 21:45:54 2022 " "Processing ended: Sun Jan 23 21:45:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642985154231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:36 " "Elapsed time: 00:10:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642985154231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:19 " "Total CPU time (on all processors): 00:15:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642985154231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642985154231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642985156428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642985156429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 23 21:45:55 2022 " "Processing started: Sun Jan 23 21:45:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642985156429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642985156429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off teste -c teste " "Command: quartus_asm --read_settings_files=off --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642985156430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1642985157607 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642985164132 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642985164289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642985165889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 23 21:46:05 2022 " "Processing ended: Sun Jan 23 21:46:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642985165889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642985165889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642985165889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642985165889 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642985166352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642985167826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642985167827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 23 21:46:07 2022 " "Processing started: Sun Jan 23 21:46:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642985167827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1642985167827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta teste -c teste " "Command: quartus_sta teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1642985167827 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1642985167911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1642985168904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1642985168905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985168982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985168982 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1642985171303 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teste.sdc " "Synopsys Design Constraints File file not found: 'teste.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1642985172251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985172252 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processador:CPU\|divisor:divFreq\|div_clk processador:CPU\|divisor:divFreq\|div_clk " "create_clock -period 1.000 -name processador:CPU\|divisor:divFreq\|div_clk processador:CPU\|divisor:divFreq\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642985172521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " "create_clock -period 1.000 -name processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642985172521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name realClk realClk " "create_clock -period 1.000 -name realClk realClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642985172521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processador:CPU\|ctrl_undd:Controle\|controleOUT processador:CPU\|ctrl_undd:Controle\|controleOUT " "create_clock -period 1.000 -name processador:CPU\|ctrl_undd:Controle\|controleOUT processador:CPU\|ctrl_undd:Controle\|controleOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642985172521 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642985172521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1642985172922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642985172924 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1642985172936 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1642985172949 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1642985173809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642985174226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -123.426 " "Worst-case setup slack is -123.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -123.426         -190427.163 processador:CPU\|divisor:divFreq\|div_clk  " " -123.426         -190427.163 processador:CPU\|divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.256             -19.118 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]  " "   -5.256             -19.118 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.428            -127.936 processador:CPU\|ctrl_undd:Controle\|controleOUT  " "   -4.428            -127.936 processador:CPU\|ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.778             -70.706 realClk  " "   -2.778             -70.706 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985174227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 processador:CPU\|divisor:divFreq\|div_clk  " "    0.349               0.000 processador:CPU\|divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 realClk  " "    0.630               0.000 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.995               0.000 processador:CPU\|ctrl_undd:Controle\|controleOUT  " "    0.995               0.000 processador:CPU\|ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]  " "    1.219               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985174658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642985174660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642985174662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 realClk  " "   -3.000             -42.284 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422          -23454.955 processador:CPU\|divisor:divFreq\|div_clk  " "   -2.422          -23454.955 processador:CPU\|divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 processador:CPU\|ctrl_undd:Controle\|controleOUT  " "   -1.403             -44.896 processador:CPU\|ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]  " "    0.421               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985174688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985174688 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642985175037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1642985175160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1642985219938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642985221994 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642985223206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -112.048 " "Worst-case setup slack is -112.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -112.048         -174307.616 processador:CPU\|divisor:divFreq\|div_clk  " " -112.048         -174307.616 processador:CPU\|divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.021             -18.219 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]  " "   -5.021             -18.219 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.047            -116.337 processador:CPU\|ctrl_undd:Controle\|controleOUT  " "   -4.047            -116.337 processador:CPU\|ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.481             -63.087 realClk  " "   -2.481             -63.087 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985223207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 processador:CPU\|divisor:divFreq\|div_clk  " "    0.312               0.000 processador:CPU\|divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 realClk  " "    0.582               0.000 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 processador:CPU\|ctrl_undd:Controle\|controleOUT  " "    0.941               0.000 processador:CPU\|ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]  " "    1.210               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985223609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642985223611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642985223612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 realClk  " "   -3.000             -42.284 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333          -23453.887 processador:CPU\|divisor:divFreq\|div_clk  " "   -2.333          -23453.887 processador:CPU\|divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 processador:CPU\|ctrl_undd:Controle\|controleOUT  " "   -1.403             -44.896 processador:CPU\|ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]  " "    0.402               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985223641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985223641 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642985223994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642985225453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642985225866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.371 " "Worst-case setup slack is -50.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985225867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985225867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.371          -89842.111 processador:CPU\|divisor:divFreq\|div_clk  " "  -50.371          -89842.111 processador:CPU\|divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985225867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.868              -5.956 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]  " "   -1.868              -5.956 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985225867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394             -38.248 processador:CPU\|ctrl_undd:Controle\|controleOUT  " "   -1.394             -38.248 processador:CPU\|ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985225867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592             -13.098 realClk  " "   -0.592             -13.098 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985225867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985225867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 processador:CPU\|divisor:divFreq\|div_clk  " "    0.152               0.000 processador:CPU\|divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 realClk  " "    0.243               0.000 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 processador:CPU\|ctrl_undd:Controle\|controleOUT  " "    0.311               0.000 processador:CPU\|ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]  " "    0.418               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985226403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642985226406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642985226409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.966 realClk  " "   -3.000             -31.966 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000          -16709.000 processador:CPU\|divisor:divFreq\|div_clk  " "   -1.000          -16709.000 processador:CPU\|divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 processador:CPU\|ctrl_undd:Controle\|controleOUT  " "   -1.000             -32.000 processador:CPU\|ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\]  " "    0.287               0.000 processador:CPU\|ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642985226437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642985226437 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642985228572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642985228611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642985228856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 23 21:47:08 2022 " "Processing ended: Sun Jan 23 21:47:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642985228856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642985228856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642985228856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642985228856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1642985230726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642985230726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 23 21:47:10 2022 " "Processing started: Sun Jan 23 21:47:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642985230726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1642985230726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off teste -c teste " "Command: quartus_eda --read_settings_files=off --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1642985230726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1642985232103 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1642985232499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste.vo /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/simulation/modelsim/ simulation " "Generated file teste.vo in folder \"/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1642985243087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642985243482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 23 21:47:23 2022 " "Processing ended: Sun Jan 23 21:47:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642985243482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642985243482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642985243482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1642985243482 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1642985243876 ""}
