- status: 0 - openlane design prep
  runtime_s: 2.83
  runtime_ts: 0h0m2s833ms
- status: 1 - synthesis - yosys
  runtime_s: 0.87
  runtime_ts: 0h0m0s868ms
- status: 2 - sta - openroad
  runtime_s: 0.27
  runtime_ts: 0h0m0s266ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.41
  runtime_ts: 0h0m0s412ms
- status: 4 - io_place - openlane
  runtime_s: 0.28
  runtime_ts: 0h0m0s279ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.63
  runtime_ts: 0h0m0s632ms
- status: 6 - pdn generation - openroad
  runtime_s: 8.61
  runtime_ts: 0h0m8s612ms
- status: 7 - global placement - openroad
  runtime_s: 44.23
  runtime_ts: 0h0m44s228ms
- status: 8 - sta - openroad
  runtime_s: 0.77
  runtime_ts: 0h0m0s765ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 2.56
  runtime_ts: 0h0m2s557ms
- status: 10 - detailed placement - openroad
  runtime_s: 1.17
  runtime_ts: 0h0m1s165ms
- status: 11 - sta - openroad
  runtime_s: 0.76
  runtime_ts: 0h0m0s760ms
- status: 12 - cts - openroad
  runtime_s: 24.27
  runtime_ts: 0h0m24s265ms
- status: 13 - sta - openroad
  runtime_s: 0.88
  runtime_ts: 0h0m0s880ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 2.65
  runtime_ts: 0h0m2s649ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 2.94
  runtime_ts: 0h0m2s942ms
- status: 16 - sta - openroad
  runtime_s: 1.02
  runtime_ts: 0h0m1s20ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 2.91
  runtime_ts: 0h0m2s914ms
- status: 18 - sta - openroad
  runtime_s: 1.02
  runtime_ts: 0h0m1s18ms
- status: 20 - detailed placement - openroad
  runtime_s: 1.17
  runtime_ts: 0h0m1s171ms
- status: 20 - heuristic diode insertion - openlane
  runtime_s: 1.23
  runtime_ts: 0h0m1s227ms
- status: 22 - write verilog - openroad
  runtime_s: 0.65
  runtime_ts: 0h0m0s647ms
- status: 23 - sta - openroad
  runtime_s: 0.75
  runtime_ts: 0h0m0s748ms
- status: 23 - global routing - openroad
  runtime_s: 0.75
  runtime_ts: 0h0m0s748ms
- status: 24 - fill insertion - openroad
  runtime_s: 5.31
  runtime_ts: 0h0m5s310ms
- status: 25 - detailed_routing - openroad
  runtime_s: 155.78
  runtime_ts: 0h2m35s784ms
- status: 26 - wire lengths - openlane
  runtime_s: 3.62
  runtime_ts: 0h0m3s623ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 2.47
  runtime_ts: 0h0m2s468ms
- status: 28 - sta - openroad
  runtime_s: 4.16
  runtime_ts: 0h0m4s158ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 2.48
  runtime_ts: 0h0m2s476ms
- status: 30 - sta - openroad
  runtime_s: 4.2
  runtime_ts: 0h0m4s198ms
- status: 31 - parasitics extraction - openroad
  runtime_s: 2.5
  runtime_ts: 0h0m2s496ms
- status: 32 - sta - openroad
  runtime_s: 4.52
  runtime_ts: 0h0m4s517ms
- status: 33 - sta - openroad
  runtime_s: 2.99
  runtime_ts: 0h0m2s993ms
- status: 34 - ir drop report - openroad
  runtime_s: 12.35
  runtime_ts: 0h0m12s352ms
- status: 35 - gdsii - magic
  runtime_s: 11.89
  runtime_ts: 0h0m11s891ms
- status: 35 - lef - magic
  runtime_s: 166.4
  runtime_ts: 0h2m46s397ms
- status: 36 - gdsii - klayout
  runtime_s: 4.74
  runtime_ts: 0h0m4s738ms
- status: 37 - xor - klayout
  runtime_s: 109.63
  runtime_ts: 0h1m49s628ms
- status: 38 - spice extraction - magic
  runtime_s: 159.94
  runtime_ts: 0h2m39s937ms
- status: 40 - write verilog - openroad
  runtime_s: 3.19
  runtime_ts: 0h0m3s193ms
- status: 40 - write powered verilog - openlane
  runtime_s: 3.26
  runtime_ts: 0h0m3s258ms
- status: 41 - lvs - netgen
  runtime_s: 39.48
  runtime_ts: 0h0m39s478ms
- status: 42 - drc - magic
  runtime_s: 558.47
  runtime_ts: 0h9m18s471ms
- status: 43 - antenna check - openroad
  runtime_s: 4.76
  runtime_ts: 0h0m4s756ms
- status: 44 - erc - circuit validity checker
  runtime_s: 2.4
  runtime_ts: 0h0m2s395ms
---
- status: routed
  runtime_s: 271.0
  runtime_ts: 0h4m31s0ms
- status: flow completed
  runtime_s: 1375.0
  runtime_ts: 0h22m55s0ms
