// Seed: 1795063380
module module_0 (
    output tri id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output tri id_2,
    input supply0 id_3,
    output wand id_4,
    input uwire id_5,
    input logic id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wand id_9,
    output supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    output wire id_15,
    input uwire id_16,
    input tri0 id_17,
    output supply1 id_18,
    input wand id_19,
    input wor id_20,
    output supply0 id_21
);
  always #1 assign id_0 = id_6;
  module_0(
      id_2, id_16, id_8, id_19, id_9, id_19
  );
endmodule
