module PC(

input clk, clr, increment,
input [31:0] D,
output reg [31:0] Q
);

initial Q = 0;

always @(posedge clk)
begin
    if(clr)
    Q = 0;
    else if(wr)
    Q = D;
    else if(increment)

    Q = Q + 1;
end
endmodule



