# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../arty_z7.ip_user_files/bd/dds_test/ip/dds_test_dds_compiler_0_0/sim/dds_test_dds_compiler_0_0.vhd" \

# Do not sort compile order
nosort
