{
    "design_name": "bsg_mul_pipelined", 
    "filelist": [ 
        "basejump_stl/bsg_misc/bsg_mul_pipelined.v",  
        "basejump_stl/bsg_misc/bsg_transpose.v",  
        "basejump_stl/bsg_misc/bsg_dff_en.v",  
        "basejump_stl/bsg_misc/bsg_and.v", 
        "basejump_stl/bsg_misc/bsg_mul/bsg_mul_booth_4_block_rep.v", 
        "basejump_stl/bsg_misc/bsg_mul/bsg_mul_booth_4_block.v", 
        "basejump_stl/bsg_misc/bsg_mul/bsg_mul_comp42.v", 
        "basejump_stl/bsg_misc/bsg_mul/bsg_mul_comp42_rep.v" 
        ],  
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "clock_i", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_pipelined_100MHz", 
            "parameters": [
                "width_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clock_i", 
                "clock_period": "6.67", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_pipelined_150MHz", 
            "parameters": [
                "width_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clock_i", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_pipelined_200MHz", 
            "parameters": [
                "width_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clock_i", 
                "clock_period": "4", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_pipelined_250MHz", 
            "parameters": [
                "width_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clock_i", 
                "clock_period": "3.33", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_pipelined_300MHz", 
            "parameters": [
                "width_p=32"
            ]
        }
    ]
}