{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624212026187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624212026188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 20 21:00:26 2021 " "Processing started: Sun Jun 20 21:00:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624212026188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1624212026188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc SaleTerminal -c SaleTerminal " "Command: quartus_drc SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1624212026188 ""}
{ "Info" "ISTA_SDC_FOUND" "SaleTerminal.sdc " "Reading SDC File: 'SaleTerminal.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1624212027673 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1624212027698 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1624212027698 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1624212027698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1624212027698 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at SaleTerminal.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock VGA_CLK 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock VGA_CLK 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1624212027699 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1624212027699 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at SaleTerminal.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock VGA_CLK -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock VGA_CLK -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1624212027699 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1624212027699 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624212027718 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624212027718 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624212027718 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1624212027718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1624212027738 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 13 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 13 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ButtonController:ButtonController_inst0\|SwitchDebouncer:SwitchDebouncer_SW2\|CleanSWOut~DUPLICATE " "Node  \"ButtonController:ButtonController_inst0\|SwitchDebouncer:SwitchDebouncer_SW2\|CleanSWOut~DUPLICATE\"" {  } { { "SwitchDebouncer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 9147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[11\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[11\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[10\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[10\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[8\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[8\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[3\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[3\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[7\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[7\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[0\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[0\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[6\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[6\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[9\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[9\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[5\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[5\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[1\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[1\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[2\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[2\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HoverController:HoverController_inst0\|HighlightedProductList\[4\] " "Node  \"HoverController:HoverController_inst0\|HighlightedProductList\[4\]\"" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028370 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1624212028370 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "SaleTerminal.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028372 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1624212028372 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 2 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 9059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028373 ""} { "Warning" "WDRC_NODES_WARNING" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "SaleTerminal.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028373 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1624212028373 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 21 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 21 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 9082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|inHighlightedArea~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|inHighlightedArea~0\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "SaleTerminal.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 9084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[0\]~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[0\]~0\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|inst7~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|inst7~0\"" {  } { { "Encoder16x4.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.bdf" { { 472 704 768 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|inst7~2 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|inst7~2\"" {  } { { "Encoder16x4.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.bdf" { { 472 704 768 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[6\]~6 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[6\]~6\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[11\]~11 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[11\]~11\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[3\]~3 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[3\]~3\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[8\]~8 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[8\]~8\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[2\]~2 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[2\]~2\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[9\]~9 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[9\]~9\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[1\]~1 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[1\]~1\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[7\]~7 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[7\]~7\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[4\]~4 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[4\]~4\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[10\]~10 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[10\]~10\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[5\]~5 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[5\]~5\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[12\]~12 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[12\]~12\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[0\] " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[0\]\"" {  } { { "db/altsyncram_ejj1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_ejj1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[1\] " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[1\]\"" {  } { { "db/altsyncram_ejj1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_ejj1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[2\]~DUPLICATE " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[2\]~DUPLICATE\"" {  } { { "db/altsyncram_ejj1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_ejj1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 9149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028375 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1624212028375 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 9082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[11\]~11 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[11\]~11\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[1\]~1 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[1\]~1\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[5\]~5 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[5\]~5\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[3\]~3 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[3\]~3\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[2\]~2 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[2\]~2\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[4\]~4 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[4\]~4\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[0\]~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[0\]~0\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[12\]~12 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[12\]~12\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[8\]~8 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[8\]~8\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[10\]~10 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[10\]~10\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[7\]~7 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[7\]~7\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[9\]~9 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[9\]~9\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[6\]~6 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|ROM_Addr\[6\]~6\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "SaleTerminal.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 9084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[0\] " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[0\]\"" {  } { { "db/altsyncram_ejj1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_ejj1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[1\] " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[1\]\"" {  } { { "db/altsyncram_ejj1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_ejj1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|inst7~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|inst7~0\"" {  } { { "Encoder16x4.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.bdf" { { 472 704 768 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|inst7~2 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|inst7~2\"" {  } { { "Encoder16x4.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.bdf" { { 472 704 768 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|inHighlightedArea~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|inHighlightedArea~0\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[2\]~DUPLICATE " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|out_address_reg_a\[2\]~DUPLICATE\"" {  } { { "db/altsyncram_ejj1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_ejj1.tdf" 40 19 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 9149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Add0~37 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Add0~37\"" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 179 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 2998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|HVSync_Generator:HVSync_Generator_inst0\|CounterY\[5\] " "Node  \"VGA_Controller:VGA_Controller_inst0\|HVSync_Generator:HVSync_Generator_inst0\|CounterY\[5\]\"" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1546w\[3\]~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1546w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 41 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1587w\[3\]~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1587w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 45 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1627w\[3\]~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1627w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 49 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1506w\[3\] " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1506w\[3\]\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 37 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1577w\[3\]~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1577w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 44 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1617w\[3\]~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1617w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 48 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_NODES_INFO" " VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1607w\[3\]~0 " "Node  \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_ejj1:auto_generated\|decode_l2a:rden_decode\|w_anode1607w\[3\]~0\"" {  } { { "db/decode_l2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_l2a.tdf" 47 14 0 } } { "temporary_test_loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212028378 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1624212028378 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1624212028378 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "71 16 " "Design Assistant information: finished post-fitting analysis of current design -- generated 71 information messages and 16 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1624212028379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 21 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624212028456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 20 21:00:28 2021 " "Processing ended: Sun Jun 20 21:00:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624212028456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624212028456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624212028456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1624212028456 ""}
