Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,2042
design__instance__area,20537.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,74
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000003154510295644286
power__switching__total,0.000024668806872796267
power__leakage__total,9.926976645147079E-7
power__total,0.000028816013582400046
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.0
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.0
timing__hold__ws__corner:nom_fast_1p32V_m40C,3.873277808117707
timing__setup__ws__corner:nom_fast_1p32V_m40C,4.484264642093508
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,74
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.0
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.0
timing__hold__ws__corner:nom_slow_1p08V_125C,4.049092731269732
timing__setup__ws__corner:nom_slow_1p08V_125C,2.688044973803732
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,74
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.0
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.0
timing__hold__ws__corner:nom_typ_1p20V_25C,3.937457582540366
timing__setup__ws__corner:nom_typ_1p20V_25C,3.849375593899946
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,74
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,3.873277808117707
timing__setup__ws,2.688044973803732
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 50.0
design__core__bbox,2.88 3.78 496.8 45.36
design__io,523
design__die__area,25000
design__core__area,20537.2
design__instance__count__stdcell,607
design__instance__area__stdcell,4675.71
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.22767
design__instance__utilization__stdcell,0.22767
design__rows,11
design__rows:CoreSite,11
design__sites,11319
design__sites:CoreSite,11319
design__instance__count__class:inverter,1
design__instance__area__class:inverter,5.4432
design__instance__count__class:multi_input_combinational_cell,606
design__instance__area__class:multi_input_combinational_cell,4670.27
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,27342.4
design__violations,0
global_route__vias,3684
global_route__wirelength,34423
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,616
route__net__special,2
route__drc_errors__iter:0,191
route__wirelength__iter:0,29319
route__drc_errors__iter:1,241
route__wirelength__iter:1,29346
route__drc_errors__iter:2,173
route__wirelength__iter:2,29432
route__drc_errors__iter:3,0
route__wirelength__iter:3,29329
route__drc_errors,0
route__wirelength,29329
route__vias,4748
route__vias__singlecut,4748
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,555.055
design__instance__count__class:fill_cell,1435
design__instance__area__class:fill_cell,15861.5
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,0
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000527578
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000459559
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000114655
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000459559
design_powergrid__voltage__worst,0.0000459559
design_powergrid__voltage__worst__net:VPWR,1.19995
design_powergrid__drop__worst,0.0000527578
design_powergrid__drop__worst__net:VPWR,0.0000527578
design_powergrid__voltage__worst__net:VGND,0.0000459559
design_powergrid__drop__worst__net:VGND,0.0000459559
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000012500000000000000599021700298241199789117672480642795562744140625
ir__drop__worst,0.0000528000000000000026928979879325964930103509686887264251708984375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
