$date
	Mon Jan 22 18:38:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module plru_tb $end
$var wire 1 ! hit $end
$var reg 16 " address [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 16 % address [15:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 8 & Tag [7:0] $end
$var reg 1 ! hit $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$scope begin genblk1[7] $end
$upscope $end
$scope begin genblk1[8] $end
$upscope $end
$scope begin genblk1[9] $end
$upscope $end
$scope begin genblk1[10] $end
$upscope $end
$scope begin genblk1[11] $end
$upscope $end
$scope begin genblk1[12] $end
$upscope $end
$scope begin genblk1[13] $end
$upscope $end
$scope begin genblk1[14] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
1#
bx "
x!
$end
#5
0#
#10
0!
b0 &
1#
0$
b0 "
b0 %
#15
0#
#20
1!
1#
b10000 "
b10000 %
#25
0#
#30
1#
b0 "
b0 %
#35
0#
#40
1#
b10000 "
b10000 %
#45
0#
#50
0!
b1 &
1#
b100000000 "
b100000000 %
#55
0#
#60
b10 &
1#
b1000000000 "
b1000000000 %
#65
0#
#70
b11 &
1#
b1100000000 "
b1100000000 %
#75
0#
#80
b100 &
1#
b10000000000 "
b10000000000 %
#85
0#
#90
1!
b1 &
1#
b100000000 "
b100000000 %
#95
0#
#100
b11 &
1#
b1100000000 "
b1100000000 %
#105
0#
#110
1#
#115
0#
#120
0!
b0 &
1#
b0 "
b0 %
#125
0#
#130
b10 &
1#
b1000000000 "
b1000000000 %
#135
0#
#140
