<dec f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.h' l='136' type='bool llvm::exegesis::Instruction::hasAliasingRegisters(const llvm::BitVector &amp; ForbiddenRegisters) const'/>
<doc f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.h' l='132'>// Whether this instruction is self aliasing through some registers.
  // Repeating this instruction may execute sequentially by picking aliasing
  // Use and Def registers. It may also execute in parallel by picking non
  // aliasing Use and Def registers.</doc>
<def f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.cpp' l='240' ll='244' type='bool llvm::exegesis::Instruction::hasAliasingRegisters(const llvm::BitVector &amp; ForbiddenRegisters) const'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.cpp' l='300' u='c' c='_ZNK4llvm8exegesis11Instruction4dumpERKNS_14MCRegisterInfoERKNS0_28RegisterAliasingTrackerCacheERNS_11raw_ostreamE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/SerialSnippetGenerator.cpp' l='81' u='c' c='_ZN4llvm8exegesisL17getExecutionModesERKNS0_11InstructionERKNS_9BitVectorE'/>
