// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xcnn_2d_conv_d8x8_k5x5.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XCnn_2d_conv_d8x8_k5x5_CfgInitialize(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, XCnn_2d_conv_d8x8_k5x5_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XCnn_2d_conv_d8x8_k5x5_Start(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_AP_CTRL) & 0x80;
    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XCnn_2d_conv_d8x8_k5x5_IsDone(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XCnn_2d_conv_d8x8_k5x5_IsIdle(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XCnn_2d_conv_d8x8_k5x5_IsReady(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XCnn_2d_conv_d8x8_k5x5_EnableAutoRestart(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_AP_CTRL, 0x80);
}

void XCnn_2d_conv_d8x8_k5x5_DisableAutoRestart(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_AP_CTRL, 0);
}

void XCnn_2d_conv_d8x8_k5x5_Set_ctrl(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_CTRL_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_ctrl(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_CTRL_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_0(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_0_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_0(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_0_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_1(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_1_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_1(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_1_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_2(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_2_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_2(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_2_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_3(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_3_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_3(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_3_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_4(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_4_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_4(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_4_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_5(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_5_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_5(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_5_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_6(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_6_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_6(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_6_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_7(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_7_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_7(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_7_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_8(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_8_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_8(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_8_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_9(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_9_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_9(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_9_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_10(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_10_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_10(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_10_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_11(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_11_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_11(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_11_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_12(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_12_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_12(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_12_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_13(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_13_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_13(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_13_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_14(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_14_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_14(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_14_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_15(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_15_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_15(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_15_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_16(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_16_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_16(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_16_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_17(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_17_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_17(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_17_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_18(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_18_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_18(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_18_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_19(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_19_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_19(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_19_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_20(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_20_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_20(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_20_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_21(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_21_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_21(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_21_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_22(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_22_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_22(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_22_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_23(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_23_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_23(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_23_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_Set_kernelData_24(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_24_DATA, Data);
}

u32 XCnn_2d_conv_d8x8_k5x5_Get_kernelData_24(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_KERNELDATA_24_DATA);
    return Data;
}

void XCnn_2d_conv_d8x8_k5x5_InterruptGlobalEnable(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_GIE, 1);
}

void XCnn_2d_conv_d8x8_k5x5_InterruptGlobalDisable(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_GIE, 0);
}

void XCnn_2d_conv_d8x8_k5x5_InterruptEnable(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_IER);
    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_IER, Register | Mask);
}

void XCnn_2d_conv_d8x8_k5x5_InterruptDisable(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_IER);
    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_IER, Register & (~Mask));
}

void XCnn_2d_conv_d8x8_k5x5_InterruptClear(XCnn_2d_conv_d8x8_k5x5 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_2d_conv_d8x8_k5x5_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_ISR, Mask);
}

u32 XCnn_2d_conv_d8x8_k5x5_InterruptGetEnabled(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_IER);
}

u32 XCnn_2d_conv_d8x8_k5x5_InterruptGetStatus(XCnn_2d_conv_d8x8_k5x5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCnn_2d_conv_d8x8_k5x5_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_2D_CONV_D8X8_K5X5_CTRL_ADDR_ISR);
}

