var pairs =
{
"schematic":{"design":1,"symbol":1,"symbols":1,"library":1,"editor":1,"attributes":1}
,"symbol":{"libraries":1,"library":1,"categories":1,"attributes":1,"net":1}
,"using":{"symbol":1}
,"fpga":{"symbol":1,"device":1,"libraries":1,"machxo":1}
,"library":{"provides":1,"elements":1,"file":1,"manager":1,"schematic":1,"list":1,"contains":1}
,"provides":{"boolean":1,"dozens":1,"details":1,"two":1}
,"boolean":{"logic":1}
,"logic":{"gates":1,"constants":1,"synthesis":1}
,"gates":{"synchronous":1}
,"synchronous":{"elements":1}
,"elements":{"gate-level":1,"architectural":1,"compatible":1,"documented":1,"help":1,"schematic":1}
,"gate-level":{"design":1,"schematic":1}
,"design":{"macro-sized":1,"based":1,"represent":1,"avoid":1,"however":1,"logic":1}
,"macro-sized":{"elements":1}
,"architectural":{"blocks":1}
,"blocks":{"arithmetic":1}
,"arithmetic":{"memories":1}
,"memories":{"recommended":1}
,"recommended":{"ipexpress":1}
,"ipexpress":{"interface":1}
,"interface":{"configure":1,"design":1}
,"configure":{"generate":1}
,"generate":{"schematic":1}
,"symbols":{"files":1,".sym":1,"binary":1,"clean":1,"libraries":1,"provided":1,"vhi":1,"shown":1}
,"files":{"implementation":1,"used":1,"contain":1}
,"implementation":{"schematic":1}
,"dozens":{"library":1}
,"file":{"lattice.lib":1}
,"lattice.lib":{"composed":1}
,"composed":{"library":1}
,"compatible":{"fpga":1}
,"device":{"families":1,"family":1,"compatibility":1}
,"manager":{"allows":1,"view":1}
,"allows":{"manage":1,"create":1}
,"manage":{"libraries":1}
,"libraries":{"symbols":1,"folder":1,"simply":1,".lib":1,"symbol":1,"maintain":1,"reference":1,"guide":1}
,".sym":{"files":1}
,"used":{"designs":1}
,"designs":{"symbol":1}
,"view":{"two":1}
,"two":{"types":1,"special":1,"symbols":1}
,"types":{"symbol":1}
,"folder":{"binary":1,"libraries":1,"structure":1}
,"binary":{"folder":1,"libraries":1}
,"simply":{"directories":1}
,"directories":{"contain":1}
,"contain":{"symbols":1}
,".lib":{"files":1}
,"clean":{"folder":1}
,"structure":{"save":1}
,"save":{"disk":1}
,"disk":{"space":1}
,"space":{"organizing":1}
,"organizing":{"symbols":1}
,"create":{"binary":1,"vcc":1,"multi-bit":1,"discontinuous":1,"bus":1}
,"maintain":{"adding":1}
,"adding":{"extracting":1}
,"extracting":{"deleting":1}
,"deleting":{"copying":1}
,"copying":{"renaming":1}
,"renaming":{"symbols":1}
,"based":{"sub-set":1}
,"sub-set":{"library":1,"fpga":1}
,"documented":{"fpga":1}
,"reference":{"guide":1}
,"guide":{"libraries":1,"organized":1}
,"organized":{"functional":1}
,"functional":{"categories":1}
,"categories":{"device":1}
,"family":{"provides":1}
,"details":{"function":1}
,"function":{"device":1}
,"complete":{"list":1}
,"list":{"symbols":1,"schematic":1}
,"provided":{"fpga":1}
,"editor":{"fpga":1,"provides":1,"allows":1}
,"machxo":{"crossover":1}
,"crossover":{"programmable":1}
,"programmable":{"devices":1}
,"devices":{"supports":1}
,"supports":{"ability":1}
,"ability":{"specify":1}
,"specify":{"hdl":1,"vcc":1}
,"hdl":{"attributes":1,"output":1,"vhdl":1,"model":1}
,"attributes":{"schematic":1,"net":1,"information":1}
,"net":{"attributes":1,"edit":1,"name":1,"appear":1}
,"information":{"list":1}
,"constants":{"common":1,"hdl":1}
,"common":{"construct":1}
,"construct":{"digital":1}
,"digital":{"design":1}
,"represent":{"static":1,"bit":1}
,"static":{"value":1}
,"special":{"nets":1,"symbol":1}
,"nets":{"named":1}
,"named":{"vcc":1}
,"vcc":{"gnd":1}
,"gnd":{"produce":1,"net":1,"depending":1}
,"produce":{"logic":1}
,"output":{"create":1}
,"edit":{"add":1}
,"add":{"net":1,"library":1}
,"name":{"feature":1,"wire":1}
,"feature":{"name":1}
,"wire":{"stub":1,"special":1}
,"stub":{"specify":1}
,"depending":{"orientation":1}
,"orientation":{"wire":1}
,"appear":{"shown":1}
,"shown":{"first":1,"second":1}
,"first":{"sample":1}
,"sample":{"circuit":1}
,"circuit":{"below":1}
,"vhi":{"vlo":1}
,"vlo":{"represent":1}
,"bit":{"value":1}
,"value":{"respectively":1,"constant":1}
,"respectively":{"create":1}
,"multi-bit":{"value":1}
,"constant":{"combination":1}
,"combination":{"buses":1}
,"buses":{"symbols":1}
,"second":{"sample":1}
,"bus":{"declarations":1,"ranges":1,"declaration":1}
,"discontinuous":{"bus":1}
,"ranges":{"example":1}
,"example":{"mybus":1}
,"mybus":{"15:12":1,"3:0":1,"15:0":1}
,"15:12":{"mybus":1}
,"3:0":{"separate":1}
,"separate":{"regions":1}
,"regions":{"schematic":1}
,"avoid":{"semantic":1}
,"semantic":{"problems":1}
,"problems":{"resulting":1}
,"resulting":{"verilog":1}
,"verilog":{"hdl":1}
,"vhdl":{"model":1}
,"model":{"translation":1,"writer":1}
,"translation":{"process":1}
,"process":{"hdl":1,"precision":1}
,"writer":{"create":1}
,"declaration":{"cover":1}
,"cover":{"range":1}
,"range":{"mybus":1}
,"cell":{"usage":1,"library":1}
,"contains":{"several":1}
,"several":{"cell":1}
,"help":{"define":1}
,"define":{"sysio":1}
,"sysio":{"buffer":1}
,"buffer":{"interface":1,"usage":1}
,"however":{"general":1}
,"general":{"necessary":1}
,"necessary":{"add":1}
,"synthesis":{"process":1}
,"precision":{"rtl":1}
,"rtl":{"synplify":1}
,"synplify":{"pro":1}
,"pro":{"automatically":1}
,"automatically":{"add":1}
}
;Search.control.loadWordPairs(pairs);
