// Seed: 2277872695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output tri1 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1'h0 & 1'b0;
  wire id_17;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    input uwire id_7,
    input wor id_8,
    output tri0 id_9,
    output wor id_10
);
  wire [-1 : 1] id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
