<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /><span id="L266">266</span><br /><span id="L267">267</span><br /><span id="L268">268</span><br /><span id="L269">269</span><br /><span id="L270">270</span><br /><span id="L271">271</span><br /><span id="L272">272</span><br /><span id="L273">273</span><br /><span id="L274">274</span><br /><span id="L275">275</span><br /><span id="L276">276</span><br /><span id="L277">277</span><br /><span id="L278">278</span><br /><span id="L279">279</span><br /><span id="L280">280</span><br /><span id="L281">281</span><br /><span id="L282">282</span><br /><span id="L283">283</span><br /><span id="L284">284</span><br /><span id="L285">285</span><br /><span id="L286">286</span><br /><span id="L287">287</span><br /><span id="L288">288</span><br /><span id="L289">289</span><br /><span id="L290">290</span><br /><span id="L291">291</span><br /><span id="L292">292</span><br /><span id="L293">293</span><br /><span id="L294">294</span><br /><span id="L295">295</span><br /><span id="L296">296</span><br /><span id="L297">297</span><br /><span id="L298">298</span><br /><span id="L299">299</span><br /><span id="L300">300</span><br /><span id="L301">301</span><br /><span id="L302">302</span><br /><span id="L303">303</span><br /><span id="L304">304</span><br /><span id="L305">305</span><br /><span id="L306">306</span><br /><span id="L307">307</span><br /><span id="L308">308</span><br /><span id="L309">309</span><br /><span id="L310">310</span><br /><span id="L311">311</span><br /><span id="L312">312</span><br /><span id="L313">313</span><br /><span id="L314">314</span><br /><span id="L315">315</span><br /><span id="L316">316</span><br /><span id="L317">317</span><br /><span id="L318">318</span><br /><span id="L319">319</span><br /><span id="L320">320</span><br /><span id="L321">321</span><br /><span id="L322">322</span><br /><span id="L323">323</span><br /><span id="L324">324</span><br /><span id="L325">325</span><br /><span id="L326">326</span><br /><span id="L327">327</span><br /><span id="L328">328</span><br /><span id="L329">329</span><br /><span id="L330">330</span><br /><span id="L331">331</span><br /><span id="L332">332</span><br /><span id="L333">333</span><br /><span id="L334">334</span><br /><span id="L335">335</span><br /><span id="L336">336</span><br /><span id="L337">337</span><br /><span id="L338">338</span><br /><span id="L339">339</span><br /><span id="L340">340</span><br /><span id="L341">341</span><br /><span id="L342">342</span><br /><span id="L343">343</span><br /><span id="L344">344</span><br /><span id="L345">345</span><br /><span id="L346">346</span><br /><span id="L347">347</span><br /><span id="L348">348</span><br /><span id="L349">349</span><br /><span id="L350">350</span><br /><span id="L351">351</span><br /><span id="L352">352</span><br /><span id="L353">353</span><br /><span id="L354">354</span><br /><span id="L355">355</span><br /><span id="L356">356</span><br /><span id="L357">357</span><br /><span id="L358">358</span><br /><span id="L359">359</span><br /><span id="L360">360</span><br /><span id="L361">361</span><br /><span id="L362">362</span><br /><span id="L363">363</span><br /><span id="L364">364</span><br /><span id="L365">365</span><br /><span id="L366">366</span><br /><span id="L367">367</span><br /><span id="L368">368</span><br /><span id="L369">369</span><br /><span id="L370">370</span><br /><span id="L371">371</span><br /><span id="L372">372</span><br /><span id="L373">373</span><br /><span id="L374">374</span><br /><span id="L375">375</span><br /><span id="L376">376</span><br /><span id="L377">377</span><br /><span id="L378">378</span><br /><span id="L379">379</span><br /><span id="L380">380</span><br /><span id="L381">381</span><br /><span id="L382">382</span><br /><span id="L383">383</span><br /><span id="L384">384</span><br /><span id="L385">385</span><br /><span id="L386">386</span><br /><span id="L387">387</span><br /><span id="L388">388</span><br /><span id="L389">389</span><br /><span id="L390">390</span><br /><span id="L391">391</span><br /><span id="L392">392</span><br /><span id="L393">393</span><br /><span id="L394">394</span><br /><span id="L395">395</span><br /><span id="L396">396</span><br /><span id="L397">397</span><br /><span id="L398">398</span><br /><span id="L399">399</span><br /><span id="L400">400</span><br /><span id="L401">401</span><br /><span id="L402">402</span><br /><span id="L403">403</span><br /><span id="L404">404</span><br /><span id="L405">405</span><br /><span id="L406">406</span><br /><span id="L407">407</span><br /><span id="L408">408</span><br /><span id="L409">409</span><br /><span id="L410">410</span><br /><span id="L411">411</span><br /><span id="L412">412</span><br /><span id="L413">413</span><br /><span id="L414">414</span><br /><span id="L415">415</span><br /><span id="L416">416</span><br /><span id="L417">417</span><br /><span id="L418">418</span><br /><span id="L419">419</span><br /><span id="L420">420</span><br /><span id="L421">421</span><br /><span id="L422">422</span><br /><span id="L423">423</span><br /><span id="L424">424</span><br /><span id="L425">425</span><br /><span id="L426">426</span><br /><span id="L427">427</span><br /><span id="L428">428</span><br /><span id="L429">429</span><br /><span id="L430">430</span><br /><span id="L431">431</span><br /><span id="L432">432</span><br /><span id="L433">433</span><br /><span id="L434">434</span><br /><span id="L435">435</span><br /><span id="L436">436</span><br /><span id="L437">437</span><br /><span id="L438">438</span><br /><span id="L439">439</span><br /><span id="L440">440</span><br /><span id="L441">441</span><br /><span id="L442">442</span><br /><span id="L443">443</span><br /><span id="L444">444</span><br /><span id="L445">445</span><br /><span id="L446">446</span><br /><span id="L447">447</span><br /><span id="L448">448</span><br /><span id="L449">449</span><br /><span id="L450">450</span><br /><span id="L451">451</span><br /><span id="L452">452</span><br /><span id="L453">453</span><br /><span id="L454">454</span><br /><span id="L455">455</span><br /><span id="L456">456</span><br /><span id="L457">457</span><br /><span id="L458">458</span><br /><span id="L459">459</span><br /><span id="L460">460</span><br /><span id="L461">461</span><br /><span id="L462">462</span><br /><span id="L463">463</span><br /><span id="L464">464</span><br /><span id="L465">465</span><br /><span id="L466">466</span><br /><span id="L467">467</span><br /><span id="L468">468</span><br /><span id="L469">469</span><br /><span id="L470">470</span><br /><span id="L471">471</span><br /><span id="L472">472</span><br /><span id="L473">473</span><br /><span id="L474">474</span><br /><span id="L475">475</span><br /><span id="L476">476</span><br /><span id="L477">477</span><br /><span id="L478">478</span><br /><span id="L479">479</span><br /><span id="L480">480</span><br /><span id="L481">481</span><br /><span id="L482">482</span><br /><span id="L483">483</span><br /><span id="L484">484</span><br /><span id="L485">485</span><br /><span id="L486">486</span><br /><span id="L487">487</span><br /><span id="L488">488</span><br /><span id="L489">489</span><br /><span id="L490">490</span><br /><span id="L491">491</span><br /><span id="L492">492</span><br /><span id="L493">493</span><br /><span id="L494">494</span><br /><span id="L495">495</span><br /><span id="L496">496</span><br /><span id="L497">497</span><br /><span id="L498">498</span><br /><span id="L499">499</span><br /><span id="L500">500</span><br /><span id="L501">501</span><br /><span id="L502">502</span><br /><span id="L503">503</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* ******************************************************************************* */</span>
<span class="sail-comment">/* This file implements functions used by vector instructions.                     */</span>
<span class="sail-comment">/* ******************************************************************************* */</span>

<span class="sail-comment">/* NFIELDS Encoding
 * typically, nf is in range 1 to 8, but for 'Vector Load/Store Whole Register Instructions',
 * only NFIELDS values of 1, 2, 4, 8 are supported, with other values reserved.
 */</span>
<span class="sail-keyword">type</span> <span class="sail-id">nfields_range</span>(<span class="sail-ty-var">'q</span>) = <span class="sail-ty-var">'q</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'q</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">8</span>
<span class="sail-keyword">type</span> <span class="sail-id">nfields_range_pow2</span>(<span class="sail-ty-var">'q</span>) = <span class="sail-ty-var">'q</span> <span class="sail-keyword">in</span> { <span class="sail-literal">1</span>, <span class="sail-literal">2</span>, <span class="sail-literal">4</span>, <span class="sail-literal">8</span> }
<span class="sail-keyword">type</span> <span class="sail-id">nfields</span> = { <span class="sail-ty-var">'q</span>, <span class="sail-id">nfields_range</span>(<span class="sail-ty-var">'q</span>). <span class="sail-id">int</span>(<span class="sail-ty-var">'q</span>) }

<span class="sail-comment">/* Vector mask mapping */</span>
<span class="sail-keyword">mapping</span> <span class="sail-id">maybe_vmask</span> : <span class="sail-id">string</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">1</span>) = {
  <span class="sail-string">""</span>              &lt;-&gt; <span class="sail-literal">0b1</span>, <span class="sail-comment">/* unmasked by default */</span>
  <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-string">"v0.t"</span>  &lt;-&gt; <span class="sail-literal">0b0</span>
}

<span class="sail-comment">/* Check for valid EEW and EMUL values in:
 *  1. vector widening/narrowing instructions
 *  2. vector load/store instructions
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">valid_eew_emul</span> : (<span class="sail-id">int</span>, <span class="sail-id">int</span>) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">valid_eew_emul</span>(<span class="sail-id">EEW</span>, <span class="sail-id">EMUL_pow</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">ELEN</span> = 2 ^ <span class="sail-id">ELEN_pow</span>;
  <span class="sail-id">EEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">8</span> <span class="sail-operator">&amp;</span> <span class="sail-id">EEW</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">ELEN</span> <span class="sail-operator">&amp;</span> <span class="sail-id">EMUL_pow</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">-3</span> <span class="sail-operator">&amp;</span> <span class="sail-id">EMUL_pow</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">3</span>
}

<span class="sail-comment">/* Check for valid vtype setting
 *  1. If the vill bit is set, then any attempt to execute a vector instruction that depends upon vtype will raise an illegal instruction exception.
 *  2. vset{i}vl{i} and whole-register loads, stores, and moves do not depend upon vtype.
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">valid_vtype</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">valid_vtype</span>() = {
  <a href="./riscv_sys_regs.html#L966"><span class="sail-id">vtype</span></a>[<span class="sail-id">vill</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b0</span>
}

<span class="sail-comment">/* Check for vstart value */</span>
<span class="sail-keyword">val</span> <span class="sail-id">assert_vstart</span> : <span class="sail-id">int</span> -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">assert_vstart</span>(<span class="sail-id">i</span>) = {
  <span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">==</span> <span class="sail-id">i</span>
}

<span class="sail-comment">/* Check for valid destination register when vector masking is enabled:
 *  The destination vector register group for a masked vector instruction
 *  cannot overlap the source mask register (v0),
 *  unless the destination vector register is being written with a mask value (e.g., compares)
 *  or the scalar result of a reduction.
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">valid_rd_mask</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>)) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">valid_rd_mask</span>(<span class="sail-id">rd</span>, <span class="sail-id">vm</span>) = {
  <span class="sail-id">vm</span> <span class="sail-operator">!=</span> <span class="sail-literal">0b0</span> <span class="sail-operator">|</span> <span class="sail-id">rd</span> <span class="sail-operator">!=</span> <span class="sail-id">zvreg</span>
}

<span class="sail-comment">/* Check for valid register overlap in vector widening/narrowing instructions:
 *  In a widening instruction, the overlap is valid only in the highest-numbered part
 *  of the destination register group, and the source EMUL is at least 1.
 *  In a narrowing instruction, the overlap is valid only in the lowest-numbered part
 *  of the source register group.
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">valid_reg_overlap</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">int</span>, <span class="sail-id">int</span>) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">valid_reg_overlap</span>(<span class="sail-id">rs</span>, <span class="sail-id">rd</span>, <span class="sail-id">EMUL_pow_rs</span>, <span class="sail-id">EMUL_pow_rd</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rs_group</span> = <span class="sail-keyword">if</span> <span class="sail-id">EMUL_pow_rs</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> 2 ^ <span class="sail-id">EMUL_pow_rs</span> <span class="sail-keyword">else</span> <span class="sail-literal">1</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">rd_group</span> = <span class="sail-keyword">if</span> <span class="sail-id">EMUL_pow_rd</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> 2 ^ <span class="sail-id">EMUL_pow_rd</span> <span class="sail-keyword">else</span> <span class="sail-literal">1</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">rs_int</span> = <span class="sail-id">unsigned</span>(<a href="./riscv_vext_regs.html#L14"><span class="sail-id">vregidx_bits</span></a>(<span class="sail-id">rs</span>));
  <span class="sail-keyword">let</span> <span class="sail-id">rd_int</span> = <span class="sail-id">unsigned</span>(<a href="./riscv_vext_regs.html#L14"><span class="sail-id">vregidx_bits</span></a>(<span class="sail-id">rd</span>));
  <span class="sail-keyword">if</span> <span class="sail-id">EMUL_pow_rs</span> <span class="sail-operator">&lt;</span> <span class="sail-id">EMUL_pow_rd</span> <span class="sail-keyword">then</span> {
    (<span class="sail-id">rs_int</span> <span class="sail-operator">+</span> <span class="sail-id">rs_group</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">rd_int</span>) <span class="sail-operator">|</span> (<span class="sail-id">rs_int</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">rd_int</span> <span class="sail-operator">+</span> <span class="sail-id">rd_group</span>) <span class="sail-operator">|</span>
    ((<span class="sail-id">rs_int</span> <span class="sail-operator">+</span> <span class="sail-id">rs_group</span> <span class="sail-operator">==</span> <span class="sail-id">rd_int</span> <span class="sail-operator">+</span> <span class="sail-id">rd_group</span>) <span class="sail-operator">&amp;</span> (<span class="sail-id">EMUL_pow_rs</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span>))
  } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">EMUL_pow_rs</span> <span class="sail-operator">&gt;</span> <span class="sail-id">EMUL_pow_rd</span> <span class="sail-keyword">then</span> {
    (<span class="sail-id">rd_int</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">rs_int</span>) <span class="sail-operator">|</span> (<span class="sail-id">rd_int</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">rs_int</span> <span class="sail-operator">+</span> <span class="sail-id">rs_group</span>)
  } <span class="sail-keyword">else</span> <span class="sail-literal">true</span>;
}

<span class="sail-comment">/* Check for valid register grouping in vector segment load/store instructions:
 *  The EMUL of load vd or store vs3 times the number of fields per segment
 *  must not be larger than 8. (EMUL * NFIELDS &lt;= 8)
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">valid_segment</span> : (<span class="sail-id">nfields</span>, <span class="sail-id">int</span>) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">valid_segment</span>(<span class="sail-id">nf</span>, <span class="sail-id">EMUL_pow</span>) = {
  <span class="sail-keyword">if</span> <span class="sail-id">EMUL_pow</span> <span class="sail-operator">&lt;</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-id">nf</span> <span class="sail-operator">/</span> (2 ^ (<span class="sail-literal">0</span> <span class="sail-operator">-</span> <span class="sail-id">EMUL_pow</span>)) <span class="sail-operator">&lt;=</span> <span class="sail-literal">8</span>
  <span class="sail-keyword">else</span> <span class="sail-id">nf</span> <span class="sail-operator">*</span> 2 ^ <span class="sail-id">EMUL_pow</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">8</span>
}

<span class="sail-comment">/* ******************************************************************************* */</span>
<span class="sail-comment">/* The following functions summarize patterns of illegal instruction check.        */</span>
<span class="sail-comment">/* ******************************************************************************* */</span>

<span class="sail-comment">/* a. Normal check including vtype.vill field and vd/v0 overlap if vm = 0 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_normal</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>)) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_normal</span>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>) = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>()) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L59"><span class="sail-id">valid_rd_mask</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>))
}

<span class="sail-comment">/* b. Masked check for instructions encoded with vm = 0 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_vd_masked</span> : <span class="sail-id">vregidx</span> -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_vd_masked</span>(<span class="sail-id">vd</span>) = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>()) <span class="sail-operator">|</span> <span class="sail-id">vd</span> <span class="sail-operator">==</span> <span class="sail-id">zvreg</span>
}

<span class="sail-comment">/* c. Unmasked check for:
 *  1. instructions encoded with vm = 1
 *  2. instructions with scalar rd: vcpop.m, vfirst.m
 *  3. vd as mask register (eew = 1):
 *     vmadc.vvm/vxm/vim, vmsbc.vvm/vxm, mask logical, integer compare, vlm.v, vsm.v
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_vd_unmasked</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_vd_unmasked</span>() = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>())
}

<span class="sail-comment">/* d. Variable width check for:
 *  1. integer/fixed-point widening/narrowing instructions
 *  2. vector integer extension: vzext, vsext
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_variable_width</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">int</span>, <span class="sail-id">int</span>) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_variable_width</span>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">SEW_new</span>, <span class="sail-id">LMUL_pow_new</span>) = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>()) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L59"><span class="sail-id">valid_rd_mask</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>)) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L32"><span class="sail-id">valid_eew_emul</span></a>(<span class="sail-id">SEW_new</span>, <span class="sail-id">LMUL_pow_new</span>))
}

<span class="sail-comment">/* e. Normal check for reduction instructions:
 *  The destination vector register can overlap the source operands, including the mask register.
 *  Vector reduction operations raise an illegal instruction exception if vstart is non-zero.
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_reduction</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_reduction</span>() = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>()) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L48"><span class="sail-id">assert_vstart</span></a>(<span class="sail-literal">0</span>))
}

<span class="sail-comment">/* f. Variable width check for widening reduction instructions */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_reduction_widen</span> : (<span class="sail-id">int</span>, <span class="sail-id">int</span>) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_reduction_widen</span>(<span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>()) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L48"><span class="sail-id">assert_vstart</span></a>(<span class="sail-literal">0</span>)) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L32"><span class="sail-id">valid_eew_emul</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>))
}

<span class="sail-comment">/* g. Non-indexed load instruction check */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_load</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">nfields</span>, <span class="sail-id">int</span>, <span class="sail-id">int</span>) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_load</span>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">nf</span>, <span class="sail-id">EEW</span>, <span class="sail-id">EMUL_pow</span>) = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>()) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L59"><span class="sail-id">valid_rd_mask</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>)) <span class="sail-operator">|</span>
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L32"><span class="sail-id">valid_eew_emul</span></a>(<span class="sail-id">EEW</span>, <span class="sail-id">EMUL_pow</span>)) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L88"><span class="sail-id">valid_segment</span></a>(<span class="sail-id">nf</span>, <span class="sail-id">EMUL_pow</span>))
}

<span class="sail-comment">/* h. Non-indexed store instruction check (with vs3 rather than vd) */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_store</span> : (<span class="sail-id">nfields</span>, <span class="sail-id">int</span>, <span class="sail-id">int</span>) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_store</span>(<span class="sail-id">nf</span>, <span class="sail-id">EEW</span>, <span class="sail-id">EMUL_pow</span>) = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>()) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L32"><span class="sail-id">valid_eew_emul</span></a>(<span class="sail-id">EEW</span>, <span class="sail-id">EMUL_pow</span>)) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L88"><span class="sail-id">valid_segment</span></a>(<span class="sail-id">nf</span>, <span class="sail-id">EMUL_pow</span>))
}

<span class="sail-comment">/* i. Indexed load instruction check */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_indexed_load</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">nfields</span>, <span class="sail-id">int</span>, <span class="sail-id">int</span>, <span class="sail-id">int</span>) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_indexed_load</span>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>, <span class="sail-id">nf</span>, <span class="sail-id">EEW_index</span>, <span class="sail-id">EMUL_pow_index</span>, <span class="sail-id">EMUL_pow_data</span>) = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>()) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L59"><span class="sail-id">valid_rd_mask</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">vm</span>)) <span class="sail-operator">|</span>
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L32"><span class="sail-id">valid_eew_emul</span></a>(<span class="sail-id">EEW_index</span>, <span class="sail-id">EMUL_pow_index</span>)) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L88"><span class="sail-id">valid_segment</span></a>(<span class="sail-id">nf</span>, <span class="sail-id">EMUL_pow_data</span>))
}

<span class="sail-comment">/* j. Indexed store instruction check (with vs3 rather than vd) */</span>
<span class="sail-keyword">val</span> <span class="sail-id">illegal_indexed_store</span> : (<span class="sail-id">nfields</span>, <span class="sail-id">int</span>, <span class="sail-id">int</span>, <span class="sail-id">int</span>) -&gt; <span class="sail-id">bool</span>
<span class="sail-keyword">function</span> <span class="sail-id">illegal_indexed_store</span>(<span class="sail-id">nf</span>, <span class="sail-id">EEW_index</span>, <span class="sail-id">EMUL_pow_index</span>, <span class="sail-id">EMUL_pow_data</span>) = {
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L42"><span class="sail-id">valid_vtype</span></a>()) <span class="sail-operator">|</span> <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L32"><span class="sail-id">valid_eew_emul</span></a>(<span class="sail-id">EEW_index</span>, <span class="sail-id">EMUL_pow_index</span>)) <span class="sail-operator">|</span>
  <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<a href="./riscv_insts_vext_utils.html#L88"><span class="sail-id">valid_segment</span></a>(<span class="sail-id">nf</span>, <span class="sail-id">EMUL_pow_data</span>))
}

<span class="sail-comment">/* Scalar register shaping */</span>
<span class="sail-keyword">val</span> <span class="sail-id">get_scalar</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'m</span>, <span class="sail-ty-var">'m</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">8</span>. (<span class="sail-id">regidx</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>)) -&gt; <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)
<span class="sail-keyword">function</span> <span class="sail-id">get_scalar</span>(<span class="sail-id">rs1</span>, <span class="sail-id">SEW</span>) = {
  <span class="sail-keyword">if</span> <span class="sail-id">SEW</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">xlen</span> <span class="sail-keyword">then</span> {
    <span class="sail-comment">/* Least significant SEW bits */</span>
    <span class="sail-id">X</span>(<span class="sail-id">rs1</span>)[<span class="sail-id">SEW</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>]
  } <span class="sail-keyword">else</span> {
    <span class="sail-comment">/* Sign extend to SEW */</span>
    <a href="./prelude.html#L85"><span class="sail-id">sign_extend</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">X</span>(<span class="sail-id">rs1</span>))
  }
}

<span class="sail-comment">/* Extracts 4 consecutive vector elements starting from index 4*i and returns a bitvector */</span>
<span class="sail-keyword">val</span> <span class="sail-id">get_velem_quad</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span> <span class="sail-ty-var">'p</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'m</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'p</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'p</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span>. (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>)) -&gt; <span class="sail-id">bits</span>(<span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'m</span>)
<span class="sail-keyword">function</span> <span class="sail-id">get_velem_quad</span>(<span class="sail-id">v</span>, <span class="sail-id">i</span>) = <span class="sail-id">v</span>[<span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span>] @ <span class="sail-id">v</span>[<span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">2</span>] @ <span class="sail-id">v</span>[<span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>] @ <span class="sail-id">v</span>[<span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span>]

<span class="sail-comment">/* Divide the input bitvector into 4 equal slices and store them in vd starting at position 4*i */</span>
<span class="sail-keyword">val</span> <span class="sail-id">write_velem_quad</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> . (<span class="sail-id">vregidx</span>, <span class="sail-id">sew_bitsize</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">nat</span>) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">write_velem_quad</span>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">input</span>, <span class="sail-id">i</span>) = {
  <span class="sail-keyword">foreach</span>(<span class="sail-id">j</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> <span class="sail-literal">3</span>)
    <a href="./riscv_vext_regs.html#L352"><span class="sail-id">write_single_element</span></a>(<span class="sail-id">SEW</span>, <span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-id">j</span>, <span class="sail-id">vd</span>, <span class="sail-id">slice</span>(<span class="sail-id">input</span>, <span class="sail-id">j</span> <span class="sail-operator">*</span> <span class="sail-id">SEW</span>, <span class="sail-id">SEW</span>));
}

<span class="sail-comment">/* Extracts 8 consecutive vector elements starting from index 8*i and returns a
 * vector. The parameter n is implicit to help proof the proof assistant
 * backends infer its value. */</span>
<span class="sail-keyword">val</span> <span class="sail-id">get_velem_oct_vec</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span> <span class="sail-ty-var">'p</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-literal">8</span> <span class="sail-operator">&lt;=</span> <span class="sail-ty-var">'m</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'p</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'p</span> <span class="sail-operator">+</span> <span class="sail-literal">7</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span>. (<span class="sail-id">implicit</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>)) -&gt; <span class="sail-id">vector</span>(<span class="sail-literal">8</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>))
<span class="sail-keyword">function</span> <span class="sail-id">get_velem_oct_vec</span>(<span class="sail-id">n</span>, <span class="sail-id">v</span>, <span class="sail-id">i</span>) = [ <span class="sail-id">v</span>[<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">7</span>], <span class="sail-id">v</span>[<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">6</span>], <span class="sail-id">v</span>[<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">5</span>], <span class="sail-id">v</span>[<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">4</span>], <span class="sail-id">v</span>[<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span>], <span class="sail-id">v</span>[<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">2</span>], <span class="sail-id">v</span>[<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>], <span class="sail-id">v</span>[<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">i</span>] ]

<span class="sail-comment">/* Writes each of the 8 elements from the input vector to the vector register vd, starting at position 8 * i */</span>
<span class="sail-keyword">val</span> <span class="sail-id">write_velem_oct_vec</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-id">is_sew_bitsize</span>(<span class="sail-ty-var">'n</span>) . (<span class="sail-id">vregidx</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">vector</span>(<span class="sail-literal">8</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)), <span class="sail-id">nat</span>) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">write_velem_oct_vec</span>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">input</span>, <span class="sail-id">i</span>) = {
  <span class="sail-keyword">foreach</span>(<span class="sail-id">j</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> <span class="sail-literal">7</span>)
    <a href="./riscv_vext_regs.html#L352"><span class="sail-id">write_single_element</span></a>(<span class="sail-id">SEW</span>, <span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-id">j</span>, <span class="sail-id">vd</span>, <span class="sail-id">input</span>[<span class="sail-id">j</span>]);
}

<span class="sail-comment">/* Extracts 4 consecutive vector elements starting from index 4*i and returns a vector */</span>
<span class="sail-keyword">val</span> <span class="sail-id">get_velem_quad_vec</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span> <span class="sail-ty-var">'p</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-literal">8</span> <span class="sail-operator">&lt;=</span> <span class="sail-ty-var">'m</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>  <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'p</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'p</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span>. (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>)) -&gt; <span class="sail-id">vector</span>(<span class="sail-literal">4</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>))
<span class="sail-keyword">function</span> <span class="sail-id">get_velem_quad_vec</span>(<span class="sail-id">v</span>, <span class="sail-id">i</span>) = [ <span class="sail-id">v</span>[<span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span>], <span class="sail-id">v</span>[<span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">2</span>], <span class="sail-id">v</span>[<span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>], <span class="sail-id">v</span>[<span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span>] ]

<span class="sail-comment">/* Writes each of the 4 elements from the input vector to the vector register vd, starting at position 4 * i */</span>
<span class="sail-keyword">val</span> <span class="sail-id">write_velem_quad_vec</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'p</span> <span class="sail-ty-var">'n</span>, <span class="sail-id">is_sew_bitsize</span>(<span class="sail-ty-var">'n</span>) <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'p</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span>. (<span class="sail-id">vregidx</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">vector</span>(<span class="sail-literal">4</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>)) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">write_velem_quad_vec</span>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">input</span>, <span class="sail-id">i</span>) = {
  <span class="sail-keyword">foreach</span>(<span class="sail-id">j</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> <span class="sail-literal">3</span>)
    <a href="./riscv_vext_regs.html#L352"><span class="sail-id">write_single_element</span></a>(<span class="sail-id">SEW</span>, <span class="sail-literal">4</span> <span class="sail-operator">*</span> <span class="sail-id">i</span> <span class="sail-operator">+</span> <span class="sail-id">j</span>, <span class="sail-id">vd</span>, <span class="sail-id">input</span>[<span class="sail-id">j</span>]);
}

<span class="sail-comment">/* Get the starting element index from csr vtype */</span>
<span class="sail-keyword">val</span> <span class="sail-id">get_start_element</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">result</span>(<span class="sail-id">nat</span>, <span class="sail-id">unit</span>)
<span class="sail-keyword">function</span> <span class="sail-id">get_start_element</span>() = {
  <span class="sail-keyword">let</span> <span class="sail-id">start_element</span> = <span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_pow</span> = <a href="./riscv_sys_regs.html#L997"><span class="sail-id">get_sew_pow</span></a>();
  <span class="sail-comment">/* The use of vstart values greater than the largest element
   * index for the current SEW setting is reserved.
   *
   * TODO: the bound here might be incorrect.
   * See https://github.com/riscv/sail-riscv/pull/755#discussion_r2035095825
   */</span>
  <span class="sail-keyword">if</span> <span class="sail-id">start_element</span> <span class="sail-operator">&gt;</span> (2 ^ (<span class="sail-literal">3</span> <span class="sail-operator">+</span> <span class="sail-id">VLEN_pow</span> <span class="sail-operator">-</span> <span class="sail-id">SEW_pow</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>)
  <span class="sail-keyword">then</span> <span class="sail-id">Err</span>(())
  <span class="sail-keyword">else</span> <span class="sail-id">Ok</span>(<span class="sail-id">start_element</span>)
}

<span class="sail-comment">/* Get the ending element index from csr vl */</span>
<span class="sail-keyword">val</span> <span class="sail-id">get_end_element</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">int</span>
<span class="sail-keyword">function</span> <span class="sail-id">get_end_element</span>() = <span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>

<span class="sail-comment">/* Mask handling; creates a pre-masked result vector for vstart, vl, vta/vma, and vm */</span>
<span class="sail-comment">/* vm should be baked into vm_val from doing read_vmask */</span>
<span class="sail-comment">/* tail masking when lmul &lt; 1 is handled in write_vreg */</span>
<span class="sail-comment">/* Returns two vectors:
 *   vector1 is the result vector with values applied to masked elements
 *   vector2 is a "mask" vector that is true for an element if the corresponding element
 *     in the result vector should be updated by the calling instruction
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">init_masked_result</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span> <span class="sail-ty-var">'p</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> . (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>), <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">result</span>((<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)), <span class="sail-id">unit</span>)
<span class="sail-keyword">function</span> <span class="sail-id">init_masked_result</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">EEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">start_element</span> : <span class="sail-id">nat</span> = <span class="sail-keyword">match</span> <a href="./riscv_insts_vext_utils.html#L220"><span class="sail-id">get_start_element</span></a>() {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(())
  };
  <span class="sail-keyword">let</span> <span class="sail-id">end_element</span>   = <a href="./riscv_insts_vext_utils.html#L236"><span class="sail-id">get_end_element</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">tail_ag</span> : <span class="sail-id">agtype</span> = <a href="./riscv_sys_regs.html#L1036"><span class="sail-id">get_vtype_vta</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">mask_ag</span> : <span class="sail-id">agtype</span> = <a href="./riscv_sys_regs.html#L1033"><span class="sail-id">get_vtype_vma</span></a>();
  <span class="sail-keyword">var</span> <span class="sail-id">mask</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <span class="sail-literal">undefined</span>;
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <span class="sail-literal">undefined</span>;

  <span class="sail-comment">/* Determine the actual number of elements when lmul &lt; 1 */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">real_num_elem</span> = <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-id">num_elem</span> <span class="sail-keyword">else</span> <span class="sail-id">num_elem</span> <span class="sail-operator">/</span> (2 ^ (<span class="sail-literal">0</span> <span class="sail-operator">-</span> <span class="sail-id">LMUL_pow</span>));
  <span class="sail-keyword">assert</span>(<span class="sail-id">num_elem</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">real_num_elem</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&lt;</span> <span class="sail-id">start_element</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Prestart elements defined by vstart */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>];
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;</span> <span class="sail-id">end_element</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Tail elements defined by vl */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">tail_ag</span> {
        <span class="sail-id">UNDISTURBED</span> =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>],
        <span class="sail-id">AGNOSTIC</span>    =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>] <span class="sail-comment">/* TODO: configuration support */</span>
      };
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">real_num_elem</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Tail elements defined by lmul &lt; 1 */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">tail_ag</span> {
        <span class="sail-id">UNDISTURBED</span> =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>],
        <span class="sail-id">AGNOSTIC</span>    =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>] <span class="sail-comment">/* TODO: configuration support */</span>
      };
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">vm_val</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitzero</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Inactive body elements defined by vm */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">mask_ag</span> {
        <span class="sail-id">UNDISTURBED</span> =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>],
        <span class="sail-id">AGNOSTIC</span>    =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>] <span class="sail-comment">/* TODO: configuration support */</span>
      };
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> {
      <span class="sail-comment">/* Active body elements */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitone</span>;
    }
  };

  <span class="sail-id">Ok</span>((<span class="sail-id">result</span>, <span class="sail-id">mask</span>))
}

<span class="sail-comment">/* For instructions like vector reduction and vector store,
 * masks on prestart, inactive and tail elements only affect the validation of source register elements
 * (vs3 for store and vs2 for reduction). There's no destination register to be masked.
 * In these cases, this function can be called to simply get the mask vector for vs (without the prepared vd result vector).
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">init_masked_source</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'p</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">result</span>(<span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">unit</span>)
<span class="sail-keyword">function</span> <span class="sail-id">init_masked_source</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vm_val</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">start_element</span> : <span class="sail-id">nat</span> = <span class="sail-keyword">match</span> <a href="./riscv_insts_vext_utils.html#L220"><span class="sail-id">get_start_element</span></a>() {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(())
  };
  <span class="sail-keyword">let</span> <span class="sail-id">end_element</span>   = <a href="./riscv_insts_vext_utils.html#L236"><span class="sail-id">get_end_element</span></a>();
  <span class="sail-keyword">var</span> <span class="sail-id">mask</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <span class="sail-literal">undefined</span>;

  <span class="sail-comment">/* Determine the actual number of elements when lmul &lt; 1 */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">real_num_elem</span> = <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-id">num_elem</span> <span class="sail-keyword">else</span> <span class="sail-id">num_elem</span> <span class="sail-operator">/</span> (2 ^ (<span class="sail-literal">0</span> <span class="sail-operator">-</span> <span class="sail-id">LMUL_pow</span>));
  <span class="sail-keyword">assert</span>(<span class="sail-id">num_elem</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">real_num_elem</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&lt;</span> <span class="sail-id">start_element</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Prestart elements defined by vstart */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;</span> <span class="sail-id">end_element</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Tail elements defined by vl */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">real_num_elem</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Tail elements defined by lmul &lt; 1 */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">vm_val</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitzero</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Inactive body elements defined by vm */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> {
      <span class="sail-comment">/* Active body elements */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitone</span>;
    }
  };

  <span class="sail-id">Ok</span>(<span class="sail-id">mask</span>)
}

<span class="sail-comment">/* Mask handling for carry functions that use masks as input/output */</span>
<span class="sail-comment">/* Only prestart and tail elements are masked in a mask value */</span>
<span class="sail-keyword">val</span> <span class="sail-id">init_masked_result_carry</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> . (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">sew_bitsize</span>, <span class="sail-id">int</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">result</span>((<span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)), <span class="sail-id">unit</span>)
<span class="sail-keyword">function</span> <span class="sail-id">init_masked_result_carry</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">EEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">start_element</span> : <span class="sail-id">nat</span> = <span class="sail-keyword">match</span> <a href="./riscv_insts_vext_utils.html#L220"><span class="sail-id">get_start_element</span></a>() {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(())
  };
  <span class="sail-keyword">let</span> <span class="sail-id">end_element</span>   = <a href="./riscv_insts_vext_utils.html#L236"><span class="sail-id">get_end_element</span></a>();
  <span class="sail-keyword">var</span> <span class="sail-id">mask</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <span class="sail-literal">undefined</span>;
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <span class="sail-literal">undefined</span>;

  <span class="sail-comment">/* Determine the actual number of elements when lmul &lt; 1 */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">real_num_elem</span> = <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-id">num_elem</span> <span class="sail-keyword">else</span> <span class="sail-id">num_elem</span> <span class="sail-operator">/</span> (2 ^ (<span class="sail-literal">0</span> <span class="sail-operator">-</span> <span class="sail-id">LMUL_pow</span>));
  <span class="sail-keyword">assert</span>(<span class="sail-id">num_elem</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">real_num_elem</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&lt;</span> <span class="sail-id">start_element</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Prestart elements defined by vstart */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>];
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;</span> <span class="sail-id">end_element</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Tail elements defined by vl */</span>
      <span class="sail-comment">/* Mask tail is always agnostic */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]; <span class="sail-comment">/* TODO: configuration support */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">real_num_elem</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Tail elements defined by lmul &lt; 1 */</span>
      <span class="sail-comment">/* Mask tail is always agnostic */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]; <span class="sail-comment">/* TODO: configuration support */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> {
      <span class="sail-comment">/* Active body elements */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitone</span>
    }
  };

  <span class="sail-id">Ok</span>(<span class="sail-id">result</span>, <span class="sail-id">mask</span>)
}

<span class="sail-comment">/* Mask handling for cmp functions that use masks as output */</span>
<span class="sail-keyword">val</span> <span class="sail-id">init_masked_result_cmp</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> . (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">sew_bitsize</span>, <span class="sail-id">int</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">result</span>((<span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)), <span class="sail-id">unit</span>)
<span class="sail-keyword">function</span> <span class="sail-id">init_masked_result_cmp</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">EEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">start_element</span> : <span class="sail-id">nat</span> = <span class="sail-keyword">match</span> <a href="./riscv_insts_vext_utils.html#L220"><span class="sail-id">get_start_element</span></a>() {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Err</span>(())
  };
  <span class="sail-keyword">let</span> <span class="sail-id">end_element</span>   = <a href="./riscv_insts_vext_utils.html#L236"><span class="sail-id">get_end_element</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">mask_ag</span> : <span class="sail-id">agtype</span> = <a href="./riscv_sys_regs.html#L1033"><span class="sail-id">get_vtype_vma</span></a>();
  <span class="sail-keyword">var</span> <span class="sail-id">mask</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <span class="sail-literal">undefined</span>;
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <span class="sail-literal">undefined</span>;

  <span class="sail-comment">/* Determine the actual number of elements when lmul &lt; 1 */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">real_num_elem</span> = <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-id">num_elem</span> <span class="sail-keyword">else</span> <span class="sail-id">num_elem</span> <span class="sail-operator">/</span> (2 ^ (<span class="sail-literal">0</span> <span class="sail-operator">-</span> <span class="sail-id">LMUL_pow</span>));
  <span class="sail-keyword">assert</span>(<span class="sail-id">num_elem</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">real_num_elem</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&lt;</span> <span class="sail-id">start_element</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Prestart elements defined by vstart */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>];
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;</span> <span class="sail-id">end_element</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Tail elements defined by vl */</span>
      <span class="sail-comment">/* Mask tail is always agnostic */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]; <span class="sail-comment">/* TODO: configuration support */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">i</span> <span class="sail-operator">&gt;=</span> <span class="sail-id">real_num_elem</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Tail elements defined by lmul &lt; 1 */</span>
      <span class="sail-comment">/* Mask tail is always agnostic */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>]; <span class="sail-comment">/* TODO: configuration support */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">vm_val</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitzero</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* Inactive body elements defined by vm */</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-keyword">match</span> <span class="sail-id">mask_ag</span> {
        <span class="sail-id">UNDISTURBED</span> =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>],
        <span class="sail-id">AGNOSTIC</span>    =&gt; <span class="sail-id">vd_val</span>[<span class="sail-id">i</span>] <span class="sail-comment">/* TODO: configuration support */</span>
      };
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitzero</span>
    } <span class="sail-keyword">else</span> {
      <span class="sail-comment">/* Active body elements */</span>
      <span class="sail-id">mask</span>[<span class="sail-id">i</span>] = <span class="sail-literal">bitone</span>
    }
  };

  <span class="sail-id">Ok</span>(<span class="sail-id">result</span>, <span class="sail-id">mask</span>)
}

<span class="sail-comment">/* For vector load/store segment instructions:
 *   Read multiple register groups and concatenate them in parallel
 *   The whole segments with the same element index are combined together
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">read_vreg_seg</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span> <span class="sail-ty-var">'p</span> <span class="sail-ty-var">'q</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-id">is_sew_bitsize</span>(<span class="sail-ty-var">'m</span>) <span class="sail-operator">&amp;</span> <span class="sail-id">nfields_range</span>(<span class="sail-ty-var">'q</span>). (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'q</span>), <span class="sail-id">vregidx</span>) -&gt; <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'q</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'m</span>))
<span class="sail-keyword">function</span> <span class="sail-id">read_vreg_seg</span>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">nf</span>, <span class="sail-id">vrid</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_reg</span> : <span class="sail-id">int</span> = <span class="sail-keyword">if</span> <span class="sail-id">LMUL_pow</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-literal">1</span> <span class="sail-keyword">else</span> 2 ^ <span class="sail-id">LMUL_pow</span>;
  <span class="sail-keyword">var</span> <span class="sail-id">vreg_list</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'q</span>, <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>))) = <span class="sail-id">vector_init</span>(<span class="sail-id">vector_init</span>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>()));
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'q</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'m</span>)) = <span class="sail-id">vector_init</span>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-keyword">foreach</span> (<span class="sail-id">j</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">nf</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-id">vreg_list</span>[<span class="sail-id">j</span>] = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <a href="./riscv_vext_regs.html#L13"><span class="sail-id">vregidx_offset</span></a>(<span class="sail-id">vrid</span>, <a href="./prelude.html#L136"><span class="sail-id">to_bits_unsafe</span></a>(<span class="sail-literal">5</span>, <span class="sail-id">j</span> <span class="sail-operator">*</span> <span class="sail-id">LMUL_reg</span>)));
  };
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>(<span class="sail-ty-var">'q</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'m</span>);
    <span class="sail-keyword">foreach</span> (<span class="sail-id">j</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">nf</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">result</span>[<span class="sail-id">i</span>] <span class="sail-operator">|</span> (<a href="./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">vreg_list</span>[<span class="sail-id">j</span>][<span class="sail-id">i</span>]) <span class="sail-operator">&lt;&lt;</span> (<span class="sail-id">j</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'m</span>))
    }
  };
  <span class="sail-id">result</span>
}

<span class="sail-comment">/* Shift amounts */</span>
<span class="sail-keyword">val</span> <span class="sail-id">get_shift_amount</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;=</span> <span class="sail-ty-var">'n</span> . (<span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">sew_bitsize</span>) -&gt; <span class="sail-id">nat</span>
<span class="sail-keyword">function</span> <span class="sail-id">get_shift_amount</span>(<span class="sail-id">bit_val</span>, <span class="sail-id">SEW</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">lowlog2bits</span> = <a href="./prelude.html#L229"><span class="sail-id">log2</span></a>(<span class="sail-id">SEW</span>);
  <span class="sail-keyword">assert</span>(<span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-id">lowlog2bits</span> <span class="sail-operator">&amp;</span> <span class="sail-id">lowlog2bits</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span>);
  <span class="sail-id">unsigned</span>(<span class="sail-id">bit_val</span>[<span class="sail-id">lowlog2bits</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>]);
}

<span class="sail-comment">/* Fixed point rounding increment */</span>
<span class="sail-keyword">val</span> <span class="sail-id">get_fixed_rounding_incr</span> : <span class="sail-keyword">forall</span> (<span class="sail-ty-var">'m</span> <span class="sail-ty-var">'n</span> : <span class="sail-kind">Int</span>), (<span class="sail-ty-var">'m</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span>). (<span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bits</span>(<span class="sail-literal">1</span>)
<span class="sail-keyword">function</span> <span class="sail-id">get_fixed_rounding_incr</span>(<span class="sail-id">vec_elem</span>, <span class="sail-id">shift_amount</span>) = {
  <span class="sail-keyword">if</span> <span class="sail-id">shift_amount</span> <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-literal">0b0</span>
  <span class="sail-keyword">else</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">rounding_mode</span> = <a href="./riscv_vext_regs.html#L230"><span class="sail-id">vcsr</span></a>[<span class="sail-id">vxrm</span>];
    <span class="sail-keyword">match</span> <span class="sail-id">rounding_mode</span> {
      <span class="sail-literal">0b00</span> =&gt; <span class="sail-id">slice</span>(<span class="sail-id">vec_elem</span>, <span class="sail-id">shift_amount</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>, <span class="sail-literal">1</span>),
      <span class="sail-literal">0b01</span> =&gt; <a href="./prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(
        (<span class="sail-id">slice</span>(<span class="sail-id">vec_elem</span>, <span class="sail-id">shift_amount</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>, <span class="sail-literal">1</span>) <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>) <span class="sail-operator">&amp;</span> (<span class="sail-id">slice</span>(<span class="sail-id">vec_elem</span>, <span class="sail-literal">0</span>, <span class="sail-id">shift_amount</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>) <span class="sail-operator">!=</span> <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>() <span class="sail-operator">|</span> <span class="sail-id">slice</span>(<span class="sail-id">vec_elem</span>, <span class="sail-id">shift_amount</span>, <span class="sail-literal">1</span>) <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>)),
      <span class="sail-literal">0b10</span> =&gt; <span class="sail-literal">0b0</span>,
      <span class="sail-literal">0b11</span> =&gt; <a href="./prelude.html#L112"><span class="sail-id">bool_to_bits</span></a>(
        <a href="./prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">slice</span>(<span class="sail-id">vec_elem</span>, <span class="sail-id">shift_amount</span>, <span class="sail-literal">1</span>) <span class="sail-operator">==</span> <span class="sail-literal">0b1</span>) <span class="sail-operator">&amp;</span> (<span class="sail-id">slice</span>(<span class="sail-id">vec_elem</span>, <span class="sail-literal">0</span>, <span class="sail-id">shift_amount</span>) <span class="sail-operator">!=</span> <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>()))
    }
  }
}

<span class="sail-comment">/* Fixed point unsigned saturation */</span>
<span class="sail-keyword">val</span> <span class="sail-id">unsigned_saturation</span> : <span class="sail-keyword">forall</span> (<span class="sail-ty-var">'m</span> <span class="sail-ty-var">'n</span>: <span class="sail-kind">Int</span>), (<span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-ty-var">'m</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">1</span>). (<span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)
<span class="sail-keyword">function</span> <span class="sail-id">unsigned_saturation</span>(<span class="sail-id">len</span>, <span class="sail-id">elem</span>) = {
  <span class="sail-keyword">if</span> <span class="sail-id">unsigned</span>(<span class="sail-id">elem</span>) <span class="sail-operator">&gt;</span> <span class="sail-id">unsigned</span>(<a href="./prelude.html#L92"><span class="sail-id">ones</span></a>(<span class="sail-ty-var">'m</span>)) <span class="sail-keyword">then</span> {
    <a href="./riscv_vext_regs.html#L230"><span class="sail-id">vcsr</span></a>[<span class="sail-id">vxsat</span>] = <span class="sail-literal">0b1</span>;
    <a href="./prelude.html#L92"><span class="sail-id">ones</span></a>(<span class="sail-ty-var">'m</span>)
  } <span class="sail-keyword">else</span> {
    <span class="sail-id">elem</span>[<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>]
  }
}

<span class="sail-comment">/* Fixed point signed saturation */</span>
<span class="sail-keyword">val</span> <span class="sail-id">signed_saturation</span> : <span class="sail-keyword">forall</span> (<span class="sail-ty-var">'m</span> <span class="sail-ty-var">'n</span>: <span class="sail-kind">Int</span>), (<span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-ty-var">'m</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">1</span>). (<span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)
<span class="sail-keyword">function</span> <span class="sail-id">signed_saturation</span>(<span class="sail-id">len</span>, <span class="sail-id">elem</span>) = {
  <span class="sail-keyword">if</span> <span class="sail-id">signed</span>(<span class="sail-id">elem</span>) <span class="sail-operator">&gt;</span> <span class="sail-id">signed</span>(<span class="sail-literal">0b0</span> @ <a href="./prelude.html#L92"><span class="sail-id">ones</span></a>(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) <span class="sail-keyword">then</span> {
    <a href="./riscv_vext_regs.html#L230"><span class="sail-id">vcsr</span></a>[<span class="sail-id">vxsat</span>] = <span class="sail-literal">0b1</span>;
    <span class="sail-literal">0b0</span> @ <a href="./prelude.html#L92"><span class="sail-id">ones</span></a>(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)
  } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">signed</span>(<span class="sail-id">elem</span>) <span class="sail-operator">&lt;</span> <span class="sail-id">signed</span>(<span class="sail-literal">0b1</span> @ <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) <span class="sail-keyword">then</span> {
    <a href="./riscv_vext_regs.html#L230"><span class="sail-id">vcsr</span></a>[<span class="sail-id">vxsat</span>] = <span class="sail-literal">0b1</span>;
    <span class="sail-literal">0b1</span> @ <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>(<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)
  } <span class="sail-keyword">else</span> {
    <span class="sail-id">elem</span>[<span class="sail-ty-var">'m</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>]
  };
}

<span class="sail-comment">/* The parameter m is implicit to help proof the proof assistant backends infer its value. */</span>
<span class="sail-keyword">val</span> <span class="sail-id">vrev8</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'m</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span>. (<span class="sail-id">implicit</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span> <span class="sail-operator">*</span> <span class="sail-literal">8</span>))) -&gt; <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span> <span class="sail-operator">*</span> <span class="sail-literal">8</span>))
<span class="sail-keyword">function</span> <span class="sail-id">vrev8</span>(<span class="sail-id">m</span>, <span class="sail-id">input</span>) = {
  <span class="sail-keyword">var</span> <span class="sail-id">output</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span> <span class="sail-operator">*</span> <span class="sail-literal">8</span>)) = <span class="sail-id">input</span>;
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-ty-var">'n</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-id">output</span>[<span class="sail-id">i</span>] = <a href="./arithmetic.html#L53"><span class="sail-id">rev8</span></a>(<span class="sail-id">input</span>[<span class="sail-id">i</span>]);
  };
  <span class="sail-id">output</span>
}
</pre>
</div>
</div>
</body>
</html>