# read design
read_verilog -noassert  -noassume -norestrict vhd/dftm.v 
hierarchy -check

# high-level synthesis
proc; opt; fsm; opt; memory; opt
show