Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ALUTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALUTest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALUTest"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : ALUTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "decoder3_8.v" in library work
Compiling verilog file "mux.v" in library work
Module <decoder3_8> compiled
Compiling verilog file "decoder4_16.v" in library work
Module <mux> compiled
Compiling verilog file "sevensegment.v" in library work
Module <decoder4_16> compiled
Compiling verilog file "mux_array.v" in library work
Module <sevensegment> compiled
Compiling verilog file "ClockDivider.v" in library work
Module <mux_array> compiled
Compiling verilog file "DoubleSevenSegment.v" in library work
Module <ClockDivider> compiled
Compiling verilog file "Binary_BCD.v" in library work
Module <DoubleSevenSegment> compiled
Compiling verilog file "ALU.v" in library work
Module <Binary_BCD> compiled
Compiling verilog file "ALUTest.v" in library work
Module <ALU> compiled
Module <ALUTest> compiled
No errors in compilation
Analysis of file <"ALUTest.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALUTest> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <Binary_BCD> in library <work>.

Analyzing hierarchy for module <DoubleSevenSegment> in library <work>.

Analyzing hierarchy for module <mux_array> in library <work> with parameters.
	SIZE = "00000000000000000000000000001000"

Analyzing hierarchy for module <ClockDivider> in library <work>.

Analyzing hierarchy for module <sevensegment> in library <work>.

Analyzing hierarchy for module <mux_array> in library <work> with parameters.
	SIZE = "00000000000000000000000000000100"

Analyzing hierarchy for module <mux> in library <work>.

Analyzing hierarchy for module <decoder4_16> in library <work>.

Analyzing hierarchy for module <decoder3_8> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALUTest>.
WARNING:Xst:852 - "ALUTest.v" line 30: Unconnected input port 'CLK' of instance 'testALU' is tied to GND.
Module <ALUTest> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <mux_array.1> in library <work>.
	SIZE = 32'sb00000000000000000000000000001000
Module <mux_array.1> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
Module <mux> is correct for synthesis.
 
Analyzing module <Binary_BCD> in library <work>.
Module <Binary_BCD> is correct for synthesis.
 
Analyzing module <DoubleSevenSegment> in library <work>.
Module <DoubleSevenSegment> is correct for synthesis.
 
Analyzing module <ClockDivider> in library <work>.
Module <ClockDivider> is correct for synthesis.
 
Analyzing module <sevensegment> in library <work>.
Module <sevensegment> is correct for synthesis.
 
Analyzing module <decoder4_16> in library <work>.
Module <decoder4_16> is correct for synthesis.
 
Analyzing module <decoder3_8> in library <work>.
Module <decoder3_8> is correct for synthesis.
 
Analyzing module <mux_array.2> in library <work>.
	SIZE = 32'sb00000000000000000000000000000100
Module <mux_array.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Binary_BCD>.
    Related source file is "Binary_BCD.v".
    Found 4-bit adder for signal <$add0000> created at line 45.
    Found 4-bit adder for signal <$add0001> created at line 45.
    Found 4-bit adder for signal <$add0002> created at line 45.
    Found 4-bit adder for signal <$add0003> created at line 43.
    Found 4-bit adder for signal <$add0004> created at line 45.
    Found 4-bit adder for signal <$add0005> created at line 43.
    Found 4-bit adder for signal <$add0006> created at line 45.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0000> created at line 42.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0001> created at line 42.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0000> created at line 44.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0001> created at line 44.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0002> created at line 44.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0003> created at line 44.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0004> created at line 44.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <Binary_BCD> synthesized.


Synthesizing Unit <mux>.
    Related source file is "mux.v".
Unit <mux> synthesized.


Synthesizing Unit <ClockDivider>.
    Related source file is "ClockDivider.v".
    Found 1-bit register for signal <clkout>.
    Found 26-bit up counter for signal <count>.
    Found 27-bit comparator equal for signal <count$cmp_eq0000> created at line 35.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ClockDivider> synthesized.


Synthesizing Unit <decoder3_8>.
    Related source file is "decoder3_8.v".
Unit <decoder3_8> synthesized.


Synthesizing Unit <mux_array_1>.
    Related source file is "mux_array.v".
Unit <mux_array_1> synthesized.


Synthesizing Unit <mux_array_2>.
    Related source file is "mux_array.v".
Unit <mux_array_2> synthesized.


Synthesizing Unit <decoder4_16>.
    Related source file is "decoder4_16.v".
Unit <decoder4_16> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:647 - Input <OR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AND> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <TOFLAGS<5>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:2109 - Contents of latch <FLAGS> never changes during circuit operation. The latch is removed and the signal is tied to value 00000001.
    Found 8-bit adder carry out for signal <ADDER_RESULT$addsub0000>.
    Found 8-bit comparator greater for signal <TOFLAGS<3>>.
    Found 8-bit comparator less for signal <TOFLAGS<2>>.
    Found 8-bit comparator equal for signal <TOFLAGS<1>>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <sevensegment>.
    Related source file is "sevensegment.v".
WARNING:Xst:646 - Signal <d<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <sevensegment> synthesized.


Synthesizing Unit <DoubleSevenSegment>.
    Related source file is "DoubleSevenSegment.v".
Unit <DoubleSevenSegment> synthesized.


Synthesizing Unit <ALUTest>.
    Related source file is "ALUTest.v".
Unit <ALUTest> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit adder carry out                                 : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 11
 27-bit comparator equal                               : 1
 4-bit comparator greatequal                           : 7
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit adder carry out                                 : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 8
 27-bit comparator equal                               : 1
 4-bit comparator greatequal                           : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALUTest> ...

Optimizing unit <Binary_BCD> ...

Optimizing unit <ALU> ...

Optimizing unit <DoubleSevenSegment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALUTest, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALUTest.ngr
Top Level Output File Name         : ALUTest
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 123
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 5
#      LUT3                        : 1
#      LUT4                        : 17
#      MUXCY                       : 36
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 27
#      FDE                         : 1
#      FDR                         : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 8
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       28  out of    960     2%  
 Number of Slice Flip Flops:             27  out of   1920     1%  
 Number of 4 input LUTs:                 50  out of   1920     2%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     83    24%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.179ns (Maximum Frequency: 193.101MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.278ns
   Maximum combinational path delay: 11.074ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.179ns (frequency: 193.101MHz)
  Total number of paths / destination ports: 1054 / 54
-------------------------------------------------------------------------
Delay:               5.179ns (Levels of Logic = 8)
  Source:            DISPLAY/DISPLAY_CLK/count_9 (FF)
  Destination:       DISPLAY/DISPLAY_CLK/count_25 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DISPLAY/DISPLAY_CLK/count_9 to DISPLAY/DISPLAY_CLK/count_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  DISPLAY/DISPLAY_CLK/count_9 (DISPLAY/DISPLAY_CLK/count_9)
     LUT2:I0->O            1   0.704   0.000  DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_lut<0> (DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<0> (DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<1> (DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<2> (DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<3> (DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<4> (DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<5> (DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          27   0.331   1.261  DISPLAY/DISPLAY_CLK/count_cmp_eq0000_wg_cy<6> (DISPLAY/DISPLAY_CLK/count_cmp_eq0000)
     FDR:R                     0.911          DISPLAY/DISPLAY_CLK/count_0
    ----------------------------------------
    Total                      5.179ns (3.296ns logic, 1.883ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              7.278ns (Levels of Logic = 3)
  Source:            DISPLAY/DISPLAY_CLK/clkout (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      CLK rising

  Data Path: DISPLAY/DISPLAY_CLK/clkout to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.669  DISPLAY/DISPLAY_CLK/clkout (DISPLAY/DISPLAY_CLK/clkout)
     MUXF5:S->O            7   0.739   0.883  DISPLAY/MUX/MUXarray[1].m/o44 (DISPLAY/d<1>)
     LUT4:I0->O            1   0.704   0.420  DISPLAY/seg<2>1 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      7.278ns (5.306ns logic, 1.972ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1239 / 7
-------------------------------------------------------------------------
Delay:               11.074ns (Levels of Logic = 11)
  Source:            SW<0> (PAD)
  Destination:       seg<6> (PAD)

  Data Path: SW<0> to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  SW_0_IBUF (SW_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  testALU/Madd_ADDER_RESULT_addsub0000_lut<0> (testALU/Madd_ADDER_RESULT_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  testALU/Madd_ADDER_RESULT_addsub0000_cy<0> (testALU/Madd_ADDER_RESULT_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  testALU/Madd_ADDER_RESULT_addsub0000_cy<1> (testALU/Madd_ADDER_RESULT_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  testALU/Madd_ADDER_RESULT_addsub0000_cy<2> (testALU/Madd_ADDER_RESULT_addsub0000_cy<2>)
     MUXCY:CI->O           0   0.059   0.000  testALU/Madd_ADDER_RESULT_addsub0000_cy<3> (testALU/Madd_ADDER_RESULT_addsub0000_cy<3>)
     XORCY:CI->O           5   0.804   0.808  testALU/Madd_ADDER_RESULT_addsub0000_xor<4> (ANSWER<4>)
     LUT4:I0->O            1   0.704   0.000  DISPLAY/MUX/MUXarray[1].m/o44_F (N19)
     MUXF5:I0->O           7   0.321   0.883  DISPLAY/MUX/MUXarray[1].m/o44 (DISPLAY/d<1>)
     LUT4:I0->O            1   0.704   0.420  DISPLAY/seg<2>1 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                     11.074ns (8.368ns logic, 2.706ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.45 secs
 
--> 

Total memory usage is 301776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

