{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl " "Info (293027): Source file: C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl " "Info (293027): Source file: C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl " "Info (293027): Source file: C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 11:26:12 2017 " "Info: Processing started: Fri Nov 17 11:26:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/fast4bitadder.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/fast4bitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAST4BITADDER-CarryLookAheadAdd " "Info (12022): Found design unit 1: FAST4BITADDER-CarryLookAheadAdd" {  } { { "project/FAST4BITADDER.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FAST4BITADDER.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FAST4BITADDER " "Info (12023): Found entity 1: FAST4BITADDER" {  } { { "project/FAST4BITADDER.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FAST4BITADDER.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/pc_temp.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc_temp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Info (12022): Found design unit 1: pc_temp-SYN" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Info (12023): Found entity 1: PC_Temp" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/pc.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Info (12022): Found design unit 1: pc-SYN" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info (12023): Found entity 1: PC" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/muxpc.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxpc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Info (12022): Found design unit 1: muxpc-SYN" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info (12023): Found entity 1: MuxPC" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/muxinc.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxinc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Info (12022): Found design unit 1: muxinc-SYN" {  } { { "project/memFilesProcessor/MuxINC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxINC.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Info (12023): Found entity 1: MuxINC" {  } { { "project/memFilesProcessor/MuxINC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxINC.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/memoryinterface.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file project/memfilesprocessor/memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Info (12023): Found entity 1: MemoryInterface" {  } { { "project/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/mainmemory.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/mainmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Info (12022): Found design unit 1: mainmemory-SYN" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Info (12023): Found entity 1: MainMemory" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/instructionaddressgenerator.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file project/memfilesprocessor/instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Info (12023): Found entity 1: InstructionAddressGenerator" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/const.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/const.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info (12022): Found design unit 1: const-SYN" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Info (12023): Found entity 1: Const" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/adder.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Info (12022): Found design unit 1: adder-SYN" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info (12023): Found entity 1: Adder" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/reg_16.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Info (12022): Found design unit 1: reg_16-SYN" {  } { { "project/Reg_16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Reg_16.vhdl" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Info (12023): Found entity 1: Reg_16" {  } { { "project/Reg_16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Reg_16.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux2_1.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/mux2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Info (12022): Found design unit 1: mux2_1-SYN" {  } { { "project/MUX2_1.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX2_1.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info (12023): Found entity 1: MUX2_1" {  } { { "project/MUX2_1.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX2_1.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/io_memoryinterface.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file project/io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Info (12023): Found entity 1: IO_MemoryInterface" {  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/immediate.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/immediate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Info (12022): Found design unit 1: immediate-arch" {  } { { "project/immediate.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/immediate.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Info (12023): Found entity 1: immediate" {  } { { "project/immediate.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/immediate.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/registry.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/registry.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registry-LOGIC " "Info (12022): Found design unit 1: Registry-LOGIC" {  } { { "project/Registry.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registry " "Info (12023): Found entity 1: Registry" {  } { { "project/Registry.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/reg16.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/reg16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Info (12022): Found design unit 1: Reg16-behavior" {  } { { "project/reg16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/reg16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Info (12023): Found entity 1: Reg16" {  } { { "project/reg16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/reg16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux16.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/mux16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-multiplex " "Info (12022): Found design unit 1: mux16-multiplex" {  } { { "project/mux16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/mux16.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info (12023): Found entity 1: mux16" {  } { { "project/mux16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/mux16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX project/MUX.vhdl " "Warning (12090): Entity \"MUX\" obtained from \"project/MUX.vhdl\" instead of from Quartus II megafunction library" {  } { { "project/MUX.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX.vhdl" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-TwoTo1 " "Info (12022): Found design unit 1: MUX-TwoTo1" {  } { { "project/MUX.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Info (12023): Found entity 1: MUX" {  } { { "project/MUX.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/flaglogic.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/flaglogic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLAGLOGIC-LOGIC " "Info (12022): Found design unit 1: FLAGLOGIC-LOGIC" {  } { { "project/FLAGLOGIC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FLAGLOGIC.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FLAGLOGIC " "Info (12023): Found entity 1: FLAGLOGIC" {  } { { "project/FLAGLOGIC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FLAGLOGIC.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/decoder16.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/decoder16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-decode " "Info (12022): Found design unit 1: decoder16-decode" {  } { { "project/decoder16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/decoder16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Info (12023): Found entity 1: decoder16" {  } { { "project/decoder16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/decoder16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/cu.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/cu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavior " "Info (12022): Found design unit 1: CU-behavior" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info (12023): Found entity 1: CU" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/alu.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-LOGIC " "Info (12022): Found design unit 1: ALU-LOGIC" {  } { { "project/ALU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "project/ALU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/processor.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-LOGIC " "Info (12022): Found design unit 1: processor-LOGIC" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info (12023): Found entity 1: processor" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ps.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/ps.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS-arch " "Info (12022): Found design unit 1: PS-arch" {  } { { "project/PS.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/PS.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PS " "Info (12023): Found entity 1: PS" {  } { { "project/PS.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/PS.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ir.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-arch " "Info (12022): Found design unit 1: IR-arch" {  } { { "project/IR.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/IR.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info (12023): Found entity 1: IR" {  } { { "project/IR.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/IR.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxb.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/muxb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXB-MUX " "Info (12022): Found design unit 1: MUXB-MUX" {  } { { "project/MUXB.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXB.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXB " "Info (12023): Found entity 1: MUXB" {  } { { "project/MUXB.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXB.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxy.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/muxy.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXY-MUX " "Info (12022): Found design unit 1: MUXY-MUX" {  } { { "project/MUXY.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXY.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXY " "Info (12023): Found entity 1: MUXY" {  } { { "project/MUXY.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXY.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux6to1.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/mux6to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6TO1-mux " "Info (12022): Found design unit 1: MUX6TO1-mux" {  } { { "project/MUX6TO1.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX6TO1.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX6TO1 " "Info (12023): Found entity 1: MUX6TO1" {  } { { "project/MUX6TO1.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX6TO1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/fastadder.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/fastadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FASTADDER-FASTADD " "Info (12022): Found design unit 1: FASTADDER-FASTADD" {  } { { "project/FASTADDER.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FASTADDER.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FASTADDER " "Info (12023): Found entity 1: FASTADDER" {  } { { "project/FASTADDER.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FASTADDER.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/buffreg.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/buffreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFFREG-BUFF " "Info (12022): Found design unit 1: BUFFREG-BUFF" {  } { { "project/BUFFREG.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/BUFFREG.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BUFFREG " "Info (12023): Found entity 1: BUFFREG" {  } { { "project/BUFFREG.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/BUFFREG.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxma.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/muxma.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXma-MUX " "Info (12022): Found design unit 1: MUXma-MUX" {  } { { "project/MUXma.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXma.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXma " "Info (12023): Found entity 1: MUXma" {  } { { "project/MUXma.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXma.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxc.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/muxc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXC-MUX " "Info (12022): Found design unit 1: MUXC-MUX" {  } { { "project/MUXC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXC.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXC " "Info (12023): Found entity 1: MUXC" {  } { { "project/MUXC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXC.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxmem.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/muxmem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXmem-MUX " "Info (12022): Found design unit 1: MUXmem-MUX" {  } { { "project/MUXmem.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXmem.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXmem " "Info (12023): Found entity 1: MUXmem" {  } { { "project/MUXmem.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXmem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info (12127): Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:Step1 " "Info (12128): Elaborating entity \"CU\" for hierarchy \"CU:Step1\"" {  } { { "project/processor.vhdl" "Step1" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_select CU.vhdl(21) " "Warning (10541): VHDL Signal Declaration warning at CU.vhdl(21): used implicit default value for signal \"mem_select\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registry Registry:Step2 " "Info (12128): Elaborating entity \"Registry\" for hierarchy \"Registry:Step2\"" {  } { { "project/processor.vhdl" "Step2" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16 Registry:Step2\|decoder16:decoder " "Info (12128): Elaborating entity \"decoder16\" for hierarchy \"Registry:Step2\|decoder16:decoder\"" {  } { { "project/Registry.vhdl" "decoder" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 Registry:Step2\|Reg16:Register1 " "Info (12128): Elaborating entity \"Reg16\" for hierarchy \"Registry:Step2\|Reg16:Register1\"" {  } { { "project/Registry.vhdl" "Register1" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 Registry:Step2\|mux16:MUXA " "Info (12128): Elaborating entity \"mux16\" for hierarchy \"Registry:Step2\|mux16:MUXA\"" {  } { { "project/Registry.vhdl" "MUXA" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFREG BUFFREG:Step3 " "Info (12128): Elaborating entity \"BUFFREG\" for hierarchy \"BUFFREG:Step3\"" {  } { { "project/processor.vhdl" "Step3" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXB MUXB:Step8 " "Info (12128): Elaborating entity \"MUXB\" for hierarchy \"MUXB:Step8\"" {  } { { "project/processor.vhdl" "Step8" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXY MUXY:Step9 " "Info (12128): Elaborating entity \"MUXY\" for hierarchy \"MUXY:Step9\"" {  } { { "project/processor.vhdl" "Step9" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Step10 " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:Step10\"" {  } { { "project/processor.vhdl" "Step10" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ShiftLeftLogical ALU.vhdl(50) " "Warning (10541): VHDL Signal Declaration warning at ALU.vhdl(50): used implicit default value for signal \"ShiftLeftLogical\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project/ALU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ALU:Step10\|MUX:MUXA " "Info (12128): Elaborating entity \"MUX\" for hierarchy \"ALU:Step10\|MUX:MUXA\"" {  } { { "project/ALU.vhdl" "MUXA" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FASTADDER ALU:Step10\|FASTADDER:FASTADD " "Info (12128): Elaborating entity \"FASTADDER\" for hierarchy \"ALU:Step10\|FASTADDER:FASTADD\"" {  } { { "project/ALU.vhdl" "FASTADD" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAST4BITADDER ALU:Step10\|FASTADDER:FASTADD\|FAST4BITADDER:add0to3 " "Info (12128): Elaborating entity \"FAST4BITADDER\" for hierarchy \"ALU:Step10\|FASTADDER:FASTADD\|FAST4BITADDER:add0to3\"" {  } { { "project/FASTADDER.vhdl" "add0to3" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FASTADDER.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6TO1 ALU:Step10\|MUX6TO1:MUXFINAL " "Info (12128): Elaborating entity \"MUX6TO1\" for hierarchy \"ALU:Step10\|MUX6TO1:MUXFINAL\"" {  } { { "project/ALU.vhdl" "MUXFINAL" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLAGLOGIC ALU:Step10\|FLAGLOGIC:FLAGCHECK " "Info (12128): Elaborating entity \"FLAGLOGIC\" for hierarchy \"ALU:Step10\|FLAGLOGIC:FLAGCHECK\"" {  } { { "project/ALU.vhdl" "FLAGCHECK" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS PS:Step11 " "Info (12128): Elaborating entity \"PS\" for hierarchy \"PS:Step11\"" {  } { { "project/processor.vhdl" "Step11" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:Step12 " "Info (12128): Elaborating entity \"IR\" for hierarchy \"IR:Step12\"" {  } { { "project/processor.vhdl" "Step12" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:Step13 " "Info (12128): Elaborating entity \"immediate\" for hierarchy \"immediate:Step13\"" {  } { { "project/processor.vhdl" "Step13" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:Step14 " "Info (12128): Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:Step14\"" {  } { { "project/processor.vhdl" "Step14" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:Step14\|PC:inst2 " "Info (12128): Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:Step14\|PC:inst2\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst2" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "project/memFilesProcessor/PC.vhdl" "lpm_ff_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC InstructionAddressGenerator:Step14\|MuxPC:inst3 " "Info (12128): Elaborating entity \"MuxPC\" for hierarchy \"InstructionAddressGenerator:Step14\|MuxPC:inst3\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst3" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 168 -16 136 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "lpm_mux_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Info (12023): Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated " "Info (12128): Elaborating entity \"mux_m4e\" for hierarchy \"InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:Step14\|Adder:inst1 " "Info (12128): Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:Step14\|Adder:inst1\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst1" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "project/memFilesProcessor/Adder.vhdl" "lpm_add_sub_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info (12134): Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info (12134): Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Info (12023): Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Info (12128): Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC InstructionAddressGenerator:Step14\|MuxINC:inst " "Info (12128): Elaborating entity \"MuxINC\" for hierarchy \"InstructionAddressGenerator:Step14\|MuxINC:inst\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 352 232 384 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const InstructionAddressGenerator:Step14\|Const:inst5 " "Info (12128): Elaborating entity \"Const\" for hierarchy \"InstructionAddressGenerator:Step14\|Const:inst5\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst5" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 408 112 176 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "project/memFilesProcessor/Const.vhdl" "lpm_constant_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info (12134): Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:Step14\|PC_Temp:inst4 " "Info (12128): Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:Step14\|PC_Temp:inst4\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst4" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "lpm_ff_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXma MUXma:Step15 " "Info (12128): Elaborating entity \"MUXma\" for hierarchy \"MUXma:Step15\"" {  } { { "project/processor.vhdl" "Step15" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXC MUXC:Step16 " "Info (12128): Elaborating entity \"MUXC\" for hierarchy \"MUXC:Step16\"" {  } { { "project/processor.vhdl" "Step16" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:Step17 " "Info (12128): Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:Step17\"" {  } { { "project/processor.vhdl" "Step17" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Warning (275009): Pin \"MEM_read\" not connected" {  } { { "project/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:Step17\|MainMemory:inst " "Info (12128): Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:Step17\|MainMemory:inst\"" {  } { { "project/memFilesProcessor/MemoryInterface.bdf" "inst" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "altsyncram_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitialization.mif " "Info (12134): Parameter \"init_file\" = \"MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info (12134): Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghe1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ghe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghe1 " "Info (12023): Found entity 1: altsyncram_ghe1" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/altsyncram_ghe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghe1 MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ghe1\" for hierarchy \"MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_MemoryInterface IO_MemoryInterface:Step18 " "Info (12128): Elaborating entity \"IO_MemoryInterface\" for hierarchy \"IO_MemoryInterface:Step18\"" {  } { { "project/processor.vhdl" "Step18" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 IO_MemoryInterface:Step18\|MUX2_1:inst " "Info (12128): Elaborating entity \"MUX2_1\" for hierarchy \"IO_MemoryInterface:Step18\|MUX2_1:inst\"" {  } { { "project/IO_MemoryInterface.bdf" "inst" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 232 992 1144 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16 IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON " "Info (12128): Elaborating entity \"Reg_16\" for hierarchy \"IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\"" {  } { { "project/IO_MemoryInterface.bdf" "PUSH_BUTTON" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 328 568 712 408 "PUSH_BUTTON" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "project/Reg_16.vhdl" "lpm_ff_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Reg_16.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "project/Reg_16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Reg_16.vhdl" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/Reg_16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Reg_16.vhdl" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXmem MUXmem:Step19 " "Info (12128): Elaborating entity \"MUXmem\" for hierarchy \"MUXmem:Step19\"" {  } { { "project/processor.vhdl" "Step19" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning (19016): Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUXma:Step15\|Selector3~synth " "Warning (19017): Found clock multiplexer MUXma:Step15\|Selector3~synth" {  } { { "project/MUXma.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXma.vhdl" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUXma:Step15\|Selector2~synth " "Warning (19017): Found clock multiplexer MUXma:Step15\|Selector2~synth" {  } { { "project/MUXma.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXma.vhdl" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CU:Step1\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CU:Step1\|Mod0\"" {  } { { "project/CU.vhdl" "Mod0" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CU:Step1\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"CU:Step1\|lpm_divide:Mod0\"" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CU:Step1\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"CU:Step1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info (12134): Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Info (12023): Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info (12023): Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info (12023): Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info (12023): Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 15 " "Info (17049): 15 registers lost all their fanouts during netlist optimizations. The first 15 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:Step1\|wmfc " "Info (17050): Register \"CU:Step1\|wmfc\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info (17050): Register \"IO_MemoryInterface:Step18\|Reg_16:SWITCHES\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning (21074): Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOPush\[0\] " "Warning (15610): No output dependent on input pin \"IOPush\[0\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[0\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[0\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOPush\[1\] " "Warning (15610): No output dependent on input pin \"IOPush\[1\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[1\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[1\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOPush\[2\] " "Warning (15610): No output dependent on input pin \"IOPush\[2\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[2\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[2\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOPush\[3\] " "Warning (15610): No output dependent on input pin \"IOPush\[3\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[3\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[3\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[4\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[4\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[5\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[5\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[6\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[6\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[7\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[7\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[8\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[8\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOSwitch\[9\] " "Warning (15610): No output dependent on input pin \"IOSwitch\[9\]\"" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2899 " "Info (21057): Implemented 2899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info (21058): Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info (21059): Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2808 " "Info (21061): Implemented 2808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info (21064): Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Info: Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 11:26:49 2017 " "Info: Processing ended: Fri Nov 17 11:26:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Info: Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 11:26:51 2017 " "Info: Processing started: Fri Nov 17 11:26:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP2C20F484C7 " "Info (119006): Selected device EP2C20F484C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info (176445): Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info (176445): Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info (176445): Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info (169125): Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 4970 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info (169125): Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 4971 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 4972 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 67 " "Critical Warning (169085): No exact pin location assignment(s) for 36 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cond_Output\[0\] " "Info (169086): Pin Cond_Output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Cond_Output[0] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond_Output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 116 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cond_Output\[1\] " "Info (169086): Pin Cond_Output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Cond_Output[1] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond_Output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 117 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cond_Output\[2\] " "Info (169086): Pin Cond_Output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Cond_Output[2] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond_Output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 118 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cond_Output\[3\] " "Info (169086): Pin Cond_Output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Cond_Output[3] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond_Output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 119 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[0\] " "Info (169086): Pin Stage_Output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[0] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 120 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[1\] " "Info (169086): Pin Stage_Output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[1] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 121 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[2\] " "Info (169086): Pin Stage_Output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[2] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 122 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[3\] " "Info (169086): Pin Stage_Output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[3] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 123 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[4\] " "Info (169086): Pin Stage_Output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[4] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 124 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[5\] " "Info (169086): Pin Stage_Output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[5] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 125 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[6\] " "Info (169086): Pin Stage_Output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[6] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 126 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[7\] " "Info (169086): Pin Stage_Output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[7] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 127 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[8\] " "Info (169086): Pin Stage_Output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[8] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 128 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[9\] " "Info (169086): Pin Stage_Output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[9] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 129 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[10\] " "Info (169086): Pin Stage_Output\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[10] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 130 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[11\] " "Info (169086): Pin Stage_Output\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[11] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 131 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[12\] " "Info (169086): Pin Stage_Output\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[12] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 132 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[13\] " "Info (169086): Pin Stage_Output\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[13] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 133 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[14\] " "Info (169086): Pin Stage_Output\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[14] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[15\] " "Info (169086): Pin Stage_Output\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[15] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[16\] " "Info (169086): Pin Stage_Output\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[16] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 136 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[17\] " "Info (169086): Pin Stage_Output\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[17] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 137 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[18\] " "Info (169086): Pin Stage_Output\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[18] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 138 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[19\] " "Info (169086): Pin Stage_Output\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[19] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 139 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[20\] " "Info (169086): Pin Stage_Output\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[20] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 140 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[21\] " "Info (169086): Pin Stage_Output\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[21] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 141 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[22\] " "Info (169086): Pin Stage_Output\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[22] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 142 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[23\] " "Info (169086): Pin Stage_Output\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[23] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 143 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[24\] " "Info (169086): Pin Stage_Output\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[24] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 144 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[25\] " "Info (169086): Pin Stage_Output\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[25] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 145 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[26\] " "Info (169086): Pin Stage_Output\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[26] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 146 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[27\] " "Info (169086): Pin Stage_Output\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[27] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 147 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[28\] " "Info (169086): Pin Stage_Output\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[28] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[29\] " "Info (169086): Pin Stage_Output\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[29] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 149 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[30\] " "Info (169086): Pin Stage_Output\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[30] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 150 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stage_Output\[31\] " "Info (169086): Pin Stage_Output\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Stage_Output[31] } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 51 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stage_Output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 151 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BUFFREG:Step7\|output\[12\] " "Info (176357): Destination node BUFFREG:Step7\|output\[12\]" {  } { { "project/BUFFREG.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/BUFFREG.vhdl" 16 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUFFREG:Step7|output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 540 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BUFFREG:Step7\|output\[13\] " "Info (176357): Destination node BUFFREG:Step7\|output\[13\]" {  } { { "project/BUFFREG.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/BUFFREG.vhdl" 16 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUFFREG:Step7|output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 539 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info (176357): Destination node InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstructionAddressGenerator:Step14|PC:inst2|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 250 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info (176357): Destination node InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstructionAddressGenerator:Step14|PC:inst2|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 249 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|ma_select " "Info (176357): Destination node CU:Step1\|ma_select" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 19 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|ma_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 469 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|IOMem_write " "Info (176357): Destination node CU:Step1\|IOMem_write" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 21 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|IOMem_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 454 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_MemoryInterface:Step18\|inst6 " "Info (176357): Destination node IO_MemoryInterface:Step18\|inst6" {  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:Step18|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 162 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_MemoryInterface:Step18\|inst7 " "Info (176357): Destination node IO_MemoryInterface:Step18\|inst7" {  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:Step18|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 161 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 152 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:Step18\|inst6  " "Info (176353): Automatically promoted node IO_MemoryInterface:Step18\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:Step18|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 162 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:Step18\|inst7  " "Info (176353): Automatically promoted node IO_MemoryInterface:Step18\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:Step18|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 161 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN A13 (LVDS45p, DPCLK9/DQS4T/CQ5T)) " "Info (176353): Automatically promoted node reset (placed in PIN A13 (LVDS45p, DPCLK9/DQS4T/CQ5T))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0 " "Info (176357): Destination node CU:Step1\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0" {  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 3226 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~2 " "Info (176357): Destination node CU:Step1\|stage~2" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 33 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1536 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~3 " "Info (176357): Destination node CU:Step1\|stage~3" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 33 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1537 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~4 " "Info (176357): Destination node CU:Step1\|stage~4" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 33 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1538 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~5 " "Info (176357): Destination node CU:Step1\|stage~5" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 33 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1539 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~6 " "Info (176357): Destination node CU:Step1\|stage~6" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 33 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1540 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~7 " "Info (176357): Destination node CU:Step1\|stage~7" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 33 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1541 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~8 " "Info (176357): Destination node CU:Step1\|stage~8" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 33 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1542 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~9 " "Info (176357): Destination node CU:Step1\|stage~9" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 33 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1543 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:Step1\|stage~10 " "Info (176357): Destination node CU:Step1\|stage~10" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 33 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:Step1|stage~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 1544 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zed/Desktop/CSCE230/230project/" { { 0 { 0 ""} 0 153 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 0 36 0 " "Info (176211): Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 0 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 22 " "Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 39 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 14 22 " "Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info (170195): Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X25_Y14 X37_Y27 " "Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "51 " "Warning (306006): Found 51 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[0\] 0 " "Info (306007): Pin \"IOLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[1\] 0 " "Info (306007): Pin \"IOLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[2\] 0 " "Info (306007): Pin \"IOLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[3\] 0 " "Info (306007): Pin \"IOLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[4\] 0 " "Info (306007): Pin \"IOLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[5\] 0 " "Info (306007): Pin \"IOLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[6\] 0 " "Info (306007): Pin \"IOLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[7\] 0 " "Info (306007): Pin \"IOLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[0\] 0 " "Info (306007): Pin \"IOHEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[1\] 0 " "Info (306007): Pin \"IOHEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[2\] 0 " "Info (306007): Pin \"IOHEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[3\] 0 " "Info (306007): Pin \"IOHEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[4\] 0 " "Info (306007): Pin \"IOHEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[5\] 0 " "Info (306007): Pin \"IOHEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[6\] 0 " "Info (306007): Pin \"IOHEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cond_Output\[0\] 0 " "Info (306007): Pin \"Cond_Output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cond_Output\[1\] 0 " "Info (306007): Pin \"Cond_Output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cond_Output\[2\] 0 " "Info (306007): Pin \"Cond_Output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cond_Output\[3\] 0 " "Info (306007): Pin \"Cond_Output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[0\] 0 " "Info (306007): Pin \"Stage_Output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[1\] 0 " "Info (306007): Pin \"Stage_Output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[2\] 0 " "Info (306007): Pin \"Stage_Output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[3\] 0 " "Info (306007): Pin \"Stage_Output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[4\] 0 " "Info (306007): Pin \"Stage_Output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[5\] 0 " "Info (306007): Pin \"Stage_Output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[6\] 0 " "Info (306007): Pin \"Stage_Output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[7\] 0 " "Info (306007): Pin \"Stage_Output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[8\] 0 " "Info (306007): Pin \"Stage_Output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[9\] 0 " "Info (306007): Pin \"Stage_Output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[10\] 0 " "Info (306007): Pin \"Stage_Output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[11\] 0 " "Info (306007): Pin \"Stage_Output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[12\] 0 " "Info (306007): Pin \"Stage_Output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[13\] 0 " "Info (306007): Pin \"Stage_Output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[14\] 0 " "Info (306007): Pin \"Stage_Output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[15\] 0 " "Info (306007): Pin \"Stage_Output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[16\] 0 " "Info (306007): Pin \"Stage_Output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[17\] 0 " "Info (306007): Pin \"Stage_Output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[18\] 0 " "Info (306007): Pin \"Stage_Output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[19\] 0 " "Info (306007): Pin \"Stage_Output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[20\] 0 " "Info (306007): Pin \"Stage_Output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[21\] 0 " "Info (306007): Pin \"Stage_Output\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[22\] 0 " "Info (306007): Pin \"Stage_Output\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[23\] 0 " "Info (306007): Pin \"Stage_Output\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[24\] 0 " "Info (306007): Pin \"Stage_Output\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[25\] 0 " "Info (306007): Pin \"Stage_Output\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[26\] 0 " "Info (306007): Pin \"Stage_Output\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[27\] 0 " "Info (306007): Pin \"Stage_Output\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[28\] 0 " "Info (306007): Pin \"Stage_Output\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[29\] 0 " "Info (306007): Pin \"Stage_Output\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[30\] 0 " "Info (306007): Pin \"Stage_Output\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[31\] 0 " "Info (306007): Pin \"Stage_Output\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Info: Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 11:27:16 2017 " "Info: Processing ended: Fri Nov 17 11:27:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Info: Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 11:27:19 2017 " "Info: Processing started: Fri Nov 17 11:27:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Processor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 11:27:19 2017 " "Info: Processing started: Fri Nov 17 11:27:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Processor " "Info: Command: quartus_sta Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info (332105): create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -160.668 " "Info (332146): Worst-case setup slack is -160.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -160.668    -15644.757 clock  " "Info (332119):  -160.668    -15644.757 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.633 " "Info (332146): Worst-case hold slack is -3.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.633       -41.389 clock  " "Info (332119):    -3.633       -41.389 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Info (332146): Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -1052.673 clock  " "Info (332119):    -2.064     -1052.673 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Info: Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 11:27:25 2017 " "Info: Processing ended: Fri Nov 17 11:27:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "51 " "Warning (306006): Found 51 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[0\] 0 " "Info (306007): Pin \"IOLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[1\] 0 " "Info (306007): Pin \"IOLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[2\] 0 " "Info (306007): Pin \"IOLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[3\] 0 " "Info (306007): Pin \"IOLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[4\] 0 " "Info (306007): Pin \"IOLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[5\] 0 " "Info (306007): Pin \"IOLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[6\] 0 " "Info (306007): Pin \"IOLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOLEDG\[7\] 0 " "Info (306007): Pin \"IOLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[0\] 0 " "Info (306007): Pin \"IOHEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[1\] 0 " "Info (306007): Pin \"IOHEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[2\] 0 " "Info (306007): Pin \"IOHEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[3\] 0 " "Info (306007): Pin \"IOHEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[4\] 0 " "Info (306007): Pin \"IOHEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[5\] 0 " "Info (306007): Pin \"IOHEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IOHEX0\[6\] 0 " "Info (306007): Pin \"IOHEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cond_Output\[0\] 0 " "Info (306007): Pin \"Cond_Output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cond_Output\[1\] 0 " "Info (306007): Pin \"Cond_Output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cond_Output\[2\] 0 " "Info (306007): Pin \"Cond_Output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cond_Output\[3\] 0 " "Info (306007): Pin \"Cond_Output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[0\] 0 " "Info (306007): Pin \"Stage_Output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[1\] 0 " "Info (306007): Pin \"Stage_Output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[2\] 0 " "Info (306007): Pin \"Stage_Output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[3\] 0 " "Info (306007): Pin \"Stage_Output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[4\] 0 " "Info (306007): Pin \"Stage_Output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[5\] 0 " "Info (306007): Pin \"Stage_Output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[6\] 0 " "Info (306007): Pin \"Stage_Output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[7\] 0 " "Info (306007): Pin \"Stage_Output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[8\] 0 " "Info (306007): Pin \"Stage_Output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[9\] 0 " "Info (306007): Pin \"Stage_Output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[10\] 0 " "Info (306007): Pin \"Stage_Output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[11\] 0 " "Info (306007): Pin \"Stage_Output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[12\] 0 " "Info (306007): Pin \"Stage_Output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[13\] 0 " "Info (306007): Pin \"Stage_Output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[14\] 0 " "Info (306007): Pin \"Stage_Output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[15\] 0 " "Info (306007): Pin \"Stage_Output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[16\] 0 " "Info (306007): Pin \"Stage_Output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[17\] 0 " "Info (306007): Pin \"Stage_Output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[18\] 0 " "Info (306007): Pin \"Stage_Output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[19\] 0 " "Info (306007): Pin \"Stage_Output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[20\] 0 " "Info (306007): Pin \"Stage_Output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[21\] 0 " "Info (306007): Pin \"Stage_Output\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[22\] 0 " "Info (306007): Pin \"Stage_Output\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[23\] 0 " "Info (306007): Pin \"Stage_Output\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[24\] 0 " "Info (306007): Pin \"Stage_Output\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[25\] 0 " "Info (306007): Pin \"Stage_Output\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[26\] 0 " "Info (306007): Pin \"Stage_Output\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[27\] 0 " "Info (306007): Pin \"Stage_Output\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[28\] 0 " "Info (306007): Pin \"Stage_Output\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[29\] 0 " "Info (306007): Pin \"Stage_Output\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[30\] 0 " "Info (306007): Pin \"Stage_Output\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stage_Output\[31\] 0 " "Info (306007): Pin \"Stage_Output\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -62.145 " "Info (332146): Worst-case setup slack is -62.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.145     -5904.307 clock  " "Info (332119):   -62.145     -5904.307 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.210 " "Info (332146): Worst-case hold slack is -1.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.210       -12.900 clock  " "Info (332119):    -1.210       -12.900 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Info (332146): Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -932.380 clock  " "Info (332119):    -2.000      -932.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Info: Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 11:28:14 2017 " "Info: Processing ended: Fri Nov 17 11:28:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Info: Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Info: Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 11:28:17 2017 " "Info: Processing started: Fri Nov 17 11:28:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Processor " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Processor.vho\", \"Processor_fast.vho Processor_vhd.sdo Processor_vhd_fast.sdo C:/Users/Zed/Desktop/CSCE230/230project/simulation/modelsim/ simulation " "Info (204026): Generated files \"Processor.vho\", \"Processor_fast.vho\", \"Processor_vhd.sdo\" and \"Processor_vhd_fast.sdo\" in directory \"C:/Users/Zed/Desktop/CSCE230/230project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Info: Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 11:28:24 2017 " "Info: Processing ended: Fri Nov 17 11:28:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
