<stg><name>fn1</name>


<trans_list>

<trans id="346" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:12 %p_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_13

]]></Node>
<StgValue><ssdm name="p_13_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:17 %data_V = bitcast i32 %p_13_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:18 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:19 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="23" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:20 %tmp_16 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:23 %zext_ln341 = zext i8 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:24 %add_ln341 = add i9 %zext_ln341, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:25 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:26 %sub_ln1311 = sub i8 127, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:27 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:28 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:21 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_16, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="55" op_0_bw="25">
<![CDATA[
__hls_fptosi_float_i8.exit:22 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:29 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="55" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:30 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
__hls_fptosi_float_i8.exit:31 %r_V = lshr i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
__hls_fptosi_float_i8.exit:32 %r_V_1 = shl i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:33 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:34 %zext_ln662 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:35 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:36 %val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:37 %result_V_2 = sub i8 0, i8 %val

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:38 %result_V = select i1 %p_Result_s, i8 %result_V_2, i8 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:39 %sext_ln23 = sext i8 %result_V

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
__hls_fptosi_float_i8.exit:40 %mul_ln23 = mul i16 %sext_ln23, i16 70

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="16">
<![CDATA[
__hls_fptosi_float_i8.exit:41 %sext_ln23_1 = sext i16 %mul_ln23

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:42 %conv = sitofp i32 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="143" st_id="5" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:42 %conv = sitofp i32 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:42 %conv = sitofp i32 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:42 %conv = sitofp i32 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:42 %conv = sitofp i32 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="147" st_id="9" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:42 %conv = sitofp i32 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:13 %p_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_11

]]></Node>
<StgValue><ssdm name="p_11_read"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:43 %add = fadd i32 %conv, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:44 %add1 = fadd i32 %p_11_read, i32 162

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:67 %bitcast_ln25 = bitcast i32 %p_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln25"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:68 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln25, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:69 %tmp_20 = trunc i32 %bitcast_ln25

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:43 %add = fadd i32 %conv, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:44 %add1 = fadd i32 %p_11_read, i32 162

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:43 %add = fadd i32 %conv, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:44 %add1 = fadd i32 %p_11_read, i32 162

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="158" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:43 %add = fadd i32 %conv, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:44 %add1 = fadd i32 %p_11_read, i32 162

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="160" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:43 %add = fadd i32 %conv, i32 %p_13_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:44 %add1 = fadd i32 %p_11_read, i32 162

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="164" st_id="17" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="165" st_id="18" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="166" st_id="19" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="167" st_id="20" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="168" st_id="21" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="169" st_id="22" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="170" st_id="23" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="171" st_id="24" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="172" st_id="25" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="173" st_id="26" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="174" st_id="27" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="175" st_id="28" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="176" st_id="29" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="177" st_id="30" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:45 %div = fdiv i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="178" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:46 %bitcast_ln23 = bitcast i32 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="179" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:47 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="180" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="23" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:48 %tmp_18 = trunc i32 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="181" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:51 %zext_ln341_1 = zext i8 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln341_1"/></StgValue>
</operation>

<operation id="182" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:52 %add_ln341_1 = add i9 %zext_ln341_1, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341_1"/></StgValue>
</operation>

<operation id="183" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:53 %isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="184" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:54 %sub_ln1311_1 = sub i8 127, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="185" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:55 %sext_ln1311_1 = sext i8 %sub_ln1311_1

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="186" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:56 %ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="187" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:16 %p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="188" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:49 %mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_18, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="189" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="79" op_0_bw="25">
<![CDATA[
__hls_fptosi_float_i8.exit:50 %zext_ln68 = zext i25 %mantissa_1

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="190" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:57 %sh_prom_i_i_i_i_i23_cast_cast_cast = sext i9 %ush_1

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i23_cast_cast_cast"/></StgValue>
</operation>

<operation id="191" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="79" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:58 %sh_prom_i_i_i_i_i23_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i23_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i23_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="192" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
__hls_fptosi_float_i8.exit:59 %r_V_2 = lshr i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i23_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="193" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
__hls_fptosi_float_i8.exit:60 %r_V_3 = shl i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i23_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="194" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:61 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="195" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:62 %zext_ln662_1 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="196" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:63 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="197" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:64 %val_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="198" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:95 %add_ln27 = add i64 %p_read, i64 86

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="199" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:14 %p_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_9

]]></Node>
<StgValue><ssdm name="p_9_read"/></StgValue>
</operation>

<operation id="200" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:65 %sext_ln25 = sext i8 %p_9_read

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="201" st_id="33" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:66 %mul_ln25 = mul i32 %val_1, i32 %sext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="202" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:94 %zext_ln27 = zext i32 %val_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="203" st_id="33" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="204" st_id="34" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:66 %mul_ln25 = mul i32 %val_1, i32 %sext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="205" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:72 %zext_ln341_2 = zext i8 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="206" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:73 %add_ln341_2 = add i9 %zext_ln341_2, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341_2"/></StgValue>
</operation>

<operation id="207" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:74 %isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="208" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:75 %sub_ln1311_2 = sub i8 127, i8 %tmp_19

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="209" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:76 %sext_ln1311_2 = sext i8 %sub_ln1311_2

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="210" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:77 %ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="211" st_id="34" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="212" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:70 %mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_20, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="213" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="79" op_0_bw="25">
<![CDATA[
__hls_fptosi_float_i8.exit:71 %zext_ln68_1 = zext i25 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="214" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="9">
<![CDATA[
__hls_fptosi_float_i8.exit:78 %sh_prom_i_i_i_i_i53_cast_cast_cast = sext i9 %ush_2

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i53_cast_cast_cast"/></StgValue>
</operation>

<operation id="215" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="79" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:79 %sh_prom_i_i_i_i_i53_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i53_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i53_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="216" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
__hls_fptosi_float_i8.exit:80 %r_V_4 = lshr i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i53_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="217" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
__hls_fptosi_float_i8.exit:81 %r_V_5 = shl i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i53_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="218" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:82 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_4, i32 24

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="219" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:83 %zext_ln662_2 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="220" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:84 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_5, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="221" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:85 %val_2 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="222" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:86 %sub_ln25 = sub i32 0, i32 %val_2

]]></Node>
<StgValue><ssdm name="sub_ln25"/></StgValue>
</operation>

<operation id="223" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:87 %icmp_ln25 = icmp_eq  i32 %mul_ln25, i32 %sub_ln25

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="224" st_id="35" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="225" st_id="36" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="226" st_id="37" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="227" st_id="38" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="228" st_id="39" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="229" st_id="40" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="230" st_id="41" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="231" st_id="42" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="232" st_id="43" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="233" st_id="44" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="234" st_id="45" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="235" st_id="46" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="236" st_id="47" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="237" st_id="48" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="238" st_id="49" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="239" st_id="50" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="240" st_id="51" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="241" st_id="52" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="242" st_id="53" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="243" st_id="54" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="244" st_id="55" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="245" st_id="56" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="246" st_id="57" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="247" st_id="58" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="248" st_id="59" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="249" st_id="60" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="250" st_id="61" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="251" st_id="62" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="252" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:88 %zext_ln25 = zext i1 %icmp_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="253" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
__hls_fptosi_float_i8.exit:89 %v = xor i2 %zext_ln25, i2 3

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="254" st_id="63" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="255" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="2">
<![CDATA[
__hls_fptosi_float_i8.exit:90 %sext_ln26 = sext i2 %v

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="256" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="129" op_0_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:91 %zext_ln26_1 = zext i64 %sext_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="257" st_id="64" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
__hls_fptosi_float_i8.exit:92 %mul_ln26 = mul i129 %zext_ln26_1, i129 31723453194800458045

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="258" st_id="64" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="259" st_id="65" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
__hls_fptosi_float_i8.exit:92 %mul_ln26 = mul i129 %zext_ln26_1, i129 31723453194800458045

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="260" st_id="65" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="261" st_id="66" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
__hls_fptosi_float_i8.exit:92 %mul_ln26 = mul i129 %zext_ln26_1, i129 31723453194800458045

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="262" st_id="66" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="263" st_id="67" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
__hls_fptosi_float_i8.exit:92 %mul_ln26 = mul i129 %zext_ln26_1, i129 31723453194800458045

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="264" st_id="67" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="265" st_id="68" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
__hls_fptosi_float_i8.exit:92 %mul_ln26 = mul i129 %zext_ln26_1, i129 31723453194800458045

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="266" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="36" op_0_bw="36" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:93 %trunc_ln = partselect i36 @_ssdm_op_PartSelect.i36.i129.i32.i32, i129 %mul_ln26, i32 93, i32 128

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="267" st_id="68" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:96 %udiv_ln27 = udiv i64 %zext_ln27, i64 %add_ln27

]]></Node>
<StgValue><ssdm name="udiv_ln27"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="268" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:97 %trunc_ln27 = trunc i32 %udiv_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="269" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="33" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:98 %zext_ln27_1 = zext i32 %trunc_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="270" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
__hls_fptosi_float_i8.exit:99 %add_ln27_1 = add i33 %zext_ln27_1, i33 187

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="271" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="36" op_0_bw="33">
<![CDATA[
__hls_fptosi_float_i8.exit:100 %zext_ln26 = zext i33 %add_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="272" st_id="69" stage="40" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="273" st_id="70" stage="39" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="274" st_id="71" stage="38" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="275" st_id="72" stage="37" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="276" st_id="73" stage="36" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="277" st_id="74" stage="35" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="278" st_id="75" stage="34" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="279" st_id="76" stage="33" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="280" st_id="77" stage="32" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="281" st_id="78" stage="31" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="282" st_id="79" stage="30" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="283" st_id="80" stage="29" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="284" st_id="81" stage="28" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="285" st_id="82" stage="27" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="286" st_id="83" stage="26" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="287" st_id="84" stage="25" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="288" st_id="85" stage="24" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="289" st_id="86" stage="23" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="290" st_id="87" stage="22" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="291" st_id="88" stage="21" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="292" st_id="89" stage="20" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="293" st_id="90" stage="19" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="294" st_id="91" stage="18" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="295" st_id="92" stage="17" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="296" st_id="93" stage="16" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="297" st_id="94" stage="15" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="298" st_id="95" stage="14" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="299" st_id="96" stage="13" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="300" st_id="97" stage="12" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="301" st_id="98" stage="11" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="302" st_id="99" stage="10" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="303" st_id="100" stage="9" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="304" st_id="101" stage="8" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="305" st_id="102" stage="7" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="306" st_id="103" stage="6" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="307" st_id="104" stage="5" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="308" st_id="105" stage="4" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="309" st_id="106" stage="3" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>

<operation id="310" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:105 %sext_ln28 = sext i8 %p_9_read

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="311" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
__hls_fptosi_float_i8.exit:106 %sub_ln28 = sub i15 24037, i15 %sext_ln28

]]></Node>
<StgValue><ssdm name="sub_ln28"/></StgValue>
</operation>

<operation id="312" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="15">
<![CDATA[
__hls_fptosi_float_i8.exit:107 %zext_ln28 = zext i15 %sub_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="313" st_id="106" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
__hls_fptosi_float_i8.exit:108 %mul_ln28 = mul i31 %zext_ln28, i31 64777

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="314" st_id="107" stage="2" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>

<operation id="315" st_id="107" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
__hls_fptosi_float_i8.exit:108 %mul_ln28 = mul i31 %zext_ln28, i31 64777

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="316" st_id="108" stage="1" lat="40">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="36" op_1_bw="36">
<![CDATA[
__hls_fptosi_float_i8.exit:101 %udiv_ln26 = udiv i36 %trunc_ln, i36 %zext_ln26

]]></Node>
<StgValue><ssdm name="udiv_ln26"/></StgValue>
</operation>

<operation id="317" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29">
<![CDATA[
__hls_fptosi_float_i8.exit:102 %trunc_ln26 = trunc i29 %udiv_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="318" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
__hls_fptosi_float_i8.exit:103 %icmp_ln26 = icmp_eq  i29 %trunc_ln26, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="319" st_id="108" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
__hls_fptosi_float_i8.exit:108 %mul_ln28 = mul i31 %zext_ln28, i31 64777

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="320" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:15 %p_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_7

]]></Node>
<StgValue><ssdm name="p_7_read"/></StgValue>
</operation>

<operation id="321" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:104 %icmp_ln28 = icmp_eq  i8 %p_7_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="322" st_id="109" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
__hls_fptosi_float_i8.exit:108 %mul_ln28 = mul i31 %zext_ln28, i31 64777

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="323" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:109 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln28, i32 24

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="324" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:110 %and_ln28 = and i1 %tmp_14, i1 %icmp_ln28

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="325" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:111 %and_ln27 = and i1 %and_ln28, i1 %icmp_ln26

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="326" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i8.exit:112 %zext_ln26_2 = zext i1 %and_ln27

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="327" st_id="110" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:113 %result = uitofp i32 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="328" st_id="111" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:113 %result = uitofp i32 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="329" st_id="112" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:113 %result = uitofp i32 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="330" st_id="113" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:113 %result = uitofp i32 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="331" st_id="114" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:113 %result = uitofp i32 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="332" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="333" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
__hls_fptosi_float_i8.exit:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="334" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
__hls_fptosi_float_i8.exit:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="335" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i8.exit:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="336" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="337" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i8.exit:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="338" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i8.exit:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="339" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i8.exit:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="340" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="341" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i8.exit:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="342" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="343" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i8.exit:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="344" st_id="115" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:113 %result = uitofp i32 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="345" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i8.exit:114 %ret_ln30 = ret i32 %result

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
