-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\commhdlQPSKTxRx\Correlator.vhd
-- Created: 2024-01-25 16:33:03
-- 
-- Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Correlator
-- Source Path: commhdlQPSKTxRx/QPSK Rx/Frequency and Time Synchronizer/Preamble Detector/Correlator
-- Hierarchy Level: 3
-- Model version: 7.26
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.QPSK_Rx_pkg.ALL;

ENTITY Correlator IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn_re                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        dataIn_im                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        validIn                           :   IN    std_logic;
        dataOut                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En26
        threshold                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        validOut                          :   OUT   std_logic
        );
END Correlator;


ARCHITECTURE rtl OF Correlator IS

  -- Component Declarations
  COMPONENT Discrete_FIR_Filter
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dataIn_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En13
          dataOut_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En13
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT Magnitude_Squared
    PORT( clk                             :   IN    std_logic;
          enb                             :   IN    std_logic;
          In1_re                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En13
          In1_im                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En13
          Out1_re                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En26
          );
  END COMPONENT;

  COMPONENT Magnitude_Squared_and_Moving_Sum
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          scaled1_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          scaled1_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          validIn                         :   IN    std_logic;
          E1                              :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
          );
  END COMPONENT;

  COMPONENT ThresholdLimiter
    PORT( x                               :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          y                               :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Discrete_FIR_Filter
    USE ENTITY work.Discrete_FIR_Filter(rtl);

  FOR ALL : Magnitude_Squared
    USE ENTITY work.Magnitude_Squared(rtl);

  FOR ALL : Magnitude_Squared_and_Moving_Sum
    USE ENTITY work.Magnitude_Squared_and_Moving_Sum(rtl);

  FOR ALL : ThresholdLimiter
    USE ENTITY work.ThresholdLimiter(rtl);

  -- Signals
  SIGNAL Discrete_FIR_Filter_out1_re      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL Discrete_FIR_Filter_out1_im      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL Discrete_FIR_Filter_out2         : std_logic;
  SIGNAL Discrete_FIR_Filter_out1_re_signed : signed(15 DOWNTO 0);  -- sfix16_En13
  SIGNAL Discrete_FIR_Filter_out1_im_signed : signed(15 DOWNTO 0);  -- sfix16_En13
  SIGNAL Delay6_out1_re                   : signed(15 DOWNTO 0);  -- sfix16_En13
  SIGNAL Delay6_out1_im                   : signed(15 DOWNTO 0);  -- sfix16_En13
  SIGNAL Magnitude_Squared_out1_re        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Magnitude_Squared_out1_re_signed : signed(31 DOWNTO 0);  -- sfix32_En26
  SIGNAL Delay2_out1                      : signed(31 DOWNTO 0);  -- sfix32_En26
  SIGNAL Magnitude_Squared_and_Moving_Sum_out1 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Magnitude_Squared_and_Moving_Sum_out1_signed : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Delay4_out1                      : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL y                                : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_signed                         : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Delay8_reg                       : vector_of_signed32(0 TO 3);  -- sfix32 [4]
  SIGNAL Delay8_out1                      : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Delay5_out1                      : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Delay1_out1                      : std_logic;
  SIGNAL Delay7_reg                       : std_logic_vector(3 DOWNTO 0);  -- ufix1 [4]
  SIGNAL Delay7_out1                      : std_logic;
  SIGNAL Delay3_out1                      : std_logic;

BEGIN
  u_Discrete_FIR_Filter : Discrete_FIR_Filter
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataIn_re => dataIn_re,  -- sfix16_En14
              dataIn_im => dataIn_im,  -- sfix16_En14
              validIn => validIn,
              dataOut_re => Discrete_FIR_Filter_out1_re,  -- sfix16_En13
              dataOut_im => Discrete_FIR_Filter_out1_im,  -- sfix16_En13
              validOut => Discrete_FIR_Filter_out2
              );

  u_Magnitude_Squared : Magnitude_Squared
    PORT MAP( clk => clk,
              enb => enb,
              In1_re => std_logic_vector(Delay6_out1_re),  -- sfix16_En13
              In1_im => std_logic_vector(Delay6_out1_im),  -- sfix16_En13
              Out1_re => Magnitude_Squared_out1_re  -- sfix32_En26
              );

  u_Magnitude_Squared_and_Moving_Sum : Magnitude_Squared_and_Moving_Sum
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              scaled1_re => dataIn_re,  -- sfix16_En14
              scaled1_im => dataIn_im,  -- sfix16_En14
              validIn => validIn,
              E1 => Magnitude_Squared_and_Moving_Sum_out1  -- sfix32_En28
              );

  u_ThresholdLimiter : ThresholdLimiter
    PORT MAP( x => std_logic_vector(Delay4_out1),  -- sfix32_En28
              y => y  -- sfix32_En28
              );

  Discrete_FIR_Filter_out1_re_signed <= signed(Discrete_FIR_Filter_out1_re);

  Discrete_FIR_Filter_out1_im_signed <= signed(Discrete_FIR_Filter_out1_im);

  Delay6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay6_out1_re <= to_signed(16#0000#, 16);
      Delay6_out1_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay6_out1_re <= Discrete_FIR_Filter_out1_re_signed;
        Delay6_out1_im <= Discrete_FIR_Filter_out1_im_signed;
      END IF;
    END IF;
  END PROCESS Delay6_process;


  Magnitude_Squared_out1_re_signed <= signed(Magnitude_Squared_out1_re);

  Delay2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1 <= to_signed(0, 32);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay2_out1 <= Magnitude_Squared_out1_re_signed;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  dataOut <= std_logic_vector(Delay2_out1);

  Magnitude_Squared_and_Moving_Sum_out1_signed <= signed(Magnitude_Squared_and_Moving_Sum_out1);

  Delay4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1 <= to_signed(0, 32);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_out1 <= Magnitude_Squared_and_Moving_Sum_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  y_signed <= signed(y);

  Delay8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_reg <= (OTHERS => to_signed(0, 32));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay8_reg(0) <= y_signed;
        Delay8_reg(1 TO 3) <= Delay8_reg(0 TO 2);
      END IF;
    END IF;
  END PROCESS Delay8_process;

  Delay8_out1 <= Delay8_reg(3);

  Delay5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_out1 <= to_signed(0, 32);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay5_out1 <= Delay8_out1;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  threshold <= std_logic_vector(Delay5_out1);

  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1 <= Discrete_FIR_Filter_out2;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  Delay7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay7_reg <= (OTHERS => '0');
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay7_reg(0) <= Delay1_out1;
        Delay7_reg(3 DOWNTO 1) <= Delay7_reg(2 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS Delay7_process;

  Delay7_out1 <= Delay7_reg(3);

  Delay3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1 <= Delay7_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  validOut <= Delay3_out1;

END rtl;

