

================================================================
== Vivado HLS Report for 'calculateLayer3'
================================================================
* Date:           Thu Dec 16 18:07:22 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hlsed_neurons
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1194401|  1286901|  1194401|  1286901|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                  |                       |  Latency  |  Interval | Pipeline|
        |             Instance             |         Module        | min | max | min | max |   Type  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_318  |generic_tanh_double_s  |    1|   75|    1|   75|   none  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                         |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1                 |  1194400|  1286900| 23888 ~ 25738 |          -|          -|    50|    no    |
        | + Loop 1.1              |    23885|    25735|  4777 ~ 5147  |          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |     4775|     5145|   955 ~ 1029  |          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1      |      935|      935|            187|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1  |      185|      185|             37|          -|          -|     5|    no    |
        +-------------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 44 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 7 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 61 [1/1] (1.76ns)   --->   "br label %.loopexit3" [hlsed_neurons/solution1/.tcls/345.c:20]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %.loopexit3.loopexit ]"   --->   Operation 62 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %0 ], [ %add_ln35_4, %.loopexit3.loopexit ]" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 63 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i11 [ 0, %0 ], [ %add_ln35_3, %.loopexit3.loopexit ]" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 64 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.63ns)   --->   "%add_ln35_3 = add i11 %phi_mul1, 25" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 65 'add' 'add_ln35_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.67ns)   --->   "%add_ln35_4 = add i13 %phi_mul, 156" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 66 'add' 'add_ln35_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.42ns)   --->   "%icmp_ln20 = icmp eq i6 %i_0, -14" [hlsed_neurons/solution1/.tcls/345.c:20]   --->   Operation 67 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [hlsed_neurons/solution1/.tcls/345.c:20]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %4, label %.preheader2.preheader" [hlsed_neurons/solution1/.tcls/345.c:20]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i13 %phi_mul to i64" [hlsed_neurons/solution1/.tcls/345.c:23]   --->   Operation 71 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a = getelementptr inbounds [7800 x float]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln23" [hlsed_neurons/solution1/.tcls/345.c:23]   --->   Operation 72 'getelementptr' 'Layer2_Weights_CPU_a' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%somme = load float* %Layer2_Weights_CPU_a, align 16" [hlsed_neurons/solution1/.tcls/345.c:23]   --->   Operation 73 'load' 'somme' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [hlsed_neurons/solution1/.tcls/345.c:37]   --->   Operation 74 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln28 = or i13 %phi_mul, 1" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 75 'or' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i13 %or_ln28 to i32" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 76 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i13 %or_ln28 to i15" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 77 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln30 = or i13 %phi_mul, 3" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 78 'or' 'or_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i13 %or_ln30 to i15" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 79 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%somme = load float* %Layer2_Weights_CPU_a, align 16" [hlsed_neurons/solution1/.tcls/345.c:23]   --->   Operation 80 'load' 'somme' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_3 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader2" [hlsed_neurons/solution1/.tcls/345.c:21]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %.preheader2.preheader ], [ %j, %.preheader2.loopexit ]"   --->   Operation 82 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %j_0 to i5" [hlsed_neurons/solution1/.tcls/345.c:21]   --->   Operation 83 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.13ns)   --->   "%icmp_ln21 = icmp eq i3 %j_0, -3" [hlsed_neurons/solution1/.tcls/345.c:21]   --->   Operation 84 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 85 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [hlsed_neurons/solution1/.tcls/345.c:21]   --->   Operation 86 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.loopexit3.loopexit, label %.preheader1.preheader" [hlsed_neurons/solution1/.tcls/345.c:21]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln28_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_0, i1 false)" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 88 'bitconcatenate' 'shl_ln28_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_0, i2 0)" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln35 = add i5 %zext_ln21, %shl_ln" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 90 'add' 'add_ln35' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %add_ln35 to i11" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 91 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.76ns)   --->   "br label %.preheader1" [hlsed_neurons/solution1/.tcls/345.c:22]   --->   Operation 92 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 93 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %3 ], [ 0, %.preheader1.preheader ]"   --->   Operation 94 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %k_0 to i11" [hlsed_neurons/solution1/.tcls/345.c:22]   --->   Operation 95 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.13ns)   --->   "%icmp_ln22 = icmp eq i3 %k_0, -3" [hlsed_neurons/solution1/.tcls/345.c:22]   --->   Operation 96 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 97 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [hlsed_neurons/solution1/.tcls/345.c:22]   --->   Operation 98 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader2.loopexit, label %1" [hlsed_neurons/solution1/.tcls/345.c:22]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k_0, i1 false)" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 100 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i4 %shl_ln1 to i8" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 101 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.76ns)   --->   "br label %.loopexit" [hlsed_neurons/solution1/.tcls/345.c:25]   --->   Operation 102 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 103 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%somme_0 = phi float [ %somme, %1 ], [ %somme_1, %.loopexit.loopexit ]"   --->   Operation 104 'phi' 'somme_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%m_0 = phi i3 [ 0, %1 ], [ %m, %.loopexit.loopexit ]"   --->   Operation 105 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %m_0 to i4" [hlsed_neurons/solution1/.tcls/345.c:25]   --->   Operation 106 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.13ns)   --->   "%icmp_ln25 = icmp eq i3 %m_0, -3" [hlsed_neurons/solution1/.tcls/345.c:25]   --->   Operation 107 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 108 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.65ns)   --->   "%m = add i3 %m_0, 1" [hlsed_neurons/solution1/.tcls/345.c:25]   --->   Operation 109 'add' 'm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %3, label %.preheader.preheader" [hlsed_neurons/solution1/.tcls/345.c:25]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln28_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %m_0, i2 0)" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 111 'bitconcatenate' 'shl_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %zext_ln25, %shl_ln28_1" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 112 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i4 %add_ln28 to i8" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 113 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (3.49ns)   --->   "%mul_ln28 = mul i8 %zext_ln28_5, 13" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 114 'mul' 'mul_ln28' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.91ns)   --->   "%add_ln29_1 = add i8 %mul_ln28, %zext_ln28_4" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 115 'add' 'add_ln29_1' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i8 %add_ln29_1 to i9" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 116 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i8 %add_ln29_1 to i10" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 117 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.76ns)   --->   "br label %.preheader" [hlsed_neurons/solution1/.tcls/345.c:26]   --->   Operation 118 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_6 : Operation 119 [2/2] (4.43ns)   --->   "%tmp = fpext float %somme_0 to double" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 119 'fpext' 'tmp' <Predicate = (icmp_ln25)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_2 = add i11 %phi_mul1, %zext_ln22" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 120 'add' 'add_ln35_2' <Predicate = (icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i11 %add_ln35_2, %zext_ln35_1" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 121 'add' 'add_ln35_1' <Predicate = (icmp_ln25)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.72>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%somme_1 = phi float [ %somme_9, %2 ], [ %somme_0, %.preheader.preheader ]"   --->   Operation 122 'phi' 'somme_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%n_0 = phi i3 [ %n, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 123 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %n_0 to i10" [hlsed_neurons/solution1/.tcls/345.c:26]   --->   Operation 124 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i3 %n_0 to i9" [hlsed_neurons/solution1/.tcls/345.c:26]   --->   Operation 125 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i3 %n_0 to i4" [hlsed_neurons/solution1/.tcls/345.c:26]   --->   Operation 126 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i3 %n_0 to i8" [hlsed_neurons/solution1/.tcls/345.c:26]   --->   Operation 127 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp eq i3 %n_0, -3" [hlsed_neurons/solution1/.tcls/345.c:26]   --->   Operation 128 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 129 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.65ns)   --->   "%n = add i3 %n_0, 1" [hlsed_neurons/solution1/.tcls/345.c:26]   --->   Operation 130 'add' 'n' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.loopexit.loopexit, label %2" [hlsed_neurons/solution1/.tcls/345.c:26]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.65ns)   --->   "%add_ln28_3 = add i4 %zext_ln26_2, %zext_ln25" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 132 'add' 'add_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i4 %add_ln28_3 to i5" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 133 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.78ns)   --->   "%add_ln28_1 = add i5 %shl_ln28_2, %zext_ln28_6" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 134 'add' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_5 = add i8 %zext_ln26_3, %mul_ln28" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 135 'add' 'add_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln28_4 = add i8 %zext_ln28_4, %add_ln28_5" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 136 'add' 'add_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (1.73ns)   --->   "%add_ln31_2 = add i4 %zext_ln26_2, -5" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 137 'add' 'add_ln31_2' <Predicate = (!icmp_ln26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i4 %add_ln31_2 to i9" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 138 'sext' 'sext_ln31_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i9 %sext_ln31_2 to i10" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 139 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (1.82ns)   --->   "%add_ln31_3 = add i10 %zext_ln31_2, %zext_ln31_3" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 140 'add' 'add_ln31_3' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_2 = add i10 %zext_ln26, -348" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 141 'add' 'add_ln32_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 142 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln32_3 = add i10 %zext_ln31_2, %add_ln32_2" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 142 'add' 'add_ln32_3' <Predicate = (!icmp_ln26)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 143 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.72>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln28_3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln28_1, i3 0)" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 144 'bitconcatenate' 'shl_ln28_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i8 %shl_ln28_3 to i9" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 145 'zext' 'zext_ln28_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln28_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln28_1, i1 false)" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 146 'bitconcatenate' 'shl_ln28_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i6 %shl_ln28_4 to i9" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 147 'zext' 'zext_ln28_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (1.91ns)   --->   "%sub_ln28 = sub i9 %zext_ln28_7, %zext_ln28_8" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 148 'sub' 'sub_ln28' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%sext_ln28 = sext i9 %sub_ln28 to i32" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 149 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i9 %sub_ln28 to i15" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 150 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (1.67ns)   --->   "%add_ln28_2 = add i15 %sext_ln28_1, %zext_ln28_3" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 151 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i15 %add_ln28_2 to i32" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 152 'sext' 'sext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i32 %sext_ln28_2 to i64" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 153 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_1 = getelementptr inbounds [7800 x float]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln28" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 154 'getelementptr' 'Layer2_Weights_CPU_a_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l = load float* %Layer2_Weights_CPU_a_1, align 4" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 155 'load' 'Layer2_Weights_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i8 %add_ln28_4 to i64" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 156 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a = getelementptr [1014 x float]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln28_1" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 157 'getelementptr' 'Layer2_Neurons_CPU_a' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l = load float* %Layer2_Neurons_CPU_a, align 4" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 158 'load' 'Layer2_Neurons_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%or_ln29 = or i32 %sext_ln28, 1" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 159 'or' 'or_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln29 = add i32 %zext_ln28_2, %or_ln29" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 160 'add' 'add_ln29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i32 %add_ln29 to i64" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 161 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_2 = getelementptr inbounds [7800 x float]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln29" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 162 'getelementptr' 'Layer2_Weights_CPU_a_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_1 = load float* %Layer2_Weights_CPU_a_2, align 4" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 163 'load' 'Layer2_Weights_CPU_l_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_8 : Operation 164 [1/1] (1.91ns)   --->   "%add_ln29_2 = add i8 %zext_ln26_3, -87" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 164 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i8 %add_ln29_2 to i9" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 165 'zext' 'zext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (1.91ns)   --->   "%add_ln29_3 = add i9 %zext_ln29_2, %zext_ln29_3" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 166 'add' 'add_ln29_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i9 %add_ln29_3 to i64" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 167 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_1 = getelementptr [1014 x float]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln29_1" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 168 'getelementptr' 'Layer2_Neurons_CPU_a_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_1 = load float* %Layer2_Neurons_CPU_a_1, align 4" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 169 'load' 'Layer2_Neurons_CPU_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_8 : Operation 170 [1/1] (1.67ns)   --->   "%add_ln30 = add i15 %sext_ln28_1, %zext_ln30_2" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 170 'add' 'add_ln30' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 171 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l = load float* %Layer2_Weights_CPU_a_1, align 4" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 171 'load' 'Layer2_Weights_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_9 : Operation 172 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l = load float* %Layer2_Neurons_CPU_a, align 4" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 172 'load' 'Layer2_Neurons_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_9 : Operation 173 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_1 = load float* %Layer2_Weights_CPU_a_2, align 4" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 173 'load' 'Layer2_Weights_CPU_l_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_9 : Operation 174 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_1 = load float* %Layer2_Neurons_CPU_a_1, align 4" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 174 'load' 'Layer2_Neurons_CPU_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 10 <SV = 9> <Delay = 6.84>
ST_10 : Operation 175 [4/4] (6.84ns)   --->   "%tmp_1 = fmul float %Layer2_Weights_CPU_l, %Layer2_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 175 'fmul' 'tmp_1' <Predicate = true> <Delay = 6.84> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %Layer2_Weights_CPU_l_1, %Layer2_Neurons_CPU_l_1" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 176 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 177 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %Layer2_Weights_CPU_l, %Layer2_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 177 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %Layer2_Weights_CPU_l_1, %Layer2_Neurons_CPU_l_1" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 178 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 179 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %Layer2_Weights_CPU_l, %Layer2_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 179 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %Layer2_Weights_CPU_l_1, %Layer2_Neurons_CPU_l_1" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 180 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 181 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %Layer2_Weights_CPU_l, %Layer2_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 181 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %Layer2_Weights_CPU_l_1, %Layer2_Neurons_CPU_l_1" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 182 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.42>
ST_14 : Operation 183 [5/5] (8.42ns)   --->   "%somme_4 = fadd float %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 183 'fadd' 'somme_4' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 184 [4/5] (7.25ns)   --->   "%somme_4 = fadd float %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 184 'fadd' 'somme_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 185 [3/5] (7.25ns)   --->   "%somme_4 = fadd float %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 185 'fadd' 'somme_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 186 [2/5] (7.25ns)   --->   "%somme_4 = fadd float %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 186 'fadd' 'somme_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 187 [1/5] (7.25ns)   --->   "%somme_4 = fadd float %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.c:28]   --->   Operation 187 'fadd' 'somme_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %add_ln30 to i32" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 188 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 189 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_3 = getelementptr inbounds [7800 x float]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln30" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 190 'getelementptr' 'Layer2_Weights_CPU_a_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_2 = load float* %Layer2_Weights_CPU_a_3, align 4" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 191 'load' 'Layer2_Weights_CPU_l_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_1 = add i9 %zext_ln26_1, -174" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 192 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 193 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln30_2 = add i9 %zext_ln29_2, %add_ln30_1" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 193 'add' 'add_ln30_2' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i9 %add_ln30_2 to i64" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 194 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_2 = getelementptr [1014 x float]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln30_1" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 195 'getelementptr' 'Layer2_Neurons_CPU_a_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_2 = load float* %Layer2_Neurons_CPU_a_2, align 4" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 196 'load' 'Layer2_Neurons_CPU_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_18 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i9 %zext_ln26_1, -179" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 197 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 198 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln33_3 = add i9 %zext_ln29_2, %add_ln33_2" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 198 'add' 'add_ln33_3' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 8.42>
ST_19 : Operation 199 [5/5] (8.42ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 199 'fadd' 'somme_5' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_2 = load float* %Layer2_Weights_CPU_a_3, align 4" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 200 'load' 'Layer2_Weights_CPU_l_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_19 : Operation 201 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_2 = load float* %Layer2_Neurons_CPU_a_2, align 4" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 201 'load' 'Layer2_Neurons_CPU_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 202 [4/5] (7.25ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 202 'fadd' 'somme_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [4/4] (6.84ns)   --->   "%tmp_3 = fmul float %Layer2_Weights_CPU_l_2, %Layer2_Neurons_CPU_l_2" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 203 'fmul' 'tmp_3' <Predicate = true> <Delay = 6.84> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 204 [3/5] (7.25ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 204 'fadd' 'somme_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 205 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %Layer2_Weights_CPU_l_2, %Layer2_Neurons_CPU_l_2" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 205 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 206 [2/5] (7.25ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 206 'fadd' 'somme_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %Layer2_Weights_CPU_l_2, %Layer2_Neurons_CPU_l_2" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 207 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 208 [1/5] (7.25ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.c:29]   --->   Operation 208 'fadd' 'somme_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %Layer2_Weights_CPU_l_2, %Layer2_Neurons_CPU_l_2" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 209 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [1/1] (1.82ns)   --->   "%add_ln31 = add i9 %sub_ln28, 3" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 210 'add' 'add_ln31' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i9 %add_ln31 to i15" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 211 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (1.67ns)   --->   "%add_ln31_1 = add i15 %zext_ln28_3, %sext_ln31" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 212 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i15 %add_ln31_1 to i32" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 213 'sext' 'sext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %sext_ln31_1 to i64" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 214 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_4 = getelementptr inbounds [7800 x float]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln31" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 215 'getelementptr' 'Layer2_Weights_CPU_a_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_3 = load float* %Layer2_Weights_CPU_a_4, align 4" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 216 'load' 'Layer2_Weights_CPU_l_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i10 %add_ln31_3 to i64" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 217 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_3 = getelementptr [1014 x float]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln31_1" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 218 'getelementptr' 'Layer2_Neurons_CPU_a_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_3 = load float* %Layer2_Neurons_CPU_a_3, align 4" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 219 'load' 'Layer2_Neurons_CPU_l_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 24 <SV = 23> <Delay = 8.42>
ST_24 : Operation 220 [5/5] (8.42ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 220 'fadd' 'somme_6' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 221 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_3 = load float* %Layer2_Weights_CPU_a_4, align 4" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 221 'load' 'Layer2_Weights_CPU_l_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_24 : Operation 222 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_3 = load float* %Layer2_Neurons_CPU_a_3, align 4" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 222 'load' 'Layer2_Neurons_CPU_l_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 223 [4/5] (7.25ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 223 'fadd' 'somme_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 224 [4/4] (6.84ns)   --->   "%tmp_4 = fmul float %Layer2_Weights_CPU_l_3, %Layer2_Neurons_CPU_l_3" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 224 'fmul' 'tmp_4' <Predicate = true> <Delay = 6.84> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 225 [3/5] (7.25ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 225 'fadd' 'somme_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 226 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %Layer2_Weights_CPU_l_3, %Layer2_Neurons_CPU_l_3" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 226 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 227 [2/5] (7.25ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 227 'fadd' 'somme_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %Layer2_Weights_CPU_l_3, %Layer2_Neurons_CPU_l_3" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 228 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 229 [1/5] (7.25ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.c:30]   --->   Operation 229 'fadd' 'somme_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 230 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %Layer2_Weights_CPU_l_3, %Layer2_Neurons_CPU_l_3" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 230 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 231 [1/1] (1.82ns)   --->   "%add_ln32 = add i9 %sub_ln28, 4" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 231 'add' 'add_ln32' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i9 %add_ln32 to i15" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 232 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (1.67ns)   --->   "%add_ln32_1 = add i15 %zext_ln28_3, %sext_ln32" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 233 'add' 'add_ln32_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i15 %add_ln32_1 to i32" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 234 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i32 %sext_ln32_1 to i64" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 235 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 236 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_5 = getelementptr inbounds [7800 x float]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln32" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 236 'getelementptr' 'Layer2_Weights_CPU_a_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 237 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_4 = load float* %Layer2_Weights_CPU_a_5, align 4" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 237 'load' 'Layer2_Weights_CPU_l_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_28 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i10 %add_ln32_3 to i64" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 238 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_4 = getelementptr [1014 x float]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln32_1" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 239 'getelementptr' 'Layer2_Neurons_CPU_a_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 240 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_4 = load float* %Layer2_Neurons_CPU_a_4, align 4" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 240 'load' 'Layer2_Neurons_CPU_l_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_28 : Operation 241 [1/1] (1.82ns)   --->   "%add_ln33 = add i9 %sub_ln28, 5" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 241 'add' 'add_ln33' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i9 %add_ln33 to i15" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 242 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 243 [1/1] (1.67ns)   --->   "%add_ln33_1 = add i15 %zext_ln28_3, %sext_ln33" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 243 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.42>
ST_29 : Operation 244 [5/5] (8.42ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 244 'fadd' 'somme_7' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 245 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_4 = load float* %Layer2_Weights_CPU_a_5, align 4" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 245 'load' 'Layer2_Weights_CPU_l_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_29 : Operation 246 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_4 = load float* %Layer2_Neurons_CPU_a_4, align 4" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 246 'load' 'Layer2_Neurons_CPU_l_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 247 [4/5] (7.25ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 247 'fadd' 'somme_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 248 [4/4] (6.84ns)   --->   "%tmp_5 = fmul float %Layer2_Weights_CPU_l_4, %Layer2_Neurons_CPU_l_4" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 248 'fmul' 'tmp_5' <Predicate = true> <Delay = 6.84> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 249 [3/5] (7.25ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 249 'fadd' 'somme_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 250 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %Layer2_Weights_CPU_l_4, %Layer2_Neurons_CPU_l_4" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 250 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 251 [2/5] (7.25ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 251 'fadd' 'somme_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 252 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %Layer2_Weights_CPU_l_4, %Layer2_Neurons_CPU_l_4" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 252 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 253 [1/5] (7.25ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.c:31]   --->   Operation 253 'fadd' 'somme_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 254 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %Layer2_Weights_CPU_l_4, %Layer2_Neurons_CPU_l_4" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 254 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i15 %add_ln33_1 to i32" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 255 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %sext_ln33_1 to i64" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 256 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_6 = getelementptr inbounds [7800 x float]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln33" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 257 'getelementptr' 'Layer2_Weights_CPU_a_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 258 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_5 = load float* %Layer2_Weights_CPU_a_6, align 4" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 258 'load' 'Layer2_Weights_CPU_l_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_33 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i9 %add_ln33_3 to i10" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 259 'sext' 'sext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %sext_ln33_2 to i64" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 260 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 261 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_5 = getelementptr [1014 x float]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln33_1" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 261 'getelementptr' 'Layer2_Neurons_CPU_a_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 262 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_5 = load float* %Layer2_Neurons_CPU_a_5, align 4" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 262 'load' 'Layer2_Neurons_CPU_l_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 34 <SV = 33> <Delay = 8.42>
ST_34 : Operation 263 [5/5] (8.42ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 263 'fadd' 'somme_8' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 264 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_5 = load float* %Layer2_Weights_CPU_a_6, align 4" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 264 'load' 'Layer2_Weights_CPU_l_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_34 : Operation 265 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_5 = load float* %Layer2_Neurons_CPU_a_5, align 4" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 265 'load' 'Layer2_Neurons_CPU_l_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 266 [4/5] (7.25ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 266 'fadd' 'somme_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 267 [4/4] (6.84ns)   --->   "%tmp_6 = fmul float %Layer2_Weights_CPU_l_5, %Layer2_Neurons_CPU_l_5" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 267 'fmul' 'tmp_6' <Predicate = true> <Delay = 6.84> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 268 [3/5] (7.25ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 268 'fadd' 'somme_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 269 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %Layer2_Weights_CPU_l_5, %Layer2_Neurons_CPU_l_5" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 269 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 270 [2/5] (7.25ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 270 'fadd' 'somme_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 271 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %Layer2_Weights_CPU_l_5, %Layer2_Neurons_CPU_l_5" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 271 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 272 [1/5] (7.25ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.c:32]   --->   Operation 272 'fadd' 'somme_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 273 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %Layer2_Weights_CPU_l_5, %Layer2_Neurons_CPU_l_5" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 273 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.42>
ST_39 : Operation 274 [5/5] (8.42ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 274 'fadd' 'somme_9' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 275 [4/5] (7.25ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 275 'fadd' 'somme_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 276 [3/5] (7.25ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 276 'fadd' 'somme_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 277 [2/5] (7.25ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 277 'fadd' 'somme_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 278 [1/5] (7.25ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.c:33]   --->   Operation 278 'fadd' 'somme_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 279 [1/1] (0.00ns)   --->   "br label %.preheader" [hlsed_neurons/solution1/.tcls/345.c:26]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 6> <Delay = 4.43>
ST_44 : Operation 280 [1/2] (4.43ns)   --->   "%tmp = fpext float %somme_0 to double" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 280 'fpext' 'tmp' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 7> <Delay = 7.78>
ST_45 : Operation 281 [6/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 281 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 8> <Delay = 7.78>
ST_46 : Operation 282 [5/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 282 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 9> <Delay = 7.78>
ST_47 : Operation 283 [4/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 283 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 10> <Delay = 7.78>
ST_48 : Operation 284 [3/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 284 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 11> <Delay = 7.78>
ST_49 : Operation 285 [2/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 285 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 12> <Delay = 7.78>
ST_50 : Operation 286 [1/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 286 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 13> <Delay = 8.23>
ST_51 : Operation 287 [2/2] (8.23ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %x_assign) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 287 'call' 'tmp_i' <Predicate = true> <Delay = 8.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 14> <Delay = 3.38>
ST_52 : Operation 288 [1/2] (3.38ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %x_assign) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 288 'call' 'tmp_i' <Predicate = true> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 15> <Delay = 7.78>
ST_53 : Operation 289 [6/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 289 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 16> <Delay = 7.78>
ST_54 : Operation 290 [5/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 290 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 17> <Delay = 7.78>
ST_55 : Operation 291 [4/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 291 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 18> <Delay = 7.78>
ST_56 : Operation 292 [3/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 292 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 19> <Delay = 7.78>
ST_57 : Operation 293 [2/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 293 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 20> <Delay = 7.78>
ST_58 : Operation 294 [1/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 294 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 21> <Delay = 5.20>
ST_59 : Operation 295 [2/2] (5.20ns)   --->   "%tmp_s = fptrunc double %tmp_9 to float" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 295 'fptrunc' 'tmp_s' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 22> <Delay = 8.45>
ST_60 : Operation 296 [1/2] (5.20ns)   --->   "%tmp_s = fptrunc double %tmp_9 to float" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 296 'fptrunc' 'tmp_s' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %add_ln35_1 to i64" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 297 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 298 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_a = getelementptr [1250 x float]* %Layer3_Neurons_CPU, i64 0, i64 %zext_ln35" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 298 'getelementptr' 'Layer3_Neurons_CPU_a' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 299 [1/1] (3.25ns)   --->   "store float %tmp_s, float* %Layer3_Neurons_CPU_a, align 4" [hlsed_neurons/solution1/.tcls/345.c:35]   --->   Operation 299 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_60 : Operation 300 [1/1] (0.00ns)   --->   "br label %.preheader1" [hlsed_neurons/solution1/.tcls/345.c:22]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Layer2_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Layer3_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Layer2_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln20                (br               ) [ 0111111111111111111111111111111111111111111111111111111111111]
i_0                    (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000]
phi_mul                (phi              ) [ 0011000000000000000000000000000000000000000000000000000000000]
phi_mul1               (phi              ) [ 0010011111111111111111111111111111111111111111111111111111111]
add_ln35_3             (add              ) [ 0111111111111111111111111111111111111111111111111111111111111]
add_ln35_4             (add              ) [ 0111111111111111111111111111111111111111111111111111111111111]
icmp_ln20              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000]
i                      (add              ) [ 0111111111111111111111111111111111111111111111111111111111111]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln23              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a   (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000]
ret_ln37               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000]
or_ln28                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln28_2            (zext             ) [ 0000111111111111111111111111111111111111111111111111111111111]
zext_ln28_3            (zext             ) [ 0000111111111111111111111111111111111111111111111111111111111]
or_ln30                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln30_2            (zext             ) [ 0000111111111111111111111111111111111111111111111111111111111]
somme                  (load             ) [ 0000111111111111111111111111111111111111111111111111111111111]
br_ln21                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
j_0                    (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000]
zext_ln21              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
icmp_ln21              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
empty_32               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000]
j                      (add              ) [ 0011111111111111111111111111111111111111111111111111111111111]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
shl_ln28_1             (bitconcatenate   ) [ 0000011111111111111111111111111111111111111111111111111111111]
shl_ln                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln35               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln35_1            (zext             ) [ 0000011111111111111111111111111111111111111111111111111111111]
br_ln22                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
br_ln0                 (br               ) [ 0111111111111111111111111111111111111111111111111111111111111]
k_0                    (phi              ) [ 0000010000000000000000000000000000000000000000000000000000000]
zext_ln22              (zext             ) [ 0000001111111111111111111111111111111111111100000000000000000]
icmp_ln22              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
empty_33               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000]
k                      (add              ) [ 0011111111111111111111111111111111111111111111111111111111111]
br_ln22                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
shl_ln1                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln28_4            (zext             ) [ 0000001111111111111111111111111111111111111100000000000000000]
br_ln25                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
br_ln0                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
somme_0                (phi              ) [ 0000001111111111111111111111111111111111111110000000000000000]
m_0                    (phi              ) [ 0000001000000000000000000000000000000000000000000000000000000]
zext_ln25              (zext             ) [ 0000000111111111111111111111111111111111111100000000000000000]
icmp_ln25              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
empty_34               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000]
m                      (add              ) [ 0011111111111111111111111111111111111111111111111111111111111]
br_ln25                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
shl_ln28_2             (bitconcatenate   ) [ 0000000111111111111111111111111111111111111100000000000000000]
add_ln28               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln28_5            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
mul_ln28               (mul              ) [ 0000000111111111111111111111111111111111111100000000000000000]
add_ln29_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln29_2            (zext             ) [ 0000000111111111111111111111111111111111111100000000000000000]
zext_ln31_2            (zext             ) [ 0000000111111111111111111111111111111111111100000000000000000]
br_ln26                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
add_ln35_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln35_1             (add              ) [ 0000000000000000000000000000000000000000000011111111111111111]
somme_1                (phi              ) [ 0011111111111111111000000000000000000000000011111111111111111]
n_0                    (phi              ) [ 0000000100000000000000000000000000000000000000000000000000000]
zext_ln26              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln26_1            (zext             ) [ 0000000011111111111000000000000000000000000000000000000000000]
zext_ln26_2            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln26_3            (zext             ) [ 0000000010000000000000000000000000000000000000000000000000000]
icmp_ln26              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
empty_35               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000]
n                      (add              ) [ 0011111111111111111111111111111111111111111111111111111111111]
br_ln26                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln28_3             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln28_6            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln28_1             (add              ) [ 0000000010000000000000000000000000000000000000000000000000000]
add_ln28_5             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln28_4             (add              ) [ 0000000010000000000000000000000000000000000000000000000000000]
add_ln31_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
sext_ln31_2            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln31_3            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln31_3             (add              ) [ 0000000011111111111111110000000000000000000000000000000000000]
add_ln32_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln32_3             (add              ) [ 0000000011111111111111111111100000000000000000000000000000000]
br_ln0                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
shl_ln28_3             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln28_7            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
shl_ln28_4             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln28_8            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
sub_ln28               (sub              ) [ 0000000001111111111111111111100000000000000000000000000000000]
sext_ln28              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
sext_ln28_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln28_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
sext_ln28_2            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln28              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_1 (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000000000000]
zext_ln28_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a   (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000000000000]
or_ln29                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln29               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln29              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_2 (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000000000000]
add_ln29_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln29_3            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln29_3             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln29_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_1 (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000000000000]
add_ln30               (add              ) [ 0000000001111111111000000000000000000000000000000000000000000]
Layer2_Weights_CPU_l   (load             ) [ 0000000000111100000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_l   (load             ) [ 0000000000111100000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_l_1 (load             ) [ 0000000000111100000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_l_1 (load             ) [ 0000000000111100000000000000000000000000000000000000000000000]
tmp_1                  (fmul             ) [ 0000000000000011111000000000000000000000000000000000000000000]
tmp_2                  (fmul             ) [ 0000000000000011111111110000000000000000000000000000000000000]
somme_4                (fadd             ) [ 0000000000000000000111110000000000000000000000000000000000000]
sext_ln30              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln30              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_3 (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000000000000]
add_ln30_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln30_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln30_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_2 (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000000000000]
add_ln33_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln33_3             (add              ) [ 0000000000000000000111111111111111000000000000000000000000000]
Layer2_Weights_CPU_l_2 (load             ) [ 0000000000000000000011110000000000000000000000000000000000000]
Layer2_Neurons_CPU_l_2 (load             ) [ 0000000000000000000011110000000000000000000000000000000000000]
somme_5                (fadd             ) [ 0000000000000000000000001111100000000000000000000000000000000]
tmp_3                  (fmul             ) [ 0000000000000000000000001111100000000000000000000000000000000]
add_ln31               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
sext_ln31              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln31_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
sext_ln31_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln31              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_4 (getelementptr    ) [ 0000000000000000000000001000000000000000000000000000000000000]
zext_ln31_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_3 (getelementptr    ) [ 0000000000000000000000001000000000000000000000000000000000000]
Layer2_Weights_CPU_l_3 (load             ) [ 0000000000000000000000000111100000000000000000000000000000000]
Layer2_Neurons_CPU_l_3 (load             ) [ 0000000000000000000000000111100000000000000000000000000000000]
somme_6                (fadd             ) [ 0000000000000000000000000000011111000000000000000000000000000]
tmp_4                  (fmul             ) [ 0000000000000000000000000000011111000000000000000000000000000]
add_ln32               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
sext_ln32              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln32_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
sext_ln32_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln32              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_5 (getelementptr    ) [ 0000000000000000000000000000010000000000000000000000000000000]
zext_ln32_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_4 (getelementptr    ) [ 0000000000000000000000000000010000000000000000000000000000000]
add_ln33               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
sext_ln33              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
add_ln33_1             (add              ) [ 0000000000000000000000000000011111000000000000000000000000000]
Layer2_Weights_CPU_l_4 (load             ) [ 0000000000000000000000000000001111000000000000000000000000000]
Layer2_Neurons_CPU_l_4 (load             ) [ 0000000000000000000000000000001111000000000000000000000000000]
somme_7                (fadd             ) [ 0000000000000000000000000000000000111110000000000000000000000]
tmp_5                  (fmul             ) [ 0000000000000000000000000000000000111110000000000000000000000]
sext_ln33_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln33              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_6 (getelementptr    ) [ 0000000000000000000000000000000000100000000000000000000000000]
sext_ln33_2            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln33_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_5 (getelementptr    ) [ 0000000000000000000000000000000000100000000000000000000000000]
Layer2_Weights_CPU_l_5 (load             ) [ 0000000000000000000000000000000000011110000000000000000000000]
Layer2_Neurons_CPU_l_5 (load             ) [ 0000000000000000000000000000000000011110000000000000000000000]
somme_8                (fadd             ) [ 0000000000000000000000000000000000000001111100000000000000000]
tmp_6                  (fmul             ) [ 0000000000000000000000000000000000000001111100000000000000000]
somme_9                (fadd             ) [ 0011111111111111111111111111111111111111111111111111111111111]
br_ln26                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
tmp                    (fpext            ) [ 0000000000000000000000000000000000000000000001111110000000000]
x_assign               (dmul             ) [ 0000000000000000000000000000000000000000000000000001100000000]
tmp_i                  (call             ) [ 0000000000000000000000000000000000000000000000000000011111100]
tmp_9                  (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000011]
tmp_s                  (fptrunc          ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext_ln35              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Layer3_Neurons_CPU_a   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000]
store_ln35             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000]
br_ln22                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Layer2_Neurons_CPU">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Neurons_CPU"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Layer3_Neurons_CPU">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer2_Weights_CPU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Weights_CPU"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<double>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="Layer2_Weights_CPU_a_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="13" slack="0"/>
<pin id="86" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="13" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
<pin id="126" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="somme/2 Layer2_Weights_CPU_l/8 Layer2_Weights_CPU_l_1/8 Layer2_Weights_CPU_l_2/18 Layer2_Weights_CPU_l_3/23 Layer2_Weights_CPU_l_4/28 Layer2_Weights_CPU_l_5/33 "/>
</bind>
</comp>

<comp id="95" class="1004" name="Layer2_Weights_CPU_a_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_1/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="Layer2_Neurons_CPU_a_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
<pin id="138" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Layer2_Neurons_CPU_l/8 Layer2_Neurons_CPU_l_1/8 Layer2_Neurons_CPU_l_2/18 Layer2_Neurons_CPU_l_3/23 Layer2_Neurons_CPU_l_4/28 Layer2_Neurons_CPU_l_5/33 "/>
</bind>
</comp>

<comp id="116" class="1004" name="Layer2_Weights_CPU_a_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_2/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="Layer2_Neurons_CPU_a_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_1/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Layer2_Weights_CPU_a_3_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_3/18 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Layer2_Neurons_CPU_a_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="9" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_2/18 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Layer2_Weights_CPU_a_4_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_4/23 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Layer2_Neurons_CPU_a_3_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_3/23 "/>
</bind>
</comp>

<comp id="172" class="1004" name="Layer2_Weights_CPU_a_5_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_5/28 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Layer2_Neurons_CPU_a_4_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_4/28 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Layer2_Weights_CPU_a_6_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_6/33 "/>
</bind>
</comp>

<comp id="196" class="1004" name="Layer2_Neurons_CPU_a_5_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_5/33 "/>
</bind>
</comp>

<comp id="204" class="1004" name="Layer3_Neurons_CPU_a_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer3_Neurons_CPU_a/60 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln35_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/60 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="1"/>
<pin id="219" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="phi_mul_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="1"/>
<pin id="230" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="phi_mul_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="13" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="phi_mul1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="1"/>
<pin id="242" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="phi_mul1_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="11" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="j_0_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="1"/>
<pin id="254" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="j_0_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="k_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="k_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="somme_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="somme_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="3"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="somme_0/6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="m_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="1"/>
<pin id="286" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="m_0_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="somme_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_1 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="somme_1_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="somme_1/7 "/>
</bind>
</comp>

<comp id="307" class="1005" name="n_0_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="n_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_generic_tanh_double_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="1"/>
<pin id="321" dir="0" index="2" bw="58" slack="0"/>
<pin id="322" dir="0" index="3" bw="26" slack="0"/>
<pin id="323" dir="0" index="4" bw="42" slack="0"/>
<pin id="324" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/51 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme_4/14 somme_5/19 somme_6/24 somme_7/29 somme_8/34 somme_9/39 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/10 tmp_3/20 tmp_4/25 tmp_5/30 tmp_6/35 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_s/59 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="1"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/45 tmp_9/53 "/>
</bind>
</comp>

<comp id="356" class="1005" name="reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_l Layer2_Weights_CPU_l_2 Layer2_Weights_CPU_l_3 Layer2_Weights_CPU_l_4 Layer2_Weights_CPU_l_5 "/>
</bind>
</comp>

<comp id="361" class="1005" name="reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_l Layer2_Neurons_CPU_l_2 Layer2_Neurons_CPU_l_3 Layer2_Neurons_CPU_l_4 Layer2_Neurons_CPU_l_5 "/>
</bind>
</comp>

<comp id="367" class="1005" name="reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_3 tmp_4 tmp_5 tmp_6 "/>
</bind>
</comp>

<comp id="372" class="1005" name="reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_4 somme_5 somme_6 somme_7 somme_8 "/>
</bind>
</comp>

<comp id="377" class="1005" name="reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign tmp_9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln35_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln35_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln20_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln23_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_ln28_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="1"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln28_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln28_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="0"/>
<pin id="424" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="or_ln30_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="1"/>
<pin id="428" dir="0" index="1" bw="3" slack="0"/>
<pin id="429" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln30_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="13" slack="0"/>
<pin id="434" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln21_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln21_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln28_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_1/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="shl_ln_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln35_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="5" slack="0"/>
<pin id="471" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln35_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln22_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln22_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="k_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="shl_ln1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln28_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln25_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln25_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="m_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="shl_ln28_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_2/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln28_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="2"/>
<pin id="533" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln28_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="mul_ln28_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="5" slack="0"/>
<pin id="542" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln29_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="4" slack="1"/>
<pin id="548" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln29_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln31_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln35_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="4"/>
<pin id="560" dir="0" index="1" bw="3" slack="1"/>
<pin id="561" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln35_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="11" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="2"/>
<pin id="566" dir="1" index="2" bw="11" slack="17"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln26_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln26_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="1" index="1" bw="9" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln26_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="0"/>
<pin id="578" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln26_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln26_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="0" index="1" bw="3" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="n_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln28_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="0" index="1" bw="3" slack="1"/>
<pin id="599" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln28_6_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="0"/>
<pin id="603" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln28_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="1"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln28_5_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="1"/>
<pin id="613" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln28_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="2"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln31_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="0"/>
<pin id="622" dir="0" index="1" bw="4" slack="0"/>
<pin id="623" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln31_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_2/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln31_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln31_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="0" index="1" bw="9" slack="0"/>
<pin id="637" dir="1" index="2" bw="10" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln32_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="0" index="1" bw="10" slack="0"/>
<pin id="642" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln32_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="1"/>
<pin id="647" dir="0" index="1" bw="10" slack="0"/>
<pin id="648" dir="1" index="2" bw="10" slack="21"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="shl_ln28_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="0" index="1" bw="5" slack="1"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_3/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln28_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="shl_ln28_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="0"/>
<pin id="663" dir="0" index="1" bw="5" slack="1"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_4/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln28_8_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sub_ln28_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="6" slack="0"/>
<pin id="675" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln28_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln28_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="0"/>
<pin id="684" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln28_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="9" slack="0"/>
<pin id="688" dir="0" index="1" bw="13" slack="5"/>
<pin id="689" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sext_ln28_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="15" slack="0"/>
<pin id="693" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_2/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln28_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="15" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln28_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="or_ln29_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln29_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="13" slack="5"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln29_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln29_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="1"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln29_3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln29_3_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="2"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln29_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="9" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln30_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="0"/>
<pin id="741" dir="0" index="1" bw="13" slack="5"/>
<pin id="742" dir="1" index="2" bw="15" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/8 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln30_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="15" slack="10"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/18 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln30_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="15" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/18 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln30_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="11"/>
<pin id="754" dir="0" index="1" bw="9" slack="0"/>
<pin id="755" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/18 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln30_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="12"/>
<pin id="759" dir="0" index="1" bw="9" slack="0"/>
<pin id="760" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/18 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln30_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="9" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/18 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln33_2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="3" slack="11"/>
<pin id="769" dir="0" index="1" bw="9" slack="0"/>
<pin id="770" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/18 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln33_3_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="12"/>
<pin id="774" dir="0" index="1" bw="9" slack="0"/>
<pin id="775" dir="1" index="2" bw="9" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_3/18 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln31_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="9" slack="15"/>
<pin id="779" dir="0" index="1" bw="3" slack="0"/>
<pin id="780" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/23 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln31_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="9" slack="0"/>
<pin id="784" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/23 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln31_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="13" slack="20"/>
<pin id="788" dir="0" index="1" bw="9" slack="0"/>
<pin id="789" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/23 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln31_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="15" slack="0"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_1/23 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln31_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="15" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/23 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln31_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="16"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/23 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln32_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="9" slack="20"/>
<pin id="806" dir="0" index="1" bw="4" slack="0"/>
<pin id="807" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/28 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sext_ln32_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="0"/>
<pin id="811" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/28 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln32_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="13" slack="25"/>
<pin id="815" dir="0" index="1" bw="9" slack="0"/>
<pin id="816" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/28 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln32_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="15" slack="0"/>
<pin id="820" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/28 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln32_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="15" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/28 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln32_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="21"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/28 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln33_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="9" slack="20"/>
<pin id="833" dir="0" index="1" bw="4" slack="0"/>
<pin id="834" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/28 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sext_ln33_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="9" slack="0"/>
<pin id="838" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/28 "/>
</bind>
</comp>

<comp id="840" class="1004" name="add_ln33_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="13" slack="25"/>
<pin id="842" dir="0" index="1" bw="9" slack="0"/>
<pin id="843" dir="1" index="2" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/28 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sext_ln33_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="15" slack="5"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/33 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln33_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="15" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/33 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln33_2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="9" slack="15"/>
<pin id="855" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_2/33 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln33_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="9" slack="0"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/33 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln35_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="11" slack="17"/>
<pin id="863" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/60 "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln35_3_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="0"/>
<pin id="867" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_3 "/>
</bind>
</comp>

<comp id="870" class="1005" name="add_ln35_4_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="13" slack="0"/>
<pin id="872" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_4 "/>
</bind>
</comp>

<comp id="878" class="1005" name="i_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="6" slack="0"/>
<pin id="880" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="883" class="1005" name="Layer2_Weights_CPU_a_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="13" slack="1"/>
<pin id="885" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a "/>
</bind>
</comp>

<comp id="888" class="1005" name="zext_ln28_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="5"/>
<pin id="890" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln28_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="zext_ln28_3_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="15" slack="5"/>
<pin id="895" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln28_3 "/>
</bind>
</comp>

<comp id="901" class="1005" name="zext_ln30_2_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="15" slack="5"/>
<pin id="903" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln30_2 "/>
</bind>
</comp>

<comp id="906" class="1005" name="somme_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="3"/>
<pin id="908" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="somme "/>
</bind>
</comp>

<comp id="914" class="1005" name="j_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="3" slack="0"/>
<pin id="916" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="919" class="1005" name="shl_ln28_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="2"/>
<pin id="921" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln28_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="zext_ln35_1_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="11" slack="2"/>
<pin id="926" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="929" class="1005" name="zext_ln22_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="11" slack="1"/>
<pin id="931" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="937" class="1005" name="k_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="3" slack="0"/>
<pin id="939" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="942" class="1005" name="zext_ln28_4_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_4 "/>
</bind>
</comp>

<comp id="948" class="1005" name="zext_ln25_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="1"/>
<pin id="950" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="956" class="1005" name="m_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="3" slack="0"/>
<pin id="958" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="961" class="1005" name="shl_ln28_2_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="5" slack="1"/>
<pin id="963" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln28_2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="mul_ln28_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="1"/>
<pin id="968" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="971" class="1005" name="zext_ln29_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="9" slack="2"/>
<pin id="973" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln29_2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="zext_ln31_2_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="10" slack="1"/>
<pin id="980" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="add_ln35_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="11" slack="17"/>
<pin id="986" dir="1" index="1" bw="11" slack="17"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="zext_ln26_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="9" slack="11"/>
<pin id="991" dir="1" index="1" bw="9" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="zext_ln26_3_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="1"/>
<pin id="997" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_3 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="n_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="3" slack="0"/>
<pin id="1005" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1008" class="1005" name="add_ln28_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="5" slack="1"/>
<pin id="1010" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="add_ln28_4_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_4 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="add_ln31_3_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="10" slack="16"/>
<pin id="1021" dir="1" index="1" bw="10" slack="16"/>
</pin_list>
<bind>
<opset="add_ln31_3 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="add_ln32_3_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="21"/>
<pin id="1026" dir="1" index="1" bw="10" slack="21"/>
</pin_list>
<bind>
<opset="add_ln32_3 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sub_ln28_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="9" slack="15"/>
<pin id="1031" dir="1" index="1" bw="9" slack="15"/>
</pin_list>
<bind>
<opset="sub_ln28 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="Layer2_Weights_CPU_a_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="13" slack="1"/>
<pin id="1038" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="Layer2_Neurons_CPU_a_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="10" slack="1"/>
<pin id="1043" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a "/>
</bind>
</comp>

<comp id="1046" class="1005" name="Layer2_Weights_CPU_a_2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="13" slack="1"/>
<pin id="1048" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="Layer2_Neurons_CPU_a_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="1"/>
<pin id="1053" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="add_ln30_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="15" slack="10"/>
<pin id="1058" dir="1" index="1" bw="15" slack="10"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="Layer2_Weights_CPU_l_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_l_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="Layer2_Neurons_CPU_l_1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_l_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_2_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="6"/>
<pin id="1073" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="Layer2_Weights_CPU_a_3_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="13" slack="1"/>
<pin id="1078" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_3 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="Layer2_Neurons_CPU_a_2_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="10" slack="1"/>
<pin id="1083" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_2 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="add_ln33_3_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="9" slack="15"/>
<pin id="1088" dir="1" index="1" bw="9" slack="15"/>
</pin_list>
<bind>
<opset="add_ln33_3 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="Layer2_Weights_CPU_a_4_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="13" slack="1"/>
<pin id="1093" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_4 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="Layer2_Neurons_CPU_a_3_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="10" slack="1"/>
<pin id="1098" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_3 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="Layer2_Weights_CPU_a_5_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="13" slack="1"/>
<pin id="1103" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_5 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="Layer2_Neurons_CPU_a_4_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="10" slack="1"/>
<pin id="1108" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_4 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add_ln33_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="15" slack="5"/>
<pin id="1113" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="Layer2_Weights_CPU_a_6_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="13" slack="1"/>
<pin id="1118" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_6 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="Layer2_Neurons_CPU_a_5_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="10" slack="1"/>
<pin id="1123" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_5 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="somme_9_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_9 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="tmp_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="64" slack="1"/>
<pin id="1133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_i_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="64" slack="1"/>
<pin id="1138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="283"><net_src comp="277" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="305"><net_src comp="274" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="325"><net_src comp="78" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="6" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="8" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="328"><net_src comp="10" pin="0"/><net_sink comp="318" pin=4"/></net>

<net id="333"><net_src comp="295" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="349"><net_src comp="277" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="76" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="89" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="364"><net_src comp="110" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="366"><net_src comp="110" pin="7"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="334" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="375"><net_src comp="329" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="380"><net_src comp="350" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="387"><net_src comp="244" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="232" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="20" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="221" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="22" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="221" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="28" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="232" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="416"><net_src comp="228" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="32" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="412" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="228" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="34" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="256" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="256" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="256" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="44" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="256" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="46" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="256" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="50" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="436" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="460" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="267" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="267" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="38" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="267" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="42" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="44" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="267" pin="4"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="288" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="288" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="288" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="42" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="48" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="288" pin="4"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="50" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="506" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="52" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="545" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="240" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="311" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="311" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="311" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="311" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="311" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="38" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="311" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="42" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="576" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="580" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="576" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="54" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="568" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="56" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="58" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="36" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="660"><net_src comp="650" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="60" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="46" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="671"><net_src comp="661" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="657" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="668" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="672" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="691" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="703"><net_src comp="700" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="708"><net_src comp="678" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="62" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="724"><net_src comp="64" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="720" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="743"><net_src comp="682" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="756"><net_src comp="66" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="757" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="771"><net_src comp="68" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="70" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="777" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="786" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="791" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="803"><net_src comp="800" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="808"><net_src comp="72" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="804" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="813" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="818" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="830"><net_src comp="827" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="835"><net_src comp="74" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="831" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="868"><net_src comp="383" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="873"><net_src comp="389" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="881"><net_src comp="401" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="886"><net_src comp="82" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="891"><net_src comp="418" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="896"><net_src comp="422" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="904"><net_src comp="432" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="909"><net_src comp="89" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="917"><net_src comp="446" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="922"><net_src comp="452" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="927"><net_src comp="474" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="932"><net_src comp="478" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="940"><net_src comp="488" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="945"><net_src comp="502" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="951"><net_src comp="506" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="959"><net_src comp="516" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="964"><net_src comp="522" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="969"><net_src comp="539" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="974"><net_src comp="550" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="981"><net_src comp="554" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="987"><net_src comp="563" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="992"><net_src comp="572" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="998"><net_src comp="580" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1006"><net_src comp="590" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1011"><net_src comp="605" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1017"><net_src comp="615" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1022"><net_src comp="634" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1027"><net_src comp="645" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1032"><net_src comp="672" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1039"><net_src comp="95" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1044"><net_src comp="103" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="1049"><net_src comp="116" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="1054"><net_src comp="128" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="1059"><net_src comp="739" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1064"><net_src comp="89" pin="7"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1069"><net_src comp="110" pin="7"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1074"><net_src comp="338" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1079"><net_src comp="140" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1084"><net_src comp="148" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="1089"><net_src comp="772" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1094"><net_src comp="156" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1099"><net_src comp="164" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="1104"><net_src comp="172" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1109"><net_src comp="180" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="1114"><net_src comp="840" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1119"><net_src comp="188" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1124"><net_src comp="196" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="1129"><net_src comp="329" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1134"><net_src comp="346" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1139"><net_src comp="318" pin="5"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="350" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Layer3_Neurons_CPU | {60 }
 - Input state : 
	Port: calculateLayer3 : Layer2_Neurons_CPU | {8 9 18 19 23 24 28 29 33 34 }
	Port: calculateLayer3 : Layer2_Weights_CPU | {2 3 8 9 18 19 23 24 28 29 33 34 }
	Port: calculateLayer3 : table_exp_Z1_array_s | {51 52 }
	Port: calculateLayer3 : table_f_Z3_array_V | {51 52 }
	Port: calculateLayer3 : table_f_Z2_array_V | {51 52 }
  - Chain level:
	State 1
	State 2
		add_ln35_3 : 1
		add_ln35_4 : 1
		icmp_ln20 : 1
		i : 1
		br_ln20 : 2
		zext_ln23 : 1
		Layer2_Weights_CPU_a : 2
		somme : 3
	State 3
	State 4
		zext_ln21 : 1
		icmp_ln21 : 1
		j : 1
		br_ln21 : 2
		shl_ln28_1 : 1
		shl_ln : 1
		add_ln35 : 2
		zext_ln35_1 : 3
	State 5
		zext_ln22 : 1
		icmp_ln22 : 1
		k : 1
		br_ln22 : 2
		shl_ln1 : 1
		zext_ln28_4 : 2
	State 6
		zext_ln25 : 1
		icmp_ln25 : 1
		m : 1
		br_ln25 : 2
		shl_ln28_2 : 1
		add_ln28 : 2
		zext_ln28_5 : 3
		mul_ln28 : 4
		add_ln29_1 : 5
		zext_ln29_2 : 6
		zext_ln31_2 : 6
		tmp : 1
		add_ln35_1 : 1
	State 7
		zext_ln26 : 1
		zext_ln26_1 : 1
		zext_ln26_2 : 1
		zext_ln26_3 : 1
		icmp_ln26 : 1
		n : 1
		br_ln26 : 2
		add_ln28_3 : 2
		zext_ln28_6 : 3
		add_ln28_1 : 4
		add_ln28_5 : 2
		add_ln28_4 : 3
		add_ln31_2 : 2
		sext_ln31_2 : 3
		zext_ln31_3 : 4
		add_ln31_3 : 5
		add_ln32_2 : 2
		add_ln32_3 : 3
	State 8
		zext_ln28_7 : 1
		zext_ln28_8 : 1
		sub_ln28 : 2
		sext_ln28 : 3
		sext_ln28_1 : 3
		add_ln28_2 : 4
		sext_ln28_2 : 5
		zext_ln28 : 6
		Layer2_Weights_CPU_a_1 : 7
		Layer2_Weights_CPU_l : 8
		Layer2_Neurons_CPU_a : 1
		Layer2_Neurons_CPU_l : 2
		or_ln29 : 4
		add_ln29 : 4
		zext_ln29 : 5
		Layer2_Weights_CPU_a_2 : 6
		Layer2_Weights_CPU_l_1 : 7
		zext_ln29_3 : 1
		add_ln29_3 : 2
		zext_ln29_1 : 3
		Layer2_Neurons_CPU_a_1 : 4
		Layer2_Neurons_CPU_l_1 : 5
		add_ln30 : 4
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		zext_ln30 : 1
		Layer2_Weights_CPU_a_3 : 2
		Layer2_Weights_CPU_l_2 : 3
		add_ln30_2 : 1
		zext_ln30_1 : 2
		Layer2_Neurons_CPU_a_2 : 3
		Layer2_Neurons_CPU_l_2 : 4
		add_ln33_3 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
		sext_ln31 : 1
		add_ln31_1 : 2
		sext_ln31_1 : 3
		zext_ln31 : 4
		Layer2_Weights_CPU_a_4 : 5
		Layer2_Weights_CPU_l_3 : 6
		Layer2_Neurons_CPU_a_3 : 1
		Layer2_Neurons_CPU_l_3 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
		sext_ln32 : 1
		add_ln32_1 : 2
		sext_ln32_1 : 3
		zext_ln32 : 4
		Layer2_Weights_CPU_a_5 : 5
		Layer2_Weights_CPU_l_4 : 6
		Layer2_Neurons_CPU_a_4 : 1
		Layer2_Neurons_CPU_l_4 : 2
		sext_ln33 : 1
		add_ln33_1 : 2
	State 29
	State 30
	State 31
	State 32
	State 33
		zext_ln33 : 1
		Layer2_Weights_CPU_a_6 : 2
		Layer2_Weights_CPU_l_5 : 3
		zext_ln33_1 : 1
		Layer2_Neurons_CPU_a_5 : 2
		Layer2_Neurons_CPU_l_5 : 3
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
		Layer3_Neurons_CPU_a : 1
		store_ln35 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_tanh_double_s_fu_318 |    19   | 26.9257 |   7904  |   9474  |
|----------|----------------------------------|---------|---------|---------|---------|
|   fmul   |            grp_fu_334            |    3    |    0    |   143   |   321   |
|          |            grp_fu_338            |    3    |    0    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|---------|
|   dmul   |            grp_fu_350            |    11   |    0    |   317   |   578   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_329            |    2    |    0    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         add_ln35_3_fu_383        |    0    |    0    |    0    |    13   |
|          |         add_ln35_4_fu_389        |    0    |    0    |    0    |    17   |
|          |             i_fu_401             |    0    |    0    |    0    |    15   |
|          |             j_fu_446             |    0    |    0    |    0    |    12   |
|          |          add_ln35_fu_468         |    0    |    0    |    0    |    15   |
|          |             k_fu_488             |    0    |    0    |    0    |    12   |
|          |             m_fu_516             |    0    |    0    |    0    |    12   |
|          |          add_ln28_fu_530         |    0    |    0    |    0    |    13   |
|          |         add_ln29_1_fu_545        |    0    |    0    |    0    |    15   |
|          |         add_ln35_2_fu_558        |    0    |    0    |    0    |    11   |
|          |         add_ln35_1_fu_563        |    0    |    0    |    0    |    11   |
|          |             n_fu_590             |    0    |    0    |    0    |    12   |
|          |         add_ln28_3_fu_596        |    0    |    0    |    0    |    12   |
|          |         add_ln28_1_fu_605        |    0    |    0    |    0    |    15   |
|          |         add_ln28_5_fu_610        |    0    |    0    |    0    |    11   |
|          |         add_ln28_4_fu_615        |    0    |    0    |    0    |    11   |
|          |         add_ln31_2_fu_620        |    0    |    0    |    0    |    13   |
|    add   |         add_ln31_3_fu_634        |    0    |    0    |    0    |    15   |
|          |         add_ln32_2_fu_639        |    0    |    0    |    0    |    11   |
|          |         add_ln32_3_fu_645        |    0    |    0    |    0    |    11   |
|          |         add_ln28_2_fu_686        |    0    |    0    |    0    |    17   |
|          |          add_ln29_fu_710         |    0    |    0    |    0    |    39   |
|          |         add_ln29_2_fu_720        |    0    |    0    |    0    |    15   |
|          |         add_ln29_3_fu_729        |    0    |    0    |    0    |    15   |
|          |          add_ln30_fu_739         |    0    |    0    |    0    |    17   |
|          |         add_ln30_1_fu_752        |    0    |    0    |    0    |    11   |
|          |         add_ln30_2_fu_757        |    0    |    0    |    0    |    11   |
|          |         add_ln33_2_fu_767        |    0    |    0    |    0    |    11   |
|          |         add_ln33_3_fu_772        |    0    |    0    |    0    |    11   |
|          |          add_ln31_fu_777         |    0    |    0    |    0    |    15   |
|          |         add_ln31_1_fu_786        |    0    |    0    |    0    |    17   |
|          |          add_ln32_fu_804         |    0    |    0    |    0    |    15   |
|          |         add_ln32_1_fu_813        |    0    |    0    |    0    |    17   |
|          |          add_ln33_fu_831         |    0    |    0    |    0    |    15   |
|          |         add_ln33_1_fu_840        |    0    |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|---------|
|  fptrunc |            grp_fu_342            |    0    |    0    |   128   |   277   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fpext  |            grp_fu_346            |    0    |    0    |   100   |   138   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln20_fu_395         |    0    |    0    |    0    |    11   |
|          |         icmp_ln21_fu_440         |    0    |    0    |    0    |    9    |
|   icmp   |         icmp_ln22_fu_482         |    0    |    0    |    0    |    9    |
|          |         icmp_ln25_fu_510         |    0    |    0    |    0    |    9    |
|          |         icmp_ln26_fu_584         |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|    mul   |          mul_ln28_fu_539         |    0    |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|---------|
|    sub   |          sub_ln28_fu_672         |    0    |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln23_fu_407         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_2_fu_418        |    0    |    0    |    0    |    0    |
|          |        zext_ln28_3_fu_422        |    0    |    0    |    0    |    0    |
|          |        zext_ln30_2_fu_432        |    0    |    0    |    0    |    0    |
|          |         zext_ln21_fu_436         |    0    |    0    |    0    |    0    |
|          |        zext_ln35_1_fu_474        |    0    |    0    |    0    |    0    |
|          |         zext_ln22_fu_478         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_4_fu_502        |    0    |    0    |    0    |    0    |
|          |         zext_ln25_fu_506         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_5_fu_535        |    0    |    0    |    0    |    0    |
|          |        zext_ln29_2_fu_550        |    0    |    0    |    0    |    0    |
|          |        zext_ln31_2_fu_554        |    0    |    0    |    0    |    0    |
|          |         zext_ln26_fu_568         |    0    |    0    |    0    |    0    |
|          |        zext_ln26_1_fu_572        |    0    |    0    |    0    |    0    |
|          |        zext_ln26_2_fu_576        |    0    |    0    |    0    |    0    |
|          |        zext_ln26_3_fu_580        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln28_6_fu_601        |    0    |    0    |    0    |    0    |
|          |        zext_ln31_3_fu_630        |    0    |    0    |    0    |    0    |
|          |        zext_ln28_7_fu_657        |    0    |    0    |    0    |    0    |
|          |        zext_ln28_8_fu_668        |    0    |    0    |    0    |    0    |
|          |         zext_ln28_fu_695         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_1_fu_700        |    0    |    0    |    0    |    0    |
|          |         zext_ln29_fu_715         |    0    |    0    |    0    |    0    |
|          |        zext_ln29_3_fu_725        |    0    |    0    |    0    |    0    |
|          |        zext_ln29_1_fu_734        |    0    |    0    |    0    |    0    |
|          |         zext_ln30_fu_747         |    0    |    0    |    0    |    0    |
|          |        zext_ln30_1_fu_762        |    0    |    0    |    0    |    0    |
|          |         zext_ln31_fu_795         |    0    |    0    |    0    |    0    |
|          |        zext_ln31_1_fu_800        |    0    |    0    |    0    |    0    |
|          |         zext_ln32_fu_822         |    0    |    0    |    0    |    0    |
|          |        zext_ln32_1_fu_827        |    0    |    0    |    0    |    0    |
|          |         zext_ln33_fu_848         |    0    |    0    |    0    |    0    |
|          |        zext_ln33_1_fu_856        |    0    |    0    |    0    |    0    |
|          |         zext_ln35_fu_861         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          or_ln28_fu_412          |    0    |    0    |    0    |    0    |
|    or    |          or_ln30_fu_426          |    0    |    0    |    0    |    0    |
|          |          or_ln29_fu_704          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         shl_ln28_1_fu_452        |    0    |    0    |    0    |    0    |
|          |           shl_ln_fu_460          |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln1_fu_494          |    0    |    0    |    0    |    0    |
|          |         shl_ln28_2_fu_522        |    0    |    0    |    0    |    0    |
|          |         shl_ln28_3_fu_650        |    0    |    0    |    0    |    0    |
|          |         shl_ln28_4_fu_661        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        sext_ln31_2_fu_626        |    0    |    0    |    0    |    0    |
|          |         sext_ln28_fu_678         |    0    |    0    |    0    |    0    |
|          |        sext_ln28_1_fu_682        |    0    |    0    |    0    |    0    |
|          |        sext_ln28_2_fu_691        |    0    |    0    |    0    |    0    |
|          |         sext_ln30_fu_744         |    0    |    0    |    0    |    0    |
|   sext   |         sext_ln31_fu_782         |    0    |    0    |    0    |    0    |
|          |        sext_ln31_1_fu_791        |    0    |    0    |    0    |    0    |
|          |         sext_ln32_fu_809         |    0    |    0    |    0    |    0    |
|          |        sext_ln32_1_fu_818        |    0    |    0    |    0    |    0    |
|          |         sext_ln33_fu_836         |    0    |    0    |    0    |    0    |
|          |        sext_ln33_1_fu_845        |    0    |    0    |    0    |    0    |
|          |        sext_ln33_2_fu_853        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    38   | 26.9257 |   8940  |  12078  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|Layer2_Neurons_CPU_a_1_reg_1051|   10   |
|Layer2_Neurons_CPU_a_2_reg_1081|   10   |
|Layer2_Neurons_CPU_a_3_reg_1096|   10   |
|Layer2_Neurons_CPU_a_4_reg_1106|   10   |
|Layer2_Neurons_CPU_a_5_reg_1121|   10   |
| Layer2_Neurons_CPU_a_reg_1041 |   10   |
|Layer2_Neurons_CPU_l_1_reg_1066|   32   |
|Layer2_Weights_CPU_a_1_reg_1036|   13   |
|Layer2_Weights_CPU_a_2_reg_1046|   13   |
|Layer2_Weights_CPU_a_3_reg_1076|   13   |
|Layer2_Weights_CPU_a_4_reg_1091|   13   |
|Layer2_Weights_CPU_a_5_reg_1101|   13   |
|Layer2_Weights_CPU_a_6_reg_1116|   13   |
|  Layer2_Weights_CPU_a_reg_883 |   13   |
|Layer2_Weights_CPU_l_1_reg_1061|   32   |
|      add_ln28_1_reg_1008      |    5   |
|      add_ln28_4_reg_1014      |    8   |
|       add_ln30_reg_1056       |   15   |
|      add_ln31_3_reg_1019      |   10   |
|      add_ln32_3_reg_1024      |   10   |
|      add_ln33_1_reg_1111      |   15   |
|      add_ln33_3_reg_1086      |    9   |
|       add_ln35_1_reg_984      |   11   |
|       add_ln35_3_reg_865      |   11   |
|       add_ln35_4_reg_870      |   13   |
|          i_0_reg_217          |    6   |
|           i_reg_878           |    6   |
|          j_0_reg_252          |    3   |
|           j_reg_914           |    3   |
|          k_0_reg_263          |    3   |
|           k_reg_937           |    3   |
|          m_0_reg_284          |    3   |
|           m_reg_956           |    3   |
|        mul_ln28_reg_966       |    8   |
|          n_0_reg_307          |    3   |
|           n_reg_1003          |    3   |
|        phi_mul1_reg_240       |   11   |
|        phi_mul_reg_228        |   13   |
|            reg_356            |   32   |
|            reg_361            |   32   |
|            reg_367            |   32   |
|            reg_372            |   32   |
|            reg_377            |   64   |
|       shl_ln28_1_reg_919      |    4   |
|       shl_ln28_2_reg_961      |    5   |
|        somme_0_reg_274        |   32   |
|        somme_1_reg_295        |   32   |
|        somme_9_reg_1126       |   32   |
|         somme_reg_906         |   32   |
|       sub_ln28_reg_1029       |    9   |
|         tmp_2_reg_1071        |   32   |
|         tmp_i_reg_1136        |   64   |
|          tmp_reg_1131         |   64   |
|       zext_ln22_reg_929       |   11   |
|       zext_ln25_reg_948       |    4   |
|      zext_ln26_1_reg_989      |    9   |
|      zext_ln26_3_reg_995      |    8   |
|      zext_ln28_2_reg_888      |   32   |
|      zext_ln28_3_reg_893      |   15   |
|      zext_ln28_4_reg_942      |    8   |
|      zext_ln29_2_reg_971      |    9   |
|      zext_ln30_2_reg_901      |   15   |
|      zext_ln31_2_reg_978      |   10   |
|      zext_ln35_1_reg_924      |   11   |
+-------------------------------+--------+
|             Total             |  1020  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |  12  |  13  |   156  ||    53   |
|  grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_110 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_110 |  p2  |   6  |   0  |    0   ||    33   |
|  phi_mul_reg_228  |  p0  |   2  |  13  |   26   ||    9    |
|  phi_mul1_reg_240 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_329    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_329    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_350    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_350    |  p1  |   2  |  64  |   128  |
|      reg_361      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   712  || 20.1562 ||   182   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   38   |   26   |  8940  |  12078 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   182  |
|  Register |    -   |    -   |  1020  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   38   |   47   |  9960  |  12260 |
+-----------+--------+--------+--------+--------+
