# UVM SPI Sequences Documentation

## ğŸ“Œ VisÃ£o Geral
Este documento explica as sequÃªncias UVM implementadas para testar o controlador SPI, incluindo diferentes modos de operaÃ§Ã£o e cenÃ¡rios de teste.

## ğŸ§© Tipos de SequÃªncias
| SequÃªncia                 | DescriÃ§Ã£o                                  |
|---------------------------|-------------------------------------------|
| `spi_base_sequence`       | Classe base para todas as sequÃªncias      |
| `spi_basic_sequence`      | Teste bÃ¡sico com transaÃ§Ãµes aleatÃ³rias    |
| `spi_master_sequence`     | Teste focado no modo Master               |
| `spi_slave_sequence`      | Teste focado no modo Slave                |
| `spi_full_test_sequence`  | SequÃªncia completa com mÃºltiplos cenÃ¡rios |

## âš™ï¸ ConfiguraÃ§Ã£o de SequÃªncias
### ParÃ¢metros Comuns
```systemverilog
rand bit mode;          // 0: Slave, 1: Master
rand int clock_div;     // Divisor de clock (1-31)
rand bit lsb_first;     // Ordem dos bits
rand int num_transactions; // NÃºmero de transaÃ§Ãµes
```
## Exemplo de Uso
```systemverilog
class my_test extends uvm_test;
    task run_phase(uvm_phase phase);
        spi_master_sequence master_seq;
        spi_slave_sequence slave_seq;
        
        master_seq = spi_master_sequence::type_id::create("master_seq");
        slave_seq = spi_slave_sequence::type_id::create("slave_seq");
        
        // Executa sequÃªncia Master
        master_seq.start(env.agent.sequencer);
        
        // Executa sequÃªncia Slave
        slave_seq.start(env.agent.sequencer);
    endtask
endclass
```
## ğŸ“‹ Diagrama de Hierarquia
```mermaid
classDiagram
    class spi_base_sequence {
        +rand bit mode
        +rand int clock_div
        +rand bit lsb_first
        +rand int num_transactions
        +task body()
    }
    
    class spi_basic_sequence {
        +task body()
    }
    
    class spi_master_sequence {
        +task body()
    }
    
    class spi_slave_sequence {
        +task body()
    }
    
    class spi_full_test_sequence {
        +task body()
    }
    
    spi_base_sequence <|-- spi_basic_sequence
    spi_base_sequence <|-- spi_master_sequence
    spi_base_sequence <|-- spi_slave_sequence
    spi_base_sequence <|-- spi_full_test_sequence
```
## ğŸš¦ Exemplo de SaÃ­da
```log
UVM_INFO @ 0ns: SEQ [SEQ] Iniciando sequÃªncia Master
UVM_INFO @ 120ns: DRIVER [SPI_DRV] TransaÃ§Ã£o iniciada: data=0xA5, mode=MASTER
UVM_INFO @ 240ns: MONITOR [SPI_MON] TransaÃ§Ã£o completada: TX=0xA5 RX=0x5A
```
## ğŸ’¡ Melhores PrÃ¡ticas
### 1. ReutilizaÃ§Ã£o de SequÃªncias:
```systemverilog
virtual task body();
    spi_basic_sequence basic_seq;
    basic_seq = spi_basic_sequence::type_id::create("basic_seq");
    basic_seq.num_transactions = 20;
    basic_seq.start(sequencer);
endtask
```
### 2. RandomizaÃ§Ã£o Controlada:
```systemverilog
`uvm_do_with(req, {
    data inside {[8'h00:8'h0F]};  // Testa primeiros 16 valores
    clock_div == 2;               // Clock fixo
})
```
### 3. SequÃªncias HierÃ¡rquicas:
```systemverilog
virtual task body();
    // Executa mÃºltiplas sequÃªncias
    `uvm_do(spi_master_sequence::get_type())
    `uvm_do(spi_slave_sequence::get_type())
endtask
```
## ğŸ›  Extensibilidade
### Crie novas sequÃªncias herdando da classe base:
```systemverilog
class spi_error_sequence extends spi_base_sequence;
    `uvm_object_utils(spi_error_sequence)
    
    virtual task body();
        // Gera transaÃ§Ãµes com erros propositais
        `uvm_do_with(req, {data == 8'hFF; clock_div == 0;})
    endtask
endclass
```
