/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [23:0] _02_;
  wire [5:0] _03_;
  reg [14:0] _04_;
  wire celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [21:0] celloutsig_0_22z;
  wire [26:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire [9:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [39:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_2z ? celloutsig_0_1z[2] : celloutsig_0_2z);
  assign celloutsig_0_14z = !(celloutsig_0_1z[9] ? celloutsig_0_13z : celloutsig_0_1z[11]);
  assign celloutsig_0_26z = !(celloutsig_0_24z[19] ? celloutsig_0_10z[13] : celloutsig_0_16z[1]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[1] | _00_);
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_3z);
  assign celloutsig_0_11z = ~celloutsig_0_9z[4];
  assign celloutsig_1_15z = ~((celloutsig_1_0z[2] | celloutsig_1_4z) & (celloutsig_1_10z[11] | celloutsig_1_12z[1]));
  assign celloutsig_1_18z = ~((_01_ | celloutsig_1_12z[2]) & (celloutsig_1_16z[1] | celloutsig_1_15z));
  assign celloutsig_0_16z = { in_data[43:34], celloutsig_0_7z } + { celloutsig_0_8z[11:2], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_16z[8:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z } + celloutsig_0_10z[16:2];
  reg [23:0] _15_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 24'h000000;
    else _15_ <= { in_data[191:182], celloutsig_1_1z };
  assign { _02_[23:2], _00_, _02_[0] } = _15_;
  reg [5:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 6'h00;
    else _16_ <= celloutsig_1_1z[13:8];
  assign { _03_[5:4], _01_, _03_[2:0] } = _16_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 15'h0000;
    else _04_ <= { celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_47z = { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_46z, celloutsig_0_15z } & celloutsig_0_8z[11:4];
  assign celloutsig_0_8z = { celloutsig_0_1z[12:2], celloutsig_0_5z[2:1], celloutsig_0_5z[1] } & celloutsig_0_1z;
  assign celloutsig_0_22z = { celloutsig_0_19z[14:2], celloutsig_0_17z, celloutsig_0_3z } & { celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[177:164] / { 1'h1, in_data[126:114] };
  assign celloutsig_1_16z = { celloutsig_1_12z[1:0], celloutsig_1_6z, celloutsig_1_7z } / { 1'h1, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_17z = { celloutsig_0_9z[1], celloutsig_0_12z, celloutsig_0_5z[2:1], celloutsig_0_5z[1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z } / { 1'h1, celloutsig_0_16z[8:3], celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[89:79] == in_data[47:37];
  assign celloutsig_1_2z = { in_data[141:139], celloutsig_1_0z } == in_data[157:152];
  assign celloutsig_1_6z = { celloutsig_1_5z[19:14], celloutsig_1_4z } > { celloutsig_1_5z[16:14], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_15z = { celloutsig_0_8z[8:2], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_7z } && celloutsig_0_10z[10:1];
  assign celloutsig_0_2z = in_data[12:5] || in_data[13:6];
  assign celloutsig_1_12z = _02_[21:17] % { 1'h1, celloutsig_1_7z[2], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_5z[13] ? { in_data[164:150], celloutsig_1_6z } : { celloutsig_1_1z[12:3], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[54:41] : in_data[53:40];
  assign celloutsig_0_18z = celloutsig_0_9z != { celloutsig_0_17z[4:2], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[38:33], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } !== { in_data[89:74], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_13z = in_data[61:57] !== { celloutsig_0_1z[13:10], celloutsig_0_12z };
  assign celloutsig_0_31z = { celloutsig_0_11z, celloutsig_0_5z[2:1], celloutsig_0_5z[1] } !== { celloutsig_0_29z[6], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_33z = ~ _04_[9:5];
  assign celloutsig_0_9z = ~ celloutsig_0_8z[9:5];
  assign celloutsig_0_29z = { celloutsig_0_17z[7:3], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_5z[2:1], celloutsig_0_5z[1], celloutsig_0_18z } | { in_data[53:44], celloutsig_0_3z };
  assign celloutsig_0_46z = celloutsig_0_39z[3] & celloutsig_0_17z[6];
  assign celloutsig_0_7z = in_data[62] & celloutsig_0_2z;
  assign celloutsig_1_11z = ~^ in_data[145:126];
  assign celloutsig_1_19z = ~^ { celloutsig_1_16z[7:1], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_0_12z = ~^ celloutsig_0_1z[3:0];
  assign celloutsig_0_34z = ^ celloutsig_0_22z[16:7];
  assign celloutsig_0_21z = ^ celloutsig_0_10z[3:0];
  assign celloutsig_1_0z = in_data[105:103] - in_data[171:169];
  assign celloutsig_1_5z = { _02_[20:11], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } - { _02_[23:2], _00_, _02_[0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = celloutsig_1_1z[6:2] - { celloutsig_1_5z[17], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[80:75], celloutsig_0_1z, celloutsig_0_4z } - { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_24z = { celloutsig_0_22z[21:3], celloutsig_0_17z } - { in_data[35:22], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_5z[2:1], celloutsig_0_5z[1], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_39z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_31z } ^ celloutsig_0_8z[12:2];
  assign celloutsig_0_48z = { celloutsig_0_24z[11], celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_34z, celloutsig_0_33z } ^ _04_[10:1];
  assign celloutsig_0_28z = celloutsig_0_19z[7:4] ^ in_data[18:15];
  assign celloutsig_1_14z = ~((celloutsig_1_4z & celloutsig_1_5z[37]) | celloutsig_1_1z[1]);
  assign celloutsig_0_5z[2:1] = ~ { celloutsig_0_3z, celloutsig_0_0z };
  assign _02_[1] = _00_;
  assign _03_[3] = _01_;
  assign celloutsig_0_5z[0] = celloutsig_0_5z[1];
  assign { out_data[128], out_data[96], out_data[39:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
