<stg><name>filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten45"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp2538_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2538

]]></Node>
<StgValue><ssdm name="cmp2538_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:6 %mul_ln58_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln58

]]></Node>
<StgValue><ssdm name="mul_ln58_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %mul_ln58_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln58_1

]]></Node>
<StgValue><ssdm name="mul_ln58_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels

]]></Node>
<StgValue><ssdm name="channels_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:9 %mul_ln58_cast = zext i62 %mul_ln58_read

]]></Node>
<StgValue><ssdm name="mul_ln58_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i64 0, i64 %indvar_flatten45

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %store_ln75 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i64 0, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:13 %store_ln76 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %store_ln77 = store i2 0, i2 %k

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.inc34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc34:1 %indvar_flatten_load = load i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc34:2 %indvar_flatten45_load = load i64 %indvar_flatten45

]]></Node>
<StgValue><ssdm name="indvar_flatten45_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc34:5 %icmp_ln75 = icmp_eq  i64 %indvar_flatten45_load, i64 %mul_ln58_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc34:6 %add_ln75_1 = add i64 %indvar_flatten45_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc34:7 %br_ln75 = br i1 %icmp_ln75, void %for.inc40.loopexit, void %process_rows.exitStub

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc40.loopexit:1 %i_load = load i2 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc40.loopexit:2 %add_ln75 = add i2 %i_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40.loopexit:4 %icmp_ln76 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln58_cast

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc40.loopexit:8 %select_ln75_3 = select i1 %icmp_ln76, i2 %add_ln75, i2 %i_load

]]></Node>
<StgValue><ssdm name="select_ln75_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc40.loopexit:23 %switch_ln79 = switch i2 %select_ln75_3, void %arrayidx3327.case.2, i2 0, void %arrayidx3327.case.0, i2 1, void %arrayidx3327.case.1

]]></Node>
<StgValue><ssdm name="switch_ln79"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.exit153:0 %br_ln79 = br void %arrayidx3327.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.exit148:0 %br_ln79 = br void %arrayidx3327.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="!0"/>
<literal name="select_ln75_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.exit158:0 %br_ln79 = br void %arrayidx3327.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx3327.exit:1 %add_ln76_1 = add i64 %indvar_flatten_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx3327.exit:2 %select_ln76_2 = select i1 %icmp_ln76, i64 1, i64 %add_ln76_1

]]></Node>
<StgValue><ssdm name="select_ln76_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3327.exit:3 %store_ln75 = store i64 %add_ln75_1, i64 %indvar_flatten45

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3327.exit:4 %store_ln75 = store i2 %select_ln75_3, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3327.exit:5 %store_ln76 = store i64 %select_ln76_2, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc34:0 %k_2 = load i2 %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
for.inc34:3 %zext_ln77 = zext i2 %k_2

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc34:4 %icmp_ln77 = icmp_slt  i32 %zext_ln77, i32 %channels_read

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc40.loopexit:0 %j_load = load i31 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc40.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc40.loopexit:5 %select_ln75 = select i1 %icmp_ln76, i31 0, i31 %j_load

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc40.loopexit:6 %select_ln75_1 = select i1 %icmp_ln76, i2 0, i2 %k_2

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc40.loopexit:7 %select_ln75_2 = select i1 %icmp_ln76, i1 %cmp2538_read, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc40.loopexit:9 %add_ln76 = add i31 %select_ln75, i31 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc40.loopexit:10 %select_ln76 = select i1 %select_ln75_2, i2 %select_ln75_1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc40.loopexit:11 %select_ln76_1 = select i1 %select_ln75_2, i31 %select_ln75, i31 %add_ln76

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="31">
<![CDATA[
for.inc40.loopexit:12 %zext_ln76 = zext i31 %select_ln76_1

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.loopexit:13 %line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_buffer_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.loopexit:14 %line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.loopexit:15 %line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.loopexit:16 %line_buffer_3_addr = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_buffer_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.loopexit:17 %line_buffer_4_addr = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_buffer_4_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.loopexit:18 %line_buffer_5_addr = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_buffer_5_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.loopexit:19 %line_buffer_6_addr = getelementptr i8 %line_buffer_6, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_buffer_6_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.loopexit:20 %line_buffer_7_addr = getelementptr i8 %line_buffer_7, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_buffer_7_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40.loopexit:21 %line_buffer_8_addr = getelementptr i8 %line_buffer_8, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_buffer_8_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc40.loopexit:22 %specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx3327.case.1:0 %switch_ln79 = switch i2 %select_ln76, void %arrayidx3327.case.2156, i2 0, void %arrayidx3327.case.0154, i2 1, void %arrayidx3327.case.1155

]]></Node>
<StgValue><ssdm name="switch_ln79"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="1"/>
<literal name="select_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3327.case.1155:0 %store_ln79 = store i8 0, i11 %line_buffer_4_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="1"/>
<literal name="select_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.case.1155:1 %br_ln79 = br void %arrayidx3327.exit153

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="1"/>
<literal name="select_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3327.case.0154:0 %store_ln79 = store i8 0, i11 %line_buffer_3_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="1"/>
<literal name="select_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.case.0154:1 %br_ln79 = br void %arrayidx3327.exit153

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="1"/>
<literal name="select_ln76" val="!0"/>
<literal name="select_ln76" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3327.case.2156:0 %store_ln79 = store i8 0, i11 %line_buffer_5_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="1"/>
<literal name="select_ln76" val="!0"/>
<literal name="select_ln76" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.case.2156:1 %br_ln79 = br void %arrayidx3327.exit153

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx3327.case.0:0 %switch_ln79 = switch i2 %select_ln76, void %arrayidx3327.case.2151, i2 0, void %arrayidx3327.case.0149, i2 1, void %arrayidx3327.case.1150

]]></Node>
<StgValue><ssdm name="switch_ln79"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="0"/>
<literal name="select_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3327.case.1150:0 %store_ln79 = store i8 0, i11 %line_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="0"/>
<literal name="select_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.case.1150:1 %br_ln79 = br void %arrayidx3327.exit148

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="0"/>
<literal name="select_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3327.case.0149:0 %store_ln79 = store i8 0, i11 %line_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="0"/>
<literal name="select_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.case.0149:1 %br_ln79 = br void %arrayidx3327.exit148

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="0"/>
<literal name="select_ln76" val="!0"/>
<literal name="select_ln76" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3327.case.2151:0 %store_ln79 = store i8 0, i11 %line_buffer_2_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="0"/>
<literal name="select_ln76" val="!0"/>
<literal name="select_ln76" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.case.2151:1 %br_ln79 = br void %arrayidx3327.exit148

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="!0"/>
<literal name="select_ln75_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx3327.case.2:0 %switch_ln79 = switch i2 %select_ln76, void %arrayidx3327.case.2161, i2 0, void %arrayidx3327.case.0159, i2 1, void %arrayidx3327.case.1160

]]></Node>
<StgValue><ssdm name="switch_ln79"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="!0"/>
<literal name="select_ln75_3" val="!1"/>
<literal name="select_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3327.case.1160:0 %store_ln79 = store i8 0, i11 %line_buffer_7_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="!0"/>
<literal name="select_ln75_3" val="!1"/>
<literal name="select_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.case.1160:1 %br_ln79 = br void %arrayidx3327.exit158

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="!0"/>
<literal name="select_ln75_3" val="!1"/>
<literal name="select_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3327.case.0159:0 %store_ln79 = store i8 0, i11 %line_buffer_6_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="!0"/>
<literal name="select_ln75_3" val="!1"/>
<literal name="select_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.case.0159:1 %br_ln79 = br void %arrayidx3327.exit158

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="!0"/>
<literal name="select_ln75_3" val="!1"/>
<literal name="select_ln76" val="!0"/>
<literal name="select_ln76" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3327.case.2161:0 %store_ln79 = store i8 0, i11 %line_buffer_8_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln75_3" val="!0"/>
<literal name="select_ln75_3" val="!1"/>
<literal name="select_ln76" val="!0"/>
<literal name="select_ln76" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.case.2161:1 %br_ln79 = br void %arrayidx3327.exit158

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx3327.exit:0 %add_ln77 = add i2 %select_ln76, i2 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3327.exit:6 %store_ln76 = store i31 %select_ln76_1, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3327.exit:7 %store_ln77 = store i2 %add_ln77, i2 %k

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3327.exit:8 %br_ln77 = br void %for.inc34

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
process_rows.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
