#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x196b7d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1938320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1940060 .functor NOT 1, L_0x1996f30, C4<0>, C4<0>, C4<0>;
L_0x1996d10 .functor XOR 2, L_0x1996bb0, L_0x1996c70, C4<00>, C4<00>;
L_0x1996e20 .functor XOR 2, L_0x1996d10, L_0x1996d80, C4<00>, C4<00>;
v0x1993550_0 .net *"_ivl_10", 1 0, L_0x1996d80;  1 drivers
v0x1993650_0 .net *"_ivl_12", 1 0, L_0x1996e20;  1 drivers
v0x1993730_0 .net *"_ivl_2", 1 0, L_0x1996af0;  1 drivers
v0x19937f0_0 .net *"_ivl_4", 1 0, L_0x1996bb0;  1 drivers
v0x19938d0_0 .net *"_ivl_6", 1 0, L_0x1996c70;  1 drivers
v0x1993a00_0 .net *"_ivl_8", 1 0, L_0x1996d10;  1 drivers
v0x1993ae0_0 .net "a", 0 0, v0x1991410_0;  1 drivers
v0x1993b80_0 .net "b", 0 0, v0x19914b0_0;  1 drivers
v0x1993c20_0 .net "c", 0 0, v0x1991550_0;  1 drivers
v0x1993cc0_0 .var "clk", 0 0;
v0x1993d60_0 .net "d", 0 0, v0x1991690_0;  1 drivers
v0x1993e00_0 .net "out_pos_dut", 0 0, L_0x1996960;  1 drivers
v0x1993ea0_0 .net "out_pos_ref", 0 0, L_0x19954e0;  1 drivers
v0x1993f40_0 .net "out_sop_dut", 0 0, L_0x1995d50;  1 drivers
v0x1993fe0_0 .net "out_sop_ref", 0 0, L_0x196cce0;  1 drivers
v0x1994080_0 .var/2u "stats1", 223 0;
v0x1994120_0 .var/2u "strobe", 0 0;
v0x19942d0_0 .net "tb_match", 0 0, L_0x1996f30;  1 drivers
v0x19943a0_0 .net "tb_mismatch", 0 0, L_0x1940060;  1 drivers
v0x1994440_0 .net "wavedrom_enable", 0 0, v0x1991960_0;  1 drivers
v0x1994510_0 .net "wavedrom_title", 511 0, v0x1991a00_0;  1 drivers
L_0x1996af0 .concat [ 1 1 0 0], L_0x19954e0, L_0x196cce0;
L_0x1996bb0 .concat [ 1 1 0 0], L_0x19954e0, L_0x196cce0;
L_0x1996c70 .concat [ 1 1 0 0], L_0x1996960, L_0x1995d50;
L_0x1996d80 .concat [ 1 1 0 0], L_0x19954e0, L_0x196cce0;
L_0x1996f30 .cmp/eeq 2, L_0x1996af0, L_0x1996e20;
S_0x193cd90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1938320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1940440 .functor AND 1, v0x1991550_0, v0x1991690_0, C4<1>, C4<1>;
L_0x1940820 .functor NOT 1, v0x1991410_0, C4<0>, C4<0>, C4<0>;
L_0x1940c00 .functor NOT 1, v0x19914b0_0, C4<0>, C4<0>, C4<0>;
L_0x1940e80 .functor AND 1, L_0x1940820, L_0x1940c00, C4<1>, C4<1>;
L_0x1958830 .functor AND 1, L_0x1940e80, v0x1991550_0, C4<1>, C4<1>;
L_0x196cce0 .functor OR 1, L_0x1940440, L_0x1958830, C4<0>, C4<0>;
L_0x1994960 .functor NOT 1, v0x19914b0_0, C4<0>, C4<0>, C4<0>;
L_0x19949d0 .functor OR 1, L_0x1994960, v0x1991690_0, C4<0>, C4<0>;
L_0x1994ae0 .functor AND 1, v0x1991550_0, L_0x19949d0, C4<1>, C4<1>;
L_0x1994ba0 .functor NOT 1, v0x1991410_0, C4<0>, C4<0>, C4<0>;
L_0x1994c70 .functor OR 1, L_0x1994ba0, v0x19914b0_0, C4<0>, C4<0>;
L_0x1994ce0 .functor AND 1, L_0x1994ae0, L_0x1994c70, C4<1>, C4<1>;
L_0x1994e60 .functor NOT 1, v0x19914b0_0, C4<0>, C4<0>, C4<0>;
L_0x1994ed0 .functor OR 1, L_0x1994e60, v0x1991690_0, C4<0>, C4<0>;
L_0x1994df0 .functor AND 1, v0x1991550_0, L_0x1994ed0, C4<1>, C4<1>;
L_0x1995060 .functor NOT 1, v0x1991410_0, C4<0>, C4<0>, C4<0>;
L_0x1995160 .functor OR 1, L_0x1995060, v0x1991690_0, C4<0>, C4<0>;
L_0x1995220 .functor AND 1, L_0x1994df0, L_0x1995160, C4<1>, C4<1>;
L_0x19953d0 .functor XNOR 1, L_0x1994ce0, L_0x1995220, C4<0>, C4<0>;
v0x193f990_0 .net *"_ivl_0", 0 0, L_0x1940440;  1 drivers
v0x193fd90_0 .net *"_ivl_12", 0 0, L_0x1994960;  1 drivers
v0x1940170_0 .net *"_ivl_14", 0 0, L_0x19949d0;  1 drivers
v0x1940550_0 .net *"_ivl_16", 0 0, L_0x1994ae0;  1 drivers
v0x1940930_0 .net *"_ivl_18", 0 0, L_0x1994ba0;  1 drivers
v0x1940d10_0 .net *"_ivl_2", 0 0, L_0x1940820;  1 drivers
v0x1940f90_0 .net *"_ivl_20", 0 0, L_0x1994c70;  1 drivers
v0x198f980_0 .net *"_ivl_24", 0 0, L_0x1994e60;  1 drivers
v0x198fa60_0 .net *"_ivl_26", 0 0, L_0x1994ed0;  1 drivers
v0x198fb40_0 .net *"_ivl_28", 0 0, L_0x1994df0;  1 drivers
v0x198fc20_0 .net *"_ivl_30", 0 0, L_0x1995060;  1 drivers
v0x198fd00_0 .net *"_ivl_32", 0 0, L_0x1995160;  1 drivers
v0x198fde0_0 .net *"_ivl_36", 0 0, L_0x19953d0;  1 drivers
L_0x7f8fa6255018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x198fea0_0 .net *"_ivl_38", 0 0, L_0x7f8fa6255018;  1 drivers
v0x198ff80_0 .net *"_ivl_4", 0 0, L_0x1940c00;  1 drivers
v0x1990060_0 .net *"_ivl_6", 0 0, L_0x1940e80;  1 drivers
v0x1990140_0 .net *"_ivl_8", 0 0, L_0x1958830;  1 drivers
v0x1990220_0 .net "a", 0 0, v0x1991410_0;  alias, 1 drivers
v0x19902e0_0 .net "b", 0 0, v0x19914b0_0;  alias, 1 drivers
v0x19903a0_0 .net "c", 0 0, v0x1991550_0;  alias, 1 drivers
v0x1990460_0 .net "d", 0 0, v0x1991690_0;  alias, 1 drivers
v0x1990520_0 .net "out_pos", 0 0, L_0x19954e0;  alias, 1 drivers
v0x19905e0_0 .net "out_sop", 0 0, L_0x196cce0;  alias, 1 drivers
v0x19906a0_0 .net "pos0", 0 0, L_0x1994ce0;  1 drivers
v0x1990760_0 .net "pos1", 0 0, L_0x1995220;  1 drivers
L_0x19954e0 .functor MUXZ 1, L_0x7f8fa6255018, L_0x1994ce0, L_0x19953d0, C4<>;
S_0x19908e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1938320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1991410_0 .var "a", 0 0;
v0x19914b0_0 .var "b", 0 0;
v0x1991550_0 .var "c", 0 0;
v0x19915f0_0 .net "clk", 0 0, v0x1993cc0_0;  1 drivers
v0x1991690_0 .var "d", 0 0;
v0x1991780_0 .var/2u "fail", 0 0;
v0x1991820_0 .var/2u "fail1", 0 0;
v0x19918c0_0 .net "tb_match", 0 0, L_0x1996f30;  alias, 1 drivers
v0x1991960_0 .var "wavedrom_enable", 0 0;
v0x1991a00_0 .var "wavedrom_title", 511 0;
E_0x194c0f0/0 .event negedge, v0x19915f0_0;
E_0x194c0f0/1 .event posedge, v0x19915f0_0;
E_0x194c0f0 .event/or E_0x194c0f0/0, E_0x194c0f0/1;
S_0x1990c10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19908e0;
 .timescale -12 -12;
v0x1990e50_0 .var/2s "i", 31 0;
E_0x194bf90 .event posedge, v0x19915f0_0;
S_0x1990f50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19908e0;
 .timescale -12 -12;
v0x1991150_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1991230 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19908e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1991be0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1938320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1995690 .functor AND 1, v0x1991550_0, v0x1991690_0, C4<1>, C4<1>;
L_0x1995940 .functor NOT 1, v0x1991410_0, C4<0>, C4<0>, C4<0>;
L_0x19959d0 .functor NOT 1, v0x19914b0_0, C4<0>, C4<0>, C4<0>;
L_0x1995b50 .functor AND 1, L_0x1995940, L_0x19959d0, C4<1>, C4<1>;
L_0x1995c90 .functor AND 1, L_0x1995b50, v0x1991550_0, C4<1>, C4<1>;
L_0x1995d50 .functor OR 1, L_0x1995690, L_0x1995c90, C4<0>, C4<0>;
L_0x1995ef0 .functor NOT 1, v0x19914b0_0, C4<0>, C4<0>, C4<0>;
L_0x1995f60 .functor OR 1, L_0x1995ef0, v0x1991690_0, C4<0>, C4<0>;
L_0x1996070 .functor NOT 1, v0x1991410_0, C4<0>, C4<0>, C4<0>;
L_0x19961f0 .functor OR 1, L_0x1996070, v0x19914b0_0, C4<0>, C4<0>;
L_0x1996310 .functor AND 1, v0x1991550_0, L_0x1995f60, C4<1>, C4<1>;
L_0x1996380 .functor AND 1, L_0x1996310, L_0x19961f0, C4<1>, C4<1>;
L_0x1996500 .functor NOT 1, v0x1991410_0, C4<0>, C4<0>, C4<0>;
L_0x1996570 .functor OR 1, L_0x1996500, v0x1991690_0, C4<0>, C4<0>;
L_0x1996490 .functor AND 1, v0x1991550_0, L_0x1995f60, C4<1>, C4<1>;
L_0x19966b0 .functor AND 1, L_0x1996490, L_0x1996570, C4<1>, C4<1>;
L_0x1996850 .functor XNOR 1, L_0x19966b0, L_0x1996380, C4<0>, C4<0>;
v0x1991da0_0 .net *"_ivl_12", 0 0, L_0x1995ef0;  1 drivers
v0x1991e80_0 .net *"_ivl_16", 0 0, L_0x1996070;  1 drivers
v0x1991f60_0 .net *"_ivl_2", 0 0, L_0x1995940;  1 drivers
v0x1992050_0 .net *"_ivl_20", 0 0, L_0x1996310;  1 drivers
v0x1992130_0 .net *"_ivl_24", 0 0, L_0x1996500;  1 drivers
v0x1992260_0 .net *"_ivl_28", 0 0, L_0x1996490;  1 drivers
v0x1992340_0 .net *"_ivl_32", 0 0, L_0x1996850;  1 drivers
L_0x7f8fa6255060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1992400_0 .net *"_ivl_34", 0 0, L_0x7f8fa6255060;  1 drivers
v0x19924e0_0 .net *"_ivl_4", 0 0, L_0x19959d0;  1 drivers
v0x1992650_0 .net *"_ivl_6", 0 0, L_0x1995b50;  1 drivers
v0x1992730_0 .net "a", 0 0, v0x1991410_0;  alias, 1 drivers
v0x19927d0_0 .net "b", 0 0, v0x19914b0_0;  alias, 1 drivers
v0x19928c0_0 .net "c", 0 0, v0x1991550_0;  alias, 1 drivers
v0x19929b0_0 .net "d", 0 0, v0x1991690_0;  alias, 1 drivers
v0x1992aa0_0 .net "out_pos", 0 0, L_0x1996960;  alias, 1 drivers
v0x1992b60_0 .net "out_sop", 0 0, L_0x1995d50;  alias, 1 drivers
v0x1992c20_0 .net "pos0", 0 0, L_0x19966b0;  1 drivers
v0x1992df0_0 .net "pos1", 0 0, L_0x1996380;  1 drivers
v0x1992eb0_0 .net "pos_term1_part1", 0 0, L_0x1995f60;  1 drivers
v0x1992f70_0 .net "pos_term1_part2", 0 0, L_0x19961f0;  1 drivers
v0x1993030_0 .net "pos_term2_part2", 0 0, L_0x1996570;  1 drivers
v0x19930f0_0 .net "sop_term1", 0 0, L_0x1995690;  1 drivers
v0x19931b0_0 .net "sop_term2", 0 0, L_0x1995c90;  1 drivers
L_0x1996960 .functor MUXZ 1, L_0x7f8fa6255060, L_0x19966b0, L_0x1996850, C4<>;
S_0x1993330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1938320;
 .timescale -12 -12;
E_0x19349f0 .event anyedge, v0x1994120_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1994120_0;
    %nor/r;
    %assign/vec4 v0x1994120_0, 0;
    %wait E_0x19349f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19908e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1991780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1991820_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19908e0;
T_4 ;
    %wait E_0x194c0f0;
    %load/vec4 v0x19918c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1991780_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19908e0;
T_5 ;
    %wait E_0x194bf90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %wait E_0x194bf90;
    %load/vec4 v0x1991780_0;
    %store/vec4 v0x1991820_0, 0, 1;
    %fork t_1, S_0x1990c10;
    %jmp t_0;
    .scope S_0x1990c10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1990e50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1990e50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x194bf90;
    %load/vec4 v0x1990e50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1990e50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1990e50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19908e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x194c0f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1991690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1991550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19914b0_0, 0;
    %assign/vec4 v0x1991410_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1991780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1991820_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1938320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1993cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1994120_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1938320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1993cc0_0;
    %inv;
    %store/vec4 v0x1993cc0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1938320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19915f0_0, v0x19943a0_0, v0x1993ae0_0, v0x1993b80_0, v0x1993c20_0, v0x1993d60_0, v0x1993fe0_0, v0x1993f40_0, v0x1993ea0_0, v0x1993e00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1938320;
T_9 ;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1994080_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1938320;
T_10 ;
    %wait E_0x194c0f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1994080_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1994080_0, 4, 32;
    %load/vec4 v0x19942d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1994080_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1994080_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1994080_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1993fe0_0;
    %load/vec4 v0x1993fe0_0;
    %load/vec4 v0x1993f40_0;
    %xor;
    %load/vec4 v0x1993fe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1994080_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1994080_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1993ea0_0;
    %load/vec4 v0x1993ea0_0;
    %load/vec4 v0x1993e00_0;
    %xor;
    %load/vec4 v0x1993ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1994080_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1994080_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1994080_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/ece241_2013_q2/iter0/response18/top_module.sv";
