
---------- Begin Simulation Statistics ----------
final_tick                                11121182750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96203                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797756                       # Number of bytes of host memory used
host_op_rate                                   152353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.41                       # Real time elapsed on the host
host_tick_rate                              178183137                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6004451                       # Number of instructions simulated
sim_ops                                       9509018                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011121                       # Number of seconds simulated
sim_ticks                                 11121182750                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               502216                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               483                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            502001                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             500296                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          502216                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1920                       # Number of indirect misses.
system.cpu.branchPred.lookups                  502648                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     229                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          420                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5006453                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9004122                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               509                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     500950                       # Number of branches committed
system.cpu.commit.bw_lim_events               1003403                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10751                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6004451                       # Number of instructions committed
system.cpu.commit.committedOps                9509018                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     44443020                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.213960                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.211029                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     42517268     95.67%     95.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       462096      1.04%     96.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       426665      0.96%     97.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          744      0.00%     97.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          365      0.00%     97.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32266      0.07%     97.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          145      0.00%     97.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           68      0.00%     97.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1003403      2.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     44443020                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        314                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   88                       # Number of function calls committed.
system.cpu.commit.int_insts                   9508863                       # Number of committed integer instructions.
system.cpu.commit.loads                        500769                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9007035     94.72%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              34      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             48      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          500741      5.27%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            865      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           28      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9509018                       # Class of committed instruction
system.cpu.commit.refs                         501786                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6004451                       # Number of Instructions Simulated
system.cpu.committedOps                       9509018                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.408626                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.408626                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              42929269                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9523896                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   322822                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    427664                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    516                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                764534                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      501472                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        438710                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1574                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.fetch.Branches                      502648                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1001871                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      43424173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   303                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        6012740                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           164                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.011299                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1019907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             500525                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.135164                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           44444805                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.214328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.119536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 42560739     95.76%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   165988      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   158540      0.36%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   154921      0.35%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   166149      0.37%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   522580      1.18%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   206321      0.46%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    14009      0.03%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   495558      1.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             44444805                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       551                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      192                       # number of floating regfile writes
system.cpu.idleCycles                           39927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  646                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   501377                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.288654                       # Inst execution rate
system.cpu.iew.exec_refs                      3828413                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1573                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2109                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                502042                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                15                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2030                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9519769                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3826840                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               853                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12840675                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2120                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    516                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2137                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        491894                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               62                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1273                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1013                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          629                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             17                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12296114                       # num instructions consuming a value
system.cpu.iew.wb_count                       9514885                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.632503                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7777325                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.213891                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9515071                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20670526                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9011690                       # number of integer regfile writes
system.cpu.ipc                               0.134978                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.134978                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               285      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9012368     70.18%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   73      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   55      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  67      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3826912     29.80%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1508      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            157      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12841528                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     451                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 892                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          400                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                744                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      491046                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038239                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1004      0.20%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 490007     99.79%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    24      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13331838                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           70618075                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9514485                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9529781                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9519698                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12841528                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  71                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                60                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             63                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        15162                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      44444805                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.288932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.890719                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            38210776     85.97%     85.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3513821      7.91%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              752027      1.69%     95.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              531740      1.20%     96.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1121007      2.52%     99.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              149279      0.34%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              165394      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 442      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 319      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        44444805                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.288673                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1001901                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            59                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                42                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               37                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               502042                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2030                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4832241                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         44484732                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                41540640                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              18010031                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     40                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   613045                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               1246163                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20554679                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9522489                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18024423                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    648806                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9419                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    516                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1639202                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    14392                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               816                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14032290                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2596                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   5504104                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     52959386                       # The number of ROB reads
system.cpu.rob.rob_writes                    19041352                       # The number of ROB writes
system.cpu.timesIdled                             213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       463828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        931952                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       491161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       983568                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            209                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             468028                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          114                       # Transaction distribution
system.membus.trans_dist::CleanEvict           463714                       # Transaction distribution
system.membus.trans_dist::ReadExReq                94                       # Transaction distribution
system.membus.trans_dist::ReadExResp               94                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        468030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1400074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1400074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1400074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29967104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29967104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29967104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            468124                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  468124    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              468124                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1138539250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2615934750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            492310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          954853                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               94                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              94                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           337                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       491976                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1475182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1475972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31499648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31528640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          464037                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           956444                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 956234     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    210      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             956444                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          246007500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         369051000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            252000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                24260                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24282                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data               24260                       # number of overall hits
system.l2.overall_hits::total                   24282                       # number of overall hits
system.l2.demand_misses::.cpu.inst                315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             467810                       # number of demand (read+write) misses
system.l2.demand_misses::total                 468125                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               315                       # number of overall misses
system.l2.overall_misses::.cpu.data            467810                       # number of overall misses
system.l2.overall_misses::total                468125                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21686500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  43677589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43699275500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21686500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  43677589000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43699275500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           492070                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               492407                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          492070                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              492407                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.934718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.950698                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.950687                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.950698                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.950687                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 68846.031746                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93366.086659                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93349.587183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 68846.031746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93366.086659                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93349.587183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 114                       # number of writebacks
system.l2.writebacks::total                       114                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        467810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            468125                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       467810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           468125                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  41338549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41358665500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20116500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  41338549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41358665500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.950698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.950687                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.950698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.950687                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63861.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88366.108035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88349.619226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63861.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88366.108035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88349.619226                       # average overall mshr miss latency
system.l2.replacements                         464037                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          114                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              114                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          117                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              117                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          117                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          117                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  94                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6633250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6633250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70566.489362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70566.489362                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6163250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6163250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65566.489362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65566.489362                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21686500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21686500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 68846.031746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 68846.031746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20116500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20116500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.934718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63861.904762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63861.904762                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       467716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          467716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  43670955750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  43670955750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       491976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        491976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.950689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93370.668846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93370.668846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       467716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       467716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  41332385750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41332385750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88370.690227                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88370.690227                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4073.613646                       # Cycle average of tags in use
system.l2.tags.total_refs                      983564                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    468133                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.101035                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.547288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4071.065630                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994535                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          513                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8336669                       # Number of tag accesses
system.l2.tags.data_accesses                  8336669                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29939712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29959808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          467808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              468122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1807002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2692133802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2693940804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1807002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1807002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         656045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               656045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         656045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1807002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2692133802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2694596849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    467807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162650250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              889123                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 90                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      468124                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        114                       # Number of write requests accepted
system.mem_ctrls.readBursts                    468124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15574692500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2340605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24351961250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33270.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52020.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    24985                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      81                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                468124                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  157345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  187226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   73910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       443136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     67.615396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.415713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    17.839635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       420750     94.95%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21981      4.96%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          318      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       443136                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1287.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    954.152035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1205.841407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29959744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29959936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2693.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2693.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11121169500                       # Total gap between requests
system.mem_ctrls.avgGap                      23751.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29939648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1807002.047511538258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2692128047.261879444122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 552459.224716903409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       467810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          114                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8809750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  24343151500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2419690500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28056.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52036.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21225355.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     5.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1581410040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            840509010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1670959920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             297540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     877705920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5047691430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         19847040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        10038420900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        902.639686                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     10374250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    371280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10739528500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1582688100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            841192110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1671416880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     877705920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5047192110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         20267520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        10040666220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        902.841581                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     11030500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    371280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10738872250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1001415                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1001415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1001415                       # number of overall hits
system.cpu.icache.overall_hits::total         1001415                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          456                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            456                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          456                       # number of overall misses
system.cpu.icache.overall_misses::total           456                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28367250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28367250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28367250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28367250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1001871                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1001871                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1001871                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1001871                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000455                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000455                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000455                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000455                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62208.881579                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62208.881579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62208.881579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62208.881579                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          745                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          149                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22055250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22055250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22055250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22055250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65445.845697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65445.845697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65445.845697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65445.845697                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1001415                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1001415                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          456                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           456                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28367250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28367250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1001871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1001871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62208.881579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62208.881579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22055250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22055250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65445.845697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65445.845697                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.853686                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1001751                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2981.401786                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   208.853686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2004078                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2004078                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10169                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10169                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10169                       # number of overall hits
system.cpu.dcache.overall_hits::total           10169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       492216                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         492216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       492216                       # number of overall misses
system.cpu.dcache.overall_misses::total        492216                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44428164250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44428164250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44428164250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44428164250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       502385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       502385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       502385                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.979759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.979759                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.979759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.979759                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90261.519841                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90261.519841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 90261.519841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90261.519841                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     43426121                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            491898                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.282776                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          152                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.dcache.writebacks::total               114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       492070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492070                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492070                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44175194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44175194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  44175194000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44175194000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.979468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.979468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.979468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.979468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89774.206922                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89774.206922                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89774.206922                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89774.206922                       # average overall mshr miss latency
system.cpu.dcache.replacements                 491044                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       492121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        492121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  44421353000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44421353000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       501367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       501367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.981558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.981558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90265.103501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90265.103501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       491976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       491976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  44168490250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44168490250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.981269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.981269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89777.733568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89777.733568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6811250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6811250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71697.368421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71697.368421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6703750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6703750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.092338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.092338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71316.489362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71316.489362                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11121182750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.124511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              502237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492068                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.020666                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.124511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997192                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997192                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1496838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1496838                       # Number of data accesses

---------- End Simulation Statistics   ----------
