Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 13 12:15:53 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file lidar_arm_control_wrapper_timing_summary_routed.rpt -pb lidar_arm_control_wrapper_timing_summary_routed.pb -rpx lidar_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lidar_arm_control_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.495        0.000                      0                 3473        0.018        0.000                      0                 3473        4.020        0.000                       0                  2484  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_fpga_0   {0.000 5.000}      10.000          100.000         
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.718        0.000                      0                 1957        0.042        0.000                      0                 1957        4.020        0.000                       0                   984  
sys_clk_pin         3.020        0.000                      0                 1516        0.018        0.000                      0                 1516        4.020        0.000                       0                  1500  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0          2.495        0.000                      0                    1        1.012        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 2.611ns (42.224%)  route 3.573ns (57.776%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.552 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.666    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.000 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.801     8.802    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y92         LUT3 (Prop_lut3_I0_O)        0.329     9.131 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.131    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y92         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.520    12.699    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y92         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y92         FDRE (Setup_fdre_C_D)        0.075    12.849    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 2.495ns (41.524%)  route 3.514ns (58.476%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.552 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.666    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.888 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.742     8.631    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X26Y93         LUT3 (Prop_lut3_I0_O)        0.325     8.956 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.956    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.521    12.700    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.118    12.893    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 2.567ns (43.511%)  route 3.333ns (56.489%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.552 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.666    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.979 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.561     8.541    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X27Y92         LUT3 (Prop_lut3_I0_O)        0.306     8.847 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.847    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X27Y92         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.520    12.699    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y92         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y92         FDRE (Setup_fdre_C_D)        0.031    12.805    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.489ns (42.698%)  route 3.340ns (57.302%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.552 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.666    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.905 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.569     8.474    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X26Y93         LUT3 (Prop_lut3_I0_O)        0.302     8.776 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.776    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.521    12.700    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.077    12.852    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 2.482ns (42.396%)  route 3.372ns (57.604%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.552 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.865 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.601     8.466    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X26Y93         LUT3 (Prop_lut3_I0_O)        0.335     8.801 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.801    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.521    12.700    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.118    12.893    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 2.190ns (37.666%)  route 3.624ns (62.334%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.853     8.435    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X26Y93         LUT3 (Prop_lut3_I0_O)        0.326     8.761 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.761    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.521    12.700    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.118    12.893    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.355ns (41.148%)  route 3.368ns (58.852%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.552 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.774 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.597     8.371    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X27Y92         LUT3 (Prop_lut3_I0_O)        0.299     8.670 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.670    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X27Y92         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.520    12.699    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y92         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y92         FDRE (Setup_fdre_C_D)        0.031    12.805    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 2.467ns (43.522%)  route 3.201ns (56.478%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.552 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.886 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.430     8.316    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X27Y92         LUT3 (Prop_lut3_I0_O)        0.299     8.615 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.615    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X27Y92         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.520    12.699    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y92         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y92         FDRE (Setup_fdre_C_D)        0.075    12.849    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.230ns (39.618%)  route 3.399ns (60.382%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.642 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.627     8.270    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X26Y93         LUT3 (Prop_lut3_I0_O)        0.306     8.576 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.576    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.521    12.700    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.081    12.856    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.375ns (42.448%)  route 3.220ns (57.552%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.653     2.947    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.456     3.403 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          0.809     4.212    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.872     5.234    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.350     5.584 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.090     6.674    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.002 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.002    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.552 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.552    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.791 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.449     8.240    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X26Y93         LUT3 (Prop_lut3_I0_O)        0.302     8.542 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.542    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.521    12.700    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.079    12.854    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  4.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.556     0.892    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.117     1.149    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y89         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.823     1.189    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.570     0.906    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y87         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.110     1.157    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y87         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.839     1.205    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.286     0.919    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.574     0.910    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y89         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.110     1.161    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y89         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.842     1.208    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.552     0.888    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.131     1.160    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X36Y84         SRL16E                                       r  lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.818     1.184    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X36Y84         SRL16E                                       r  lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X36Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.085    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.558     0.894    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.142     1.177    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y94         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.825     1.191    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.656     0.992    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.316    lidar_arm_control_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.885     1.251    lidar_arm_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    lidar_arm_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.574     0.910    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.054     1.105    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.150 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.000     1.150    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[31]
    SLICE_X26Y99         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.844     1.210    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.044    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.610%)  route 0.197ns (51.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.659     0.995    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/Q
                         net (fo=1, routed)           0.197     1.333    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[38]
    SLICE_X29Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.378 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[38]_i_1/O
                         net (fo=1, routed)           0.000     1.378    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[38]
    SLICE_X29Y98         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.845     1.211    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.556     0.892    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.117     1.149    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y89         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.823     1.189    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.034    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.031%)  route 0.172ns (54.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.556     0.892    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.172     1.205    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y88         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.823     1.189    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X41Y91    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y90    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y91    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y91    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y94    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y94    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y94    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y98    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y98    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y79    lidar_arm_control_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y100   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y101   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y100   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y100   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y100   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y100   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y84    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y84    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y84    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y84    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y84    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y84    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 3.182ns (45.191%)  route 3.859ns (54.809%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.588     9.911    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.124    10.035 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[3]_i_3/O
                         net (fo=1, routed)           0.000    10.035    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[3]_i_3_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.567    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.681    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.795    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.023 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.024    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.138    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.252    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.565 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.861    12.426    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in5[31]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.336    12.762 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[31]_i_1/O
                         net (fo=1, routed)           0.000    12.762    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[31]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X41Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[31]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.075    15.781    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         15.781    
                         arrival time                         -12.762    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 3.080ns (43.712%)  route 3.966ns (56.288%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.588     9.911    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.124    10.035 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[3]_i_3/O
                         net (fo=1, routed)           0.000    10.035    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[3]_i_3_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.567    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.681    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.795    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.023 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.024    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.138 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.138    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.252    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.474 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.968    12.442    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in5[28]
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.325    12.767 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[28]_i_1/O
                         net (fo=1, routed)           0.000    12.767    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[28]_i_1_n_0
    SLICE_X38Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X38Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[28]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)        0.118    15.824    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         15.824    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 3.120ns (44.906%)  route 3.828ns (55.094%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.611     9.934    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124    10.058 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.058    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.608    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.722    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.836    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.950    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.064    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.178    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.292 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.292    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.531 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__6/O[2]
                         net (fo=1, routed)           0.807    12.339    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in6[30]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.330    12.669 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[30]_i_1/O
                         net (fo=1, routed)           0.000    12.669    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[30]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X41Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[30]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.075    15.781    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         15.781    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 3.074ns (44.404%)  route 3.849ns (55.596%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.611     9.934    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124    10.058 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.058    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.608    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.722    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.836    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.950    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.064    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.178    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.512 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__5/O[1]
                         net (fo=1, routed)           0.828    12.340    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in6[25]
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.643 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[25]_i_1/O
                         net (fo=1, routed)           0.000    12.643    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[25]_i_1_n_0
    SLICE_X42Y101        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X42Y101        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[25]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X42Y101        FDRE (Setup_fdre_C_D)        0.077    15.783    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         15.783    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 2.760ns (40.337%)  route 4.082ns (59.663%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.588     9.911    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.124    10.035 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[3]_i_3/O
                         net (fo=1, routed)           0.000    10.035    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[3]_i_3_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.567    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.681    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.795    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.148 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/O[2]
                         net (fo=1, routed)           1.085    12.233    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in5[18]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.330    12.563 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[18]_i_1/O
                         net (fo=1, routed)           0.000    12.563    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[18]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X41Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[18]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.075    15.781    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         15.781    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 2.855ns (41.483%)  route 4.027ns (58.517%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.588     9.911    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.124    10.035 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[3]_i_3/O
                         net (fo=1, routed)           0.000    10.035    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[3]_i_3_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.567    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.681    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.795    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.023 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.024    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.246 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/O[0]
                         net (fo=1, routed)           1.029    12.275    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in5[20]
    SLICE_X38Y101        LUT3 (Prop_lut3_I2_O)        0.328    12.603 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[20]_i_1/O
                         net (fo=1, routed)           0.000    12.603    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[20]_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X38Y101        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[20]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.118    15.824    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         15.824    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 3.188ns (47.031%)  route 3.590ns (52.969%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.611     9.934    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124    10.058 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.058    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.608    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.722    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.836    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.950    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.064    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.178    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.292 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.292    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__6/O[1]
                         net (fo=1, routed)           0.570    12.196    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in6[29]
    SLICE_X41Y102        LUT3 (Prop_lut3_I0_O)        0.303    12.499 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[29]_i_1/O
                         net (fo=1, routed)           0.000    12.499    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[29]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X41Y102        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[29]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.031    15.737    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         15.737    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.960ns (43.473%)  route 3.849ns (56.526%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.611     9.934    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124    10.058 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.058    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.608    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.722    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.836    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.950    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.064    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.398 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4/O[1]
                         net (fo=1, routed)           0.828    12.226    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in6[21]
    SLICE_X42Y100        LUT3 (Prop_lut3_I0_O)        0.303    12.529 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[21]_i_1/O
                         net (fo=1, routed)           0.000    12.529    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[21]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X42Y100        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[21]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X42Y100        FDRE (Setup_fdre_C_D)        0.077    15.783    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         15.783    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.942ns (43.542%)  route 3.815ns (56.458%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.611     9.934    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124    10.058 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.058    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.608    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.722    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.836    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.950    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.064    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.377 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4/O[3]
                         net (fo=1, routed)           0.794    12.171    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in6[23]
    SLICE_X38Y101        LUT3 (Prop_lut3_I0_O)        0.306    12.477 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[23]_i_1/O
                         net (fo=1, routed)           0.000    12.477    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[23]_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X38Y101        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[23]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.079    15.785    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         15.785    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 3.084ns (45.616%)  route 3.677ns (54.384%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.419 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.611     9.934    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/reg_data_out[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124    10.058 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.058    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.608    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.722    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.836    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.950    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.064    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.178    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__4_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.491 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_nxt0_carry__5/O[3]
                         net (fo=1, routed)           0.656    12.147    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/in6[27]
    SLICE_X38Y101        LUT3 (Prop_lut3_I0_O)        0.334    12.481 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[27]_i_1/O
                         net (fo=1, routed)           0.000    12.481    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff[27]_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000    10.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.764 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.654    15.419    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/PWM_CLK
    SLICE_X38Y101        FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[27]/C
                         clock pessimism              0.323    15.742    
                         clock uncertainty           -0.035    15.706    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.118    15.824    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/test_proc_i/pwm_hightime_base_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         15.824    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  3.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.350ns (69.870%)  route 0.151ns (30.130%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.557     1.643    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X47Y99         FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.150     1.934    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[2]
    SLICE_X46Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.979 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.979    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.090 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.091    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.144 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.144    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X46Y100        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.911     2.253    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y100        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.261     1.992    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     2.126    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.363ns (70.632%)  route 0.151ns (29.368%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.557     1.643    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X47Y99         FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.150     1.934    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[2]
    SLICE_X46Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.979 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.979    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.090 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.091    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.157 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.157    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[6]
    SLICE_X46Y100        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.911     2.253    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y100        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.261     1.992    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     2.126    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.215%)  route 0.219ns (60.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.556     1.642    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X48Y99         FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.219     2.002    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[5]
    SLICE_X50Y97         FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.821     2.163    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y97         FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.261     1.902    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.059     1.961    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.962%)  route 0.161ns (39.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.551     1.637    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y86         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.161     1.939    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][4]
    SLICE_X51Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.984 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.984    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.049 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.049    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X51Y85         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.815     2.157    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X51Y85         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.261     1.896    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.105     2.001    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.962%)  route 0.161ns (39.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.551     1.637    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y85         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.161     1.939    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][0]
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.984 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.984    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.049 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.049    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[1]
    SLICE_X51Y84         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.814     2.156    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X51Y84         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.261     1.895    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.105     2.000    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.962%)  route 0.161ns (39.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.552     1.638    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y87         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.161     1.940    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][8]
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.045     1.985 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.985    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[9]
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.050 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.050    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[9]
    SLICE_X51Y86         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.815     2.157    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X51Y86         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.261     1.896    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.105     2.001    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.930%)  route 0.189ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.549     1.635    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y87         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.148     1.783 r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.189     1.972    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[6]
    SLICE_X49Y86         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.819     2.161    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X49Y86         FDRE                                         r  lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.261     1.900    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.018     1.918    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.386ns (71.890%)  route 0.151ns (28.110%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.557     1.643    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X47Y99         FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.150     1.934    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[2]
    SLICE_X46Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.979 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.979    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.090 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.091    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.180 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.180    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X46Y100        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.911     2.253    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y100        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.261     1.992    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     2.126    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.388ns (71.994%)  route 0.151ns (28.006%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.557     1.643    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X47Y99         FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.150     1.934    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[2]
    SLICE_X46Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.979 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.979    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.090 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.091    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.182 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.182    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[7]
    SLICE_X46Y100        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.911     2.253    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y100        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.261     1.992    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     2.126    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.390ns (72.098%)  route 0.151ns (27.902%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.557     1.643    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X47Y99         FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.150     1.934    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[2]
    SLICE_X46Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.979 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.979    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.090 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.091    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.131 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.131    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.184 r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.184    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X46Y101        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.911     2.253    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y101        FDRE                                         r  lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.261     1.992    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     2.126    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PWM_CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  PWM_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y99    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y99    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y99    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y97    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y96    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y98    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y97    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y98    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y98    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y108   lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y108   lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y108   lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y108   lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y107   lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y107   lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    lidar_arm_control_i/div_gen_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y99    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y99    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y99    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X49Y97    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y96    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y98    lidar_arm_control_i/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.317ns (30.181%)  route 3.047ns (69.819%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.647     5.721    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X43Y87         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     6.140 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     6.808    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/distance_ff[3]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.324     7.132 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.954     8.086    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_21_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.412 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.787     9.199    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/object_det_ff24_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.323 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.638     9.960    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/reg_data_out[0]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    10.084    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i_n_1
    SLICE_X38Y92         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.478    12.657    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y92         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.077    12.580    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  2.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/angle_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.271ns (32.541%)  route 0.562ns (67.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  PWM_CLK (IN)
                         net (fo=0)                   0.000     0.000    PWM_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PWM_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    PWM_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  PWM_CLK_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.556     1.642    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/PWM_CLK
    SLICE_X45Y95         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/angle_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.128     1.770 f  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/angle_ff_reg[7]/Q
                         net (fo=2, routed)           0.309     2.079    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/angle_ff[7]
    SLICE_X44Y94         LUT6 (Prop_lut6_I1_O)        0.098     2.177 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_2/O
                         net (fo=5, routed)           0.253     2.430    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/reg_data_out[0]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.045     2.475 r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.475    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/lidar_packet_parser_i_n_1
    SLICE_X38Y92         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.823     1.189    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y92         FDRE                                         r  lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.120     1.463    lidar_arm_control_i/robot_arm_control_0/inst/robot_arm_control_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.012    





