INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab03/Lab03pre/Lab03pre.srcs/sources_1/new/lab03pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab03pre
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab03/Lab03pre/Lab03pre.srcs/sources_1/new/lab03pre.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab03/Lab03pre/Lab03pre.srcs/sim_1/new/lab03pre_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab03pre_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab03/Lab03pre/Lab03pre.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
