#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 29 11:22:23 2023
# Process ID: 33660
# Current directory: C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1
# Command line: vivado.exe -log cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl
# Log file: C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/cpu.vds
# Journal file: C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22576 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module programrom [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/programrom.v:5]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 356.535 ; gain = 114.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/cpu.v:4]
INFO: [Synth 8-638] synthesizing module 'divclk' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/divclk.v:4]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (1#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'divclk' (2#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/divclk.v:4]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/debounce.v:3]
WARNING: [Synth 8-5788] Register delay1_reg in module debounce is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/debounce.v:18]
WARNING: [Synth 8-5788] Register delay2_reg in module debounce is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/debounce.v:19]
WARNING: [Synth 8-5788] Register delay3_reg in module debounce is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/debounce.v:20]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/Ifetch.v:23]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (4#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/Ifetch.v:23]
INFO: [Synth 8-638] synthesizing module 'programrom' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/programrom.v:5]
INFO: [Synth 8-638] synthesizing module 'prgrom' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (5#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programrom' (6#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/programrom.v:5]
INFO: [Synth 8-638] synthesizing module 'control32' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/control32.v:3]
INFO: [Synth 8-256] done synthesizing module 'control32' (7#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/control32.v:3]
INFO: [Synth 8-638] synthesizing module 'decode32' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/decode32.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode32' (8#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/decode32.v:23]
INFO: [Synth 8-638] synthesizing module 'executs32' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/executs32.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/executs32.v:47]
INFO: [Synth 8-256] done synthesizing module 'executs32' (9#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/executs32.v:3]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/MemOrIO.v:3]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (10#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/MemOrIO.v:3]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/dmemory32.v:3]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (11#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (12#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/dmemory32.v:3]
INFO: [Synth 8-638] synthesizing module 'LED' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/LED.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED' (13#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/LED.v:23]
WARNING: [Synth 8-3848] Net tx in module/entity cpu does not have driver. [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/cpu.v:25]
WARNING: [Synth 8-3848] Net mem_data in module/entity cpu does not have driver. [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/cpu.v:153]
INFO: [Synth 8-256] done synthesizing module 'cpu' (14#1) [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/cpu.v:4]
WARNING: [Synth 8-3917] design cpu has port seg_en[7] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[6] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[5] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[4] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[0] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[7] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[6] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[5] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[4] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[0] driven by constant 1
WARNING: [Synth 8-3331] design LED has unconnected port showoneled
WARNING: [Synth 8-3331] design LED has unconnected port write_data[31]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[30]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[29]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[28]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[27]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[26]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[25]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[24]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[23]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[22]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[21]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[20]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[19]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[18]
WARNING: [Synth 8-3331] design LED has unconnected port write_data[17]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port MemRead
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Ifetc32 has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design cpu has unconnected port tx
WARNING: [Synth 8-3331] design cpu has unconnected port start_pg
WARNING: [Synth 8-3331] design cpu has unconnected port rx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 391.309 ; gain = 148.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 391.309 ; gain = 148.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/dcp5/cpuclk_in_context.xdc] for cell 'dclk/lk1'
Finished Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/dcp5/cpuclk_in_context.xdc] for cell 'dclk/lk1'
Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/dcp6/prgrom_in_context.xdc] for cell 'rom_inst/instmem'
Finished Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/dcp6/prgrom_in_context.xdc] for cell 'rom_inst/instmem'
Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/dcp7/RAM_in_context.xdc] for cell 'mem/ram'
Finished Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/.Xil/Vivado-33660-LAPTOP-9LCQ1TF1/dcp7/RAM_in_context.xdc] for cell 'mem/ram'
Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/constrs_1/new/cpu_xdc.xdc]
Finished Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/constrs_1/new/cpu_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/constrs_1/new/cpu_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 757.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 757.629 ; gain = 515.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 757.629 ; gain = 515.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dclk/lk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom_inst/instmem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 757.629 ; gain = 515.199
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/divclk.v:19]
INFO: [Synth 8-5546] ROM "R_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/executs32.v:47]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LEDELCtrl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LEDELCtrl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "LEDCtrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SwitchCtrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Shift_Result_reg' [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/executs32.v:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 757.629 ; gain = 515.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 84    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
Module control32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module decode32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module executs32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module LED 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element dclk/q_reg was removed.  [C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.srcs/sources_1/new/divclk.v:19]
WARNING: [Synth 8-3917] design cpu has port seg_en[7] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[6] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[5] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[4] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_en[0] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[7] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[6] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[5] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[4] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port seg_out[0] driven by constant 1
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
WARNING: [Synth 8-3331] design cpu has unconnected port tx
WARNING: [Synth 8-3331] design cpu has unconnected port start_pg
WARNING: [Synth 8-3331] design cpu has unconnected port rx
WARNING: [Synth 8-3332] Sequential element (dclk/q_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (dclk/q_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (dclk/q_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (dclk/q_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (dclk/q_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (dclk/q_reg[24]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 757.629 ; gain = 515.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dclk/lk1/clk_out1' to pin 'dclk/lk1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dclk/lk1/clk_out2' to pin 'dclk/lk1/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 773.082 ; gain = 530.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 777.852 ; gain = 535.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 852.516 ; gain = 610.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 852.516 ; gain = 610.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 852.516 ; gain = 610.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 852.516 ; gain = 610.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 852.516 ; gain = 610.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 852.516 ; gain = 610.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 852.516 ; gain = 610.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |prgrom        |         1|
|2     |cpuclk        |         1|
|3     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |cpuclk |     1|
|3     |prgrom |     1|
|4     |BUFG   |     3|
|5     |CARRY4 |    45|
|6     |LUT1   |     8|
|7     |LUT2   |   210|
|8     |LUT3   |   174|
|9     |LUT4   |   108|
|10    |LUT5   |   222|
|11    |LUT6   |  1136|
|12    |MUXF7  |   258|
|13    |MUXF8  |    52|
|14    |FDCE   |  1184|
|15    |FDPE   |    60|
|16    |LD     |    32|
|17    |LDC    |    20|
|18    |IBUF   |    22|
|19    |OBUF   |    33|
|20    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |  3634|
|2     |  rom_inst |programrom  |    32|
|3     |  ALU      |executs32   |    44|
|4     |  dclk     |divclk      |    28|
|5     |  decoder  |decode32    |  3046|
|6     |  ifetch   |Ifetc32     |   134|
|7     |  in       |debounce    |    12|
|8     |  led1     |LED         |    18|
|9     |  mem      |dmemory32   |    32|
|10    |  sw0      |debounce_0  |    12|
|11    |  sw1      |debounce_1  |    12|
|12    |  sw10     |debounce_2  |    12|
|13    |  sw11     |debounce_3  |    12|
|14    |  sw12     |debounce_4  |    12|
|15    |  sw13     |debounce_5  |    12|
|16    |  sw14     |debounce_6  |    12|
|17    |  sw15     |debounce_7  |    12|
|18    |  sw2      |debounce_8  |    12|
|19    |  sw3      |debounce_9  |    12|
|20    |  sw4      |debounce_10 |    12|
|21    |  sw5      |debounce_11 |    12|
|22    |  sw6      |debounce_12 |    12|
|23    |  sw7      |debounce_13 |    12|
|24    |  sw8      |debounce_14 |    12|
|25    |  sw9      |debounce_15 |    12|
|26    |  ts0      |debounce_16 |    12|
|27    |  ts1      |debounce_17 |    12|
|28    |  ts2      |debounce_18 |    12|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 852.516 ; gain = 610.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 852.516 ; gain = 243.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 852.516 ; gain = 610.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 429 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cpu' is not ideal for floorplanning, since the cellview 'decode32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 78 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 852.516 ; gain = 621.602
INFO: [Common 17-1381] The checkpoint 'C:/Users/ainse/Desktop/CPU_project/refer_proj2.2.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 852.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 29 11:23:25 2023...
