Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Fuck/CN/lab08_skel - Copy/test_ual_isim_beh.exe -prj /home/ise/Fuck/CN/lab08_skel - Copy/test_ual_beh.prj work.test_ual work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Fuck/CN/lab08_skel - Copy/half_adder.v" into library work
Analyzing Verilog file "/home/ise/Fuck/CN/lab08_skel - Copy/full_adder.v" into library work
Analyzing Verilog file "/home/ise/Fuck/CN/lab08_skel - Copy/adder.v" into library work
Analyzing Verilog file "/home/ise/Fuck/CN/lab08_skel - Copy/substractor.v" into library work
Analyzing Verilog file "/home/ise/Fuck/CN/lab08_skel - Copy/multiplier.v" into library work
Analyzing Verilog file "/home/ise/Fuck/CN/lab08_skel - Copy/ual.v" into library work
Analyzing Verilog file "/home/ise/Fuck/CN/lab08_skel - Copy/test_ual.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/Fuck/CN/lab08_skel - Copy/substractor.v" Line 16: Size mismatch in connection of port <S>. Formal port size is 8-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/home/ise/Fuck/CN/lab08_skel - Copy/substractor.v" Line 13: Size mismatch in connection of port <S>. Formal port size is 8-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/home/ise/Fuck/CN/lab08_skel - Copy/multiplier.v" Line 15: Size mismatch in connection of port <S>. Formal port size is 8-bit while actual signal size is 4-bit.
Completed static elaboration
Fuse Memory Usage: 95444 KB
Fuse CPU Usage: 1380 ms
Compiling module half_adder
Compiling module full_adder
Compiling module adder
Compiling module subtractor
Compiling module multiplier
Compiling module ual
Compiling module test_ual
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 8 Verilog Units
Built simulation executable /home/ise/Fuck/CN/lab08_skel - Copy/test_ual_isim_beh.exe
Fuse Memory Usage: 99508 KB
Fuse CPU Usage: 1470 ms
GCC CPU Usage: 780 ms
