{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507312685792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507312685802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 14:58:05 2017 " "Processing started: Fri Oct 06 14:58:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507312685802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507312685802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myULA -c myULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off myULA -c myULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507312685802 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507312686692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myula_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file myula_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 myULA_top " "Found entity 1: myULA_top" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312686862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507312686862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_8bits-arq " "Found design unit 1: registrador_8bits-arq" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312687482 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_8bits " "Found entity 1: registrador_8bits" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312687482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507312687482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operaçãologica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operaçãologica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_8bits-arq " "Found design unit 1: logica_8bits-arq" {  } { { "operaçãoLogica.vhd" "" { Text "F:/aula20171006/Projeto ULA/operaçãoLogica.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312687542 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_8bits " "Found entity 1: logica_8bits" {  } { { "operaçãoLogica.vhd" "" { Text "F:/aula20171006/Projeto ULA/operaçãoLogica.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312687542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507312687542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delocbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delocbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_8bits-arq " "Found design unit 1: shifter_8bits-arq" {  } { { "delocBits.vhd" "" { Text "F:/aula20171006/Projeto ULA/delocBits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312687909 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_8bits " "Found entity 1: shifter_8bits" {  } { { "delocBits.vhd" "" { Text "F:/aula20171006/Projeto ULA/delocBits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312687909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507312687909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somado&subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somado&subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_8bits-arq " "Found design unit 1: soma_8bits-arq" {  } { { "somado&subtrator.vhd" "" { Text "F:/aula20171006/Projeto ULA/somado&subtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312687989 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_8bits " "Found entity 1: soma_8bits" {  } { { "somado&subtrator.vhd" "" { Text "F:/aula20171006/Projeto ULA/somado&subtrator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312687989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507312687989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8bits_4x1-arq " "Found design unit 1: mux_8bits_4x1-arq" {  } { { "multiplexador.vhd" "" { Text "F:/aula20171006/Projeto ULA/multiplexador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312688059 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8bits_4x1 " "Found entity 1: mux_8bits_4x1" {  } { { "multiplexador.vhd" "" { Text "F:/aula20171006/Projeto ULA/multiplexador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312688059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507312688059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drv_7segm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file drv_7segm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 drv_7segm-seja " "Found design unit 1: drv_7segm-seja" {  } { { "drv_7segm.vhd" "" { Text "F:/aula20171006/Projeto ULA/drv_7segm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312688129 ""} { "Info" "ISGN_ENTITY_NAME" "1 drv_7segm " "Found entity 1: drv_7segm" {  } { { "drv_7segm.vhd" "" { Text "F:/aula20171006/Projeto ULA/drv_7segm.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507312688129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507312688129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "myULA_top " "Elaborating entity \"myULA_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507312688319 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registrador_8bits inst6 " "Block or symbol \"registrador_8bits\" of instance \"inst6\" overlaps another block or symbol" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 136 208 360 248 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1507312688329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_8bits soma_8bits:inst5 " "Elaborating entity \"soma_8bits\" for hierarchy \"soma_8bits:inst5\"" {  } { { "myULA_top.bdf" "inst5" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 392 592 752 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507312688469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_8bits registrador_8bits:inst6 " "Elaborating entity \"registrador_8bits\" for hierarchy \"registrador_8bits:inst6\"" {  } { { "myULA_top.bdf" "inst6" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 136 208 360 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507312688499 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d registrador.vhd(19) " "VHDL Process Statement warning at registrador.vhd(19): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q registrador.vhd(13) " "VHDL Process Statement warning at registrador.vhd(13): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] registrador.vhd(13) " "Inferred latch for \"q\[0\]\" at registrador.vhd(13)" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] registrador.vhd(13) " "Inferred latch for \"q\[1\]\" at registrador.vhd(13)" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] registrador.vhd(13) " "Inferred latch for \"q\[2\]\" at registrador.vhd(13)" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] registrador.vhd(13) " "Inferred latch for \"q\[3\]\" at registrador.vhd(13)" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] registrador.vhd(13) " "Inferred latch for \"q\[4\]\" at registrador.vhd(13)" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] registrador.vhd(13) " "Inferred latch for \"q\[5\]\" at registrador.vhd(13)" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] registrador.vhd(13) " "Inferred latch for \"q\[6\]\" at registrador.vhd(13)" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] registrador.vhd(13) " "Inferred latch for \"q\[7\]\" at registrador.vhd(13)" {  } { { "registrador.vhd" "" { Text "F:/aula20171006/Projeto ULA/registrador.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507312688519 "|myULA_top|registrador_8bits:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drv_7segm drv_7segm:inst " "Elaborating entity \"drv_7segm\" for hierarchy \"drv_7segm:inst\"" {  } { { "myULA_top.bdf" "inst" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 72 1320 1496 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507312688559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8bits_4x1 mux_8bits_4x1:inst2 " "Elaborating entity \"mux_8bits_4x1\" for hierarchy \"mux_8bits_4x1:inst2\"" {  } { { "myULA_top.bdf" "inst2" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 72 1144 1296 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507312688589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_8bits logica_8bits:inst1 " "Elaborating entity \"logica_8bits\" for hierarchy \"logica_8bits:inst1\"" {  } { { "myULA_top.bdf" "inst1" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 120 592 744 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507312688629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_8bits shifter_8bits:inst4 " "Elaborating entity \"shifter_8bits\" for hierarchy \"shifter_8bits:inst4\"" {  } { { "myULA_top.bdf" "inst4" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 248 584 736 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507312688659 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 128 1536 1712 144 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507312691269 "|myULA_top|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 128 1536 1712 144 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507312691269 "|myULA_top|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 128 1536 1712 144 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507312691269 "|myULA_top|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 168 1536 1712 184 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507312691269 "|myULA_top|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 168 1536 1712 184 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507312691269 "|myULA_top|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 168 1536 1712 184 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507312691269 "|myULA_top|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] VCC " "Pin \"hex3\[2\]\" is stuck at VCC" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 168 1536 1712 184 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507312691269 "|myULA_top|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 168 1536 1712 184 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507312691269 "|myULA_top|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "myULA_top.bdf" "" { Schematic "F:/aula20171006/Projeto ULA/myULA_top.bdf" { { 168 1536 1712 184 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507312691269 "|myULA_top|hex3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1507312691269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1507312691409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507312693829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507312693829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507312694709 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507312694709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Implemented 247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507312694709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507312694709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507312695019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 06 14:58:15 2017 " "Processing ended: Fri Oct 06 14:58:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507312695019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507312695019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507312695019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507312695019 ""}
