###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Tue Mar  4 10:54:00 2014
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.751
= Slack Time                   -0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.122 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.122 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.122 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.436 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_38_0         | B v -> Y ^     | OAI22X1  | 0.247 | 0.293 |   1.649 |    1.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | A ^ -> Y v     | NOR2X1   | 0.183 | 0.212 |   1.861 |    1.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C v -> Y ^     | NAND3X1  | 0.217 | 0.171 |   2.032 |    1.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | A ^ -> Y v     | NAND2X1  | 0.128 | 0.075 |   2.108 |    1.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.321 |    2.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.579 |    2.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A v -> Y ^     | MUX2X1   | 0.178 | 0.172 |   2.751 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.178 | 0.000 |   2.751 |    2.629 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.122 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.122 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.122 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.122 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   3.000
= Required Time                 2.634
- Arrival Time                  2.753
= Slack Time                   -0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.119 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.119 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.119 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.809 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.252 | 0.191 |   1.630 |    1.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.203 | 0.231 |   1.861 |    1.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   2.065 |    1.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.215 | 0.074 |   2.139 |    2.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.225 | 0.218 |   2.357 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.250 | 0.236 |   2.593 |    2.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243                 | A v -> Y ^     | MUX2X1   | 0.169 | 0.159 |   2.752 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.753 |    2.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.119 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.119 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.119 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.119 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.760
= Slack Time                   -0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.118 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.118 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.118 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.439 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC135_waddr_2_      | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   0.817 |    0.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | A v -> Y ^     | NAND3X1  | 0.293 | 0.256 |   1.073 |    0.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U65                | A ^ -> Y v     | INVX4    | 0.334 | 0.299 |   1.372 |    1.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n277     | A v -> Y v     | BUFX4    | 0.302 | 0.431 |   1.803 |    1.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227               | C v -> Y ^     | AOI22X1  | 0.205 | 0.214 |   2.017 |    1.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0        | C ^ -> Y v     | NAND3X1  | 0.136 | 0.075 |   2.093 |    1.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0         | A v -> Y ^     | NAND2X1  | 0.207 | 0.135 |   2.228 |    2.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | B ^ -> Y v     | NAND2X1  | 0.185 | 0.159 |   2.387 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.607 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_486_0        | B ^ -> Y v     | AOI21X1  | 0.161 | 0.153 |   2.759 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.161 | 0.000 |   2.760 |    2.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.118 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.118 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.746
= Slack Time                   -0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.116 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.116 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.116 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.441 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_38_0         | B v -> Y ^     | OAI22X1  | 0.247 | 0.293 |   1.649 |    1.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | A ^ -> Y v     | NOR2X1   | 0.183 | 0.212 |   1.861 |    1.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C v -> Y ^     | NAND3X1  | 0.217 | 0.171 |   2.032 |    1.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | A ^ -> Y v     | NAND2X1  | 0.128 | 0.075 |   2.108 |    1.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.321 |    2.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.579 |    2.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B v -> Y ^     | MUX2X1   | 0.176 | 0.167 |   2.746 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D ^            | DFFPOSX1 | 0.176 | 0.000 |   2.746 |    2.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.116 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.116 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.116 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.116 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.752
= Slack Time                   -0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.116 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.116 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.116 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.396 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.812 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.252 | 0.213 |   1.630 |    1.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.205 | 0.233 |   1.863 |    1.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.335 | 0.262 |   2.125 |    2.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0          | D ^ -> Y v     | AOI22X1  | 0.155 | 0.130 |   2.255 |    2.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSC263_n32        | A v -> Y v     | BUFX2    | 0.252 | 0.345 |   2.600 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A v -> Y ^     | MUX2X1   | 0.164 | 0.152 |   2.752 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D ^            | DFFPOSX1 | 0.164 | 0.000 |   2.752 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.116 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.116 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.116 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.116 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.753
= Slack Time                   -0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.115 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.115 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.115 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.397 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.812 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.252 | 0.213 |   1.630 |    1.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.205 | 0.233 |   1.863 |    1.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.335 | 0.262 |   2.125 |    2.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0          | D ^ -> Y v     | AOI22X1  | 0.155 | 0.130 |   2.255 |    2.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSC263_n32        | A v -> Y v     | BUFX2    | 0.252 | 0.345 |   2.600 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | A v -> Y ^     | MUX2X1   | 0.163 | 0.152 |   2.752 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.753 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.115 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.115 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.115 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.115 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.757
= Slack Time                   -0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.114 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.443 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC135_waddr_2_      | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   0.817 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | A v -> Y ^     | NAND3X1  | 0.293 | 0.256 |   1.073 |    0.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U65                | A ^ -> Y v     | INVX4    | 0.334 | 0.299 |   1.372 |    1.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n277     | A v -> Y v     | BUFX4    | 0.302 | 0.431 |   1.803 |    1.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227               | C v -> Y ^     | AOI22X1  | 0.205 | 0.214 |   2.017 |    1.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0        | C ^ -> Y v     | NAND3X1  | 0.136 | 0.075 |   2.093 |    1.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0         | A v -> Y ^     | NAND2X1  | 0.207 | 0.135 |   2.228 |    2.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | B ^ -> Y v     | NAND2X1  | 0.185 | 0.159 |   2.387 |    2.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.243 | 0.220 |   2.607 |    2.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0        | B ^ -> Y v     | AOI21X1  | 0.160 | 0.150 |   2.756 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.160 | 0.000 |   2.757 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.114 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.114 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.114 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.114 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.742
= Slack Time                   -0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.114 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.814 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | OAI22X1  | 0.257 | 0.204 |   1.621 |    1.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_96_0           | A ^ -> Y v     | NOR2X1   | 0.227 | 0.255 |   1.875 |    1.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | C v -> Y ^     | NAND3X1  | 0.181 | 0.163 |   2.038 |    1.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.214 | 0.075 |   2.113 |    1.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.226 | 0.218 |   2.331 |    2.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.259 | 0.238 |   2.569 |    2.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292                 | A v -> Y ^     | MUX2X1   | 0.180 | 0.172 |   2.742 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D ^            | DFFPOSX1 | 0.180 | 0.000 |   2.742 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.114 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.114 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.114 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.114 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   3.000
= Required Time                 2.632
- Arrival Time                  2.745
= Slack Time                   -0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.113 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.444 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_38_0         | B v -> Y ^     | OAI22X1  | 0.247 | 0.293 |   1.649 |    1.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | A ^ -> Y v     | NOR2X1   | 0.183 | 0.212 |   1.861 |    1.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C v -> Y ^     | NAND3X1  | 0.217 | 0.171 |   2.032 |    1.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | A ^ -> Y v     | NAND2X1  | 0.128 | 0.075 |   2.108 |    1.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.321 |    2.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.579 |    2.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y ^     | MUX2X1   | 0.174 | 0.166 |   2.745 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D ^            | DFFPOSX1 | 0.174 | 0.000 |   2.745 |    2.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.113 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.113 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.113 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.113 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   3.000
= Required Time                 2.636
- Arrival Time                  2.749
= Slack Time                   -0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.113 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.399 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.814 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.252 | 0.191 |   1.630 |    1.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.203 | 0.231 |   1.861 |    1.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   2.065 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.215 | 0.074 |   2.139 |    2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.225 | 0.218 |   2.357 |    2.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.250 | 0.236 |   2.593 |    2.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242                 | A v -> Y ^     | MUX2X1   | 0.165 | 0.156 |   2.749 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   2.749 |    2.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.113 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.113 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.113 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.113 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.742
= Slack Time                   -0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.112 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.445 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0        | B v -> Y ^     | OAI22X1  | 0.264 | 0.308 |   1.664 |    1.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | NOR2X1   | 0.203 | 0.198 |   1.862 |    1.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C v -> Y ^     | NAND3X1  | 0.169 | 0.146 |   2.007 |    1.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B ^ -> Y v     | NAND2X1  | 0.218 | 0.086 |   2.094 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.330 | 0.227 |   2.321 |    2.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.272 | 0.250 |   2.571 |    2.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | D v -> Y ^     | AOI22X1  | 0.177 | 0.170 |   2.741 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D ^            | DFFPOSX1 | 0.177 | 0.000 |   2.742 |    2.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.112 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.112 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.112 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.741
= Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.111 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.446 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0        | B v -> Y ^     | OAI22X1  | 0.264 | 0.308 |   1.664 |    1.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | NOR2X1   | 0.203 | 0.198 |   1.862 |    1.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C v -> Y ^     | NAND3X1  | 0.169 | 0.146 |   2.007 |    1.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B ^ -> Y v     | NAND2X1  | 0.218 | 0.086 |   2.094 |    1.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.330 | 0.227 |   2.321 |    2.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.272 | 0.250 |   2.571 |    2.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | A v -> Y ^     | MUX2X1   | 0.177 | 0.169 |   2.741 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D ^            | DFFPOSX1 | 0.177 | 0.000 |   2.741 |    2.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.111 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.111 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.111 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.111 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.749
= Slack Time                   -0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.109 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.818 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.252 | 0.213 |   1.630 |    1.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.205 | 0.233 |   1.863 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.335 | 0.262 |   2.125 |    2.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0          | D ^ -> Y v     | AOI22X1  | 0.155 | 0.130 |   2.255 |    2.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSC263_n32        | A v -> Y v     | BUFX2    | 0.252 | 0.345 |   2.600 |    2.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101                 | A v -> Y ^     | MUX2X1   | 0.158 | 0.149 |   2.749 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   2.749 |    2.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.109 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.109 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   3.000
= Required Time                 2.634
- Arrival Time                  2.743
= Slack Time                   -0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.109 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.448 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_38_0         | B v -> Y ^     | OAI22X1  | 0.247 | 0.293 |   1.649 |    1.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | A ^ -> Y v     | NOR2X1   | 0.183 | 0.212 |   1.861 |    1.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C v -> Y ^     | NAND3X1  | 0.217 | 0.171 |   2.032 |    1.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | A ^ -> Y v     | NAND2X1  | 0.128 | 0.075 |   2.108 |    1.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.321 |    2.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.579 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | MUX2X1   | 0.169 | 0.164 |   2.743 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.743 |    2.634 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.109 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.109 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   3.000
= Required Time                 2.632
- Arrival Time                  2.741
= Slack Time                   -0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.109 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.448 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_38_0         | B v -> Y ^     | OAI22X1  | 0.247 | 0.293 |   1.649 |    1.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | A ^ -> Y v     | NOR2X1   | 0.183 | 0.212 |   1.861 |    1.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C v -> Y ^     | NAND3X1  | 0.217 | 0.171 |   2.032 |    1.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | A ^ -> Y v     | NAND2X1  | 0.128 | 0.075 |   2.108 |    1.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.321 |    2.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.579 |    2.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A v -> Y ^     | MUX2X1   | 0.172 | 0.162 |   2.741 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.172 | 0.000 |   2.741 |    2.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.109 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.109 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.747
= Slack Time                   -0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.109 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.819 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.252 | 0.213 |   1.630 |    1.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.205 | 0.233 |   1.863 |    1.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.335 | 0.262 |   2.125 |    2.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0          | D ^ -> Y v     | AOI22X1  | 0.155 | 0.130 |   2.255 |    2.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSC263_n32        | A v -> Y v     | BUFX2    | 0.252 | 0.345 |   2.600 |    2.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U38                  | B v -> Y ^     | MUX2X1   | 0.162 | 0.146 |   2.746 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D ^            | DFFPOSX1 | 0.162 | 0.000 |   2.747 |    2.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.109 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.109 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   3.000
= Required Time                 2.634
- Arrival Time                  2.743
= Slack Time                   -0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.108 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.449 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_38_0         | B v -> Y ^     | OAI22X1  | 0.247 | 0.293 |   1.649 |    1.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | A ^ -> Y v     | NOR2X1   | 0.183 | 0.212 |   1.861 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C v -> Y ^     | NAND3X1  | 0.217 | 0.171 |   2.032 |    1.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | A ^ -> Y v     | NAND2X1  | 0.128 | 0.075 |   2.108 |    1.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.321 |    2.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.579 |    2.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A v -> Y ^     | MUX2X1   | 0.169 | 0.164 |   2.742 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.743 |    2.634 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.108 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.108 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.108 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.745
= Slack Time                   -0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.108 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.404 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.820 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.252 | 0.191 |   1.630 |    1.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.203 | 0.231 |   1.861 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   2.065 |    1.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.215 | 0.074 |   2.139 |    2.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.225 | 0.218 |   2.357 |    2.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.250 | 0.236 |   2.593 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | A v -> Y ^     | MUX2X1   | 0.163 | 0.152 |   2.745 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.745 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.108 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.108 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.108 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.744
= Slack Time                   -0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.106 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.822 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.252 | 0.191 |   1.630 |    1.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.203 | 0.231 |   1.861 |    1.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   2.065 |    1.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.215 | 0.074 |   2.139 |    2.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.225 | 0.218 |   2.357 |    2.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.250 | 0.236 |   2.593 |    2.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | A v -> Y ^     | MUX2X1   | 0.161 | 0.151 |   2.744 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   2.744 |    2.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.106 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.106 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.106 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   3.000
= Required Time                 2.632
- Arrival Time                  2.738
= Slack Time                   -0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.105 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.105 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.105 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.452 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_38_0         | B v -> Y ^     | OAI22X1  | 0.247 | 0.293 |   1.649 |    1.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | A ^ -> Y v     | NOR2X1   | 0.183 | 0.212 |   1.861 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C v -> Y ^     | NAND3X1  | 0.217 | 0.171 |   2.032 |    1.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | A ^ -> Y v     | NAND2X1  | 0.128 | 0.075 |   2.108 |    2.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.321 |    2.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.579 |    2.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A v -> Y ^     | MUX2X1   | 0.172 | 0.159 |   2.737 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D ^            | DFFPOSX1 | 0.172 | 0.000 |   2.738 |    2.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.105 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.105 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.105 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.105 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.736
= Slack Time                   -0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.103 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.454 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0        | B v -> Y ^     | OAI22X1  | 0.264 | 0.308 |   1.664 |    1.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | NOR2X1   | 0.203 | 0.198 |   1.862 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C v -> Y ^     | NAND3X1  | 0.169 | 0.146 |   2.007 |    1.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B ^ -> Y v     | NAND2X1  | 0.218 | 0.086 |   2.094 |    1.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.330 | 0.227 |   2.321 |    2.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.272 | 0.250 |   2.571 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | A v -> Y ^     | MUX2X1   | 0.170 | 0.164 |   2.736 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D ^            | DFFPOSX1 | 0.170 | 0.000 |   2.736 |    2.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.103 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.103 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.103 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.103 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.741
= Slack Time                   -0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.102 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.410 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.826 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.252 | 0.191 |   1.630 |    1.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.203 | 0.231 |   1.861 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   2.065 |    1.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.215 | 0.074 |   2.139 |    2.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.225 | 0.218 |   2.357 |    2.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.250 | 0.236 |   2.593 |    2.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | A v -> Y ^     | MUX2X1   | 0.159 | 0.148 |   2.741 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   2.741 |    2.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.102 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.102 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.102 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   3.000
= Required Time                 2.632
- Arrival Time                  2.733
= Slack Time                   -0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.102 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.456 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0        | B v -> Y ^     | OAI22X1  | 0.264 | 0.308 |   1.664 |    1.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | NOR2X1   | 0.203 | 0.198 |   1.862 |    1.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C v -> Y ^     | NAND3X1  | 0.169 | 0.146 |   2.007 |    1.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B ^ -> Y v     | NAND2X1  | 0.218 | 0.086 |   2.094 |    1.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.330 | 0.227 |   2.321 |    2.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.272 | 0.250 |   2.571 |    2.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U11                | B v -> Y ^     | MUX2X1   | 0.174 | 0.161 |   2.733 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D ^            | DFFPOSX1 | 0.174 | 0.000 |   2.733 |    2.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.102 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.102 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.102 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.742
= Slack Time                   -0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.102 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.411 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.826 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.252 | 0.191 |   1.630 |    1.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.203 | 0.231 |   1.861 |    1.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   2.065 |    1.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.215 | 0.074 |   2.139 |    2.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.225 | 0.218 |   2.357 |    2.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.250 | 0.236 |   2.593 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | A v -> Y ^     | MUX2X1   | 0.158 | 0.148 |   2.741 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   2.742 |    2.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.102 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.102 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.102 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   3.000
= Required Time                 2.632
- Arrival Time                  2.729
= Slack Time                   -0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.097 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.415 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.830 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.262 | 0.228 |   1.644 |    1.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.201 | 0.231 |   1.875 |    1.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.182 | 0.155 |   2.031 |    1.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.218 | 0.088 |   2.119 |    2.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.225 | 0.219 |   2.338 |    2.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.246 | 0.231 |   2.569 |    2.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                  | B v -> Y ^     | MUX2X1   | 0.174 | 0.159 |   2.728 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   2.729 |    2.632 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.097 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.097 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.097 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.097 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   3.000
= Required Time                 2.634
- Arrival Time                  2.730
= Slack Time                   -0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.097 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.461 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_38_0         | B v -> Y ^     | OAI22X1  | 0.247 | 0.293 |   1.649 |    1.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | A ^ -> Y v     | NOR2X1   | 0.183 | 0.212 |   1.861 |    1.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C v -> Y ^     | NAND3X1  | 0.217 | 0.171 |   2.032 |    1.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | A ^ -> Y v     | NAND2X1  | 0.128 | 0.075 |   2.108 |    2.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.264 | 0.214 |   2.321 |    2.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.257 |   2.579 |    2.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | A v -> Y ^     | MUX2X1   | 0.169 | 0.151 |   2.730 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.730 |    2.634 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.097 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.097 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.097 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.097 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.729
= Slack Time                   -0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.097 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.415 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.831 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | OAI22X1  | 0.257 | 0.204 |   1.621 |    1.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_96_0           | A ^ -> Y v     | NOR2X1   | 0.227 | 0.255 |   1.875 |    1.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | C v -> Y ^     | NAND3X1  | 0.181 | 0.163 |   2.038 |    1.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.214 | 0.075 |   2.113 |    2.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.226 | 0.218 |   2.331 |    2.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.259 | 0.238 |   2.569 |    2.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295                 | A v -> Y ^     | MUX2X1   | 0.172 | 0.160 |   2.729 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   2.729 |    2.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.097 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.097 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.097 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.097 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.725
= Slack Time                   -0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.096 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.096 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.096 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.461 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0        | B v -> Y ^     | OAI22X1  | 0.264 | 0.308 |   1.664 |    1.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | NOR2X1   | 0.203 | 0.198 |   1.862 |    1.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C v -> Y ^     | NAND3X1  | 0.169 | 0.146 |   2.007 |    1.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B ^ -> Y v     | NAND2X1  | 0.218 | 0.086 |   2.094 |    1.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.330 | 0.227 |   2.321 |    2.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.272 | 0.250 |   2.571 |    2.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_105_0        | D v -> Y ^     | AOI22X1  | 0.194 | 0.153 |   2.725 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D ^            | DFFPOSX1 | 0.194 | 0.000 |   2.725 |    2.629 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.096 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.096 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.096 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.096 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.731
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.462 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0        | B v -> Y ^     | OAI22X1  | 0.264 | 0.308 |   1.664 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | NOR2X1   | 0.203 | 0.198 |   1.862 |    1.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C v -> Y ^     | NAND3X1  | 0.169 | 0.146 |   2.007 |    1.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B ^ -> Y v     | NAND2X1  | 0.218 | 0.086 |   2.094 |    1.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.330 | 0.227 |   2.321 |    2.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.272 | 0.250 |   2.571 |    2.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U189               | A v -> Y ^     | MUX2X1   | 0.167 | 0.159 |   2.730 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D ^            | DFFPOSX1 | 0.167 | 0.000 |   2.731 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.095 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.095 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.730
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.462 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0        | B v -> Y ^     | OAI22X1  | 0.264 | 0.308 |   1.664 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | NOR2X1   | 0.203 | 0.198 |   1.862 |    1.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C v -> Y ^     | NAND3X1  | 0.169 | 0.146 |   2.007 |    1.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B ^ -> Y v     | NAND2X1  | 0.218 | 0.086 |   2.094 |    1.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.330 | 0.227 |   2.321 |    2.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.272 | 0.250 |   2.571 |    2.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | A v -> Y ^     | MUX2X1   | 0.167 | 0.159 |   2.730 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D ^            | DFFPOSX1 | 0.167 | 0.000 |   2.730 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.095 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.095 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   3.000
= Required Time                 2.634
- Arrival Time                  2.729
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.166 | 0.557 |   0.557 |    0.462 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC136_waddr_2_      | A v -> Y ^     | INVX1    | 0.358 | 0.297 |   0.855 |    0.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_33_0         | C ^ -> Y v     | NAND3X1  | 0.158 | 0.070 |   0.924 |    0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n196      | A v -> Y v     | BUFX4    | 0.401 | 0.431 |   1.355 |    1.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0        | B v -> Y ^     | OAI22X1  | 0.264 | 0.308 |   1.664 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | NOR2X1   | 0.203 | 0.198 |   1.862 |    1.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C v -> Y ^     | NAND3X1  | 0.169 | 0.146 |   2.007 |    1.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B ^ -> Y v     | NAND2X1  | 0.218 | 0.086 |   2.094 |    1.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.330 | 0.227 |   2.321 |    2.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.272 | 0.250 |   2.571 |    2.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | A v -> Y ^     | MUX2X1   | 0.169 | 0.158 |   2.729 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.729 |    2.634 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.095 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.095 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.729
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.095 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.418 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.833 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | OAI22X1  | 0.257 | 0.204 |   1.621 |    1.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_96_0           | A ^ -> Y v     | NOR2X1   | 0.227 | 0.255 |   1.875 |    1.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | C v -> Y ^     | NAND3X1  | 0.181 | 0.163 |   2.038 |    1.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.214 | 0.075 |   2.113 |    2.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.226 | 0.218 |   2.331 |    2.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.259 | 0.238 |   2.569 |    2.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297                 | A v -> Y ^     | MUX2X1   | 0.168 | 0.160 |   2.729 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   2.729 |    2.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.095 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.095 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   3.000
= Required Time                 2.636
- Arrival Time                  2.728
= Slack Time                   -0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.092 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.420 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.835 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | OAI22X1  | 0.257 | 0.204 |   1.621 |    1.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_96_0           | A ^ -> Y v     | NOR2X1   | 0.227 | 0.255 |   1.875 |    1.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | C v -> Y ^     | NAND3X1  | 0.181 | 0.163 |   2.038 |    1.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.214 | 0.075 |   2.113 |    2.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.226 | 0.218 |   2.331 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.259 | 0.238 |   2.569 |    2.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290                 | A v -> Y ^     | MUX2X1   | 0.165 | 0.159 |   2.728 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   2.728 |    2.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.092 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.092 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.092 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.092 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   3.000
= Required Time                 2.634
- Arrival Time                  2.722
= Slack Time                   -0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.088 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.088 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.088 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.424 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.839 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | OAI22X1  | 0.257 | 0.204 |   1.621 |    1.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_96_0           | A ^ -> Y v     | NOR2X1   | 0.227 | 0.255 |   1.875 |    1.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | C v -> Y ^     | NAND3X1  | 0.181 | 0.163 |   2.038 |    1.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.214 | 0.075 |   2.113 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.226 | 0.218 |   2.331 |    2.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.259 | 0.238 |   2.569 |    2.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                  | B v -> Y ^     | MUX2X1   | 0.169 | 0.153 |   2.722 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.722 |    2.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.088 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.088 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.088 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.088 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.724
= Slack Time                   -0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.086 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.086 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.086 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.842 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.262 | 0.228 |   1.644 |    1.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.201 | 0.231 |   1.875 |    1.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.182 | 0.155 |   2.031 |    1.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.218 | 0.088 |   2.119 |    2.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.225 | 0.219 |   2.338 |    2.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.246 | 0.231 |   2.569 |    2.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215                 | A v -> Y ^     | MUX2X1   | 0.161 | 0.155 |   2.724 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   2.724 |    2.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.086 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.086 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.086 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.086 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   3.000
= Required Time                 2.636
- Arrival Time                  2.722
= Slack Time                   -0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.086 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.086 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.086 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.842 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.262 | 0.228 |   1.644 |    1.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.201 | 0.231 |   1.875 |    1.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.182 | 0.155 |   2.031 |    1.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.218 | 0.088 |   2.119 |    2.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.225 | 0.219 |   2.338 |    2.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.246 | 0.231 |   2.569 |    2.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213                 | A v -> Y ^     | MUX2X1   | 0.164 | 0.153 |   2.722 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D ^            | DFFPOSX1 | 0.164 | 0.000 |   2.722 |    2.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.086 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.086 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.086 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.086 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.720
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.085 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.085 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.085 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.427 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.843 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | OAI22X1  | 0.257 | 0.204 |   1.621 |    1.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_96_0           | A ^ -> Y v     | NOR2X1   | 0.227 | 0.255 |   1.875 |    1.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | C v -> Y ^     | NAND3X1  | 0.181 | 0.163 |   2.038 |    1.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.214 | 0.075 |   2.113 |    2.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.226 | 0.218 |   2.331 |    2.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.259 | 0.238 |   2.569 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                  | B v -> Y ^     | MUX2X1   | 0.166 | 0.151 |   2.720 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   2.720 |    2.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.085 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.085 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.085 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.085 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.722
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.085 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.085 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.085 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.427 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.843 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | OAI22X1  | 0.257 | 0.204 |   1.621 |    1.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_96_0           | A ^ -> Y v     | NOR2X1   | 0.227 | 0.255 |   1.875 |    1.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | C v -> Y ^     | NAND3X1  | 0.181 | 0.163 |   2.038 |    1.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.214 | 0.075 |   2.113 |    2.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.226 | 0.218 |   2.331 |    2.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.259 | 0.238 |   2.569 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294                 | A v -> Y ^     | MUX2X1   | 0.162 | 0.153 |   2.722 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D ^            | DFFPOSX1 | 0.162 | 0.000 |   2.722 |    2.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.085 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.085 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.085 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.085 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   3.000
= Required Time                 2.636
- Arrival Time                  2.720
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.084 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.084 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.084 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.844 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | OAI22X1  | 0.257 | 0.204 |   1.621 |    1.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_96_0           | A ^ -> Y v     | NOR2X1   | 0.227 | 0.255 |   1.875 |    1.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | C v -> Y ^     | NAND3X1  | 0.181 | 0.163 |   2.038 |    1.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.214 | 0.075 |   2.113 |    2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.226 | 0.218 |   2.331 |    2.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.259 | 0.238 |   2.569 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                  | B v -> Y ^     | MUX2X1   | 0.166 | 0.150 |   2.719 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   2.720 |    2.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.084 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.084 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.084 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.084 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.719
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.082 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.082 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.082 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.430 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.846 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.269 | 0.206 |   1.645 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.226 | 0.221 |   1.866 |    1.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.187 | 0.161 |   2.026 |    1.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.210 | 0.081 |   2.107 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.238 | 0.226 |   2.332 |    2.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.245 | 0.234 |   2.566 |    2.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164                 | A v -> Y ^     | MUX2X1   | 0.163 | 0.153 |   2.719 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.719 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.082 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.082 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.082 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.082 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.719
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.082 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.082 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.082 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.430 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.846 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.269 | 0.206 |   1.645 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.226 | 0.221 |   1.866 |    1.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.187 | 0.161 |   2.026 |    1.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.210 | 0.081 |   2.107 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.238 | 0.226 |   2.332 |    2.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.245 | 0.234 |   2.566 |    2.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | A v -> Y ^     | MUX2X1   | 0.163 | 0.152 |   2.718 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.719 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.082 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.082 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.082 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.082 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.719
= Slack Time                   -0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.081 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.081 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.081 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.431 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.846 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.269 | 0.206 |   1.645 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.226 | 0.221 |   1.866 |    1.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.187 | 0.161 |   2.026 |    1.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.210 | 0.081 |   2.107 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.238 | 0.226 |   2.332 |    2.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.245 | 0.234 |   2.566 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | A v -> Y ^     | MUX2X1   | 0.163 | 0.152 |   2.718 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.719 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.081 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.081 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.081 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.081 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.721
= Slack Time                   -0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.081 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.081 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.081 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.431 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.846 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.262 | 0.228 |   1.644 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.201 | 0.231 |   1.875 |    1.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.182 | 0.155 |   2.031 |    1.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.218 | 0.088 |   2.119 |    2.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.225 | 0.219 |   2.338 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.246 | 0.231 |   2.569 |    2.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | A v -> Y ^     | MUX2X1   | 0.158 | 0.152 |   2.721 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   2.721 |    2.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.081 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.081 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.081 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.081 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.719
= Slack Time                   -0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.081 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.081 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.081 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.432 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.847 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.262 | 0.228 |   1.644 |    1.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.201 | 0.231 |   1.875 |    1.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.182 | 0.155 |   2.031 |    1.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.218 | 0.088 |   2.119 |    2.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.225 | 0.219 |   2.338 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.246 | 0.231 |   2.569 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | A v -> Y ^     | MUX2X1   | 0.160 | 0.150 |   2.719 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D ^            | DFFPOSX1 | 0.160 | 0.000 |   2.719 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.081 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.081 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.081 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.081 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.718
= Slack Time                   -0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.078 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.434 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.849 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.262 | 0.228 |   1.644 |    1.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.201 | 0.231 |   1.875 |    1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.182 | 0.155 |   2.031 |    1.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.218 | 0.088 |   2.119 |    2.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.225 | 0.219 |   2.338 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.246 | 0.231 |   2.569 |    2.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209                 | A v -> Y ^     | MUX2X1   | 0.159 | 0.148 |   2.718 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   2.718 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.078 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.078 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.078 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.718
= Slack Time                   -0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.078 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.434 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.849 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.262 | 0.228 |   1.644 |    1.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.201 | 0.231 |   1.875 |    1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.182 | 0.155 |   2.031 |    1.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.218 | 0.088 |   2.119 |    2.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.225 | 0.219 |   2.338 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.246 | 0.231 |   2.569 |    2.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211                 | A v -> Y ^     | MUX2X1   | 0.159 | 0.148 |   2.717 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   2.718 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.078 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.078 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.078 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.716
= Slack Time                   -0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.078 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.434 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.850 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.269 | 0.206 |   1.645 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.226 | 0.221 |   1.866 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.187 | 0.161 |   2.026 |    1.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.210 | 0.081 |   2.107 |    2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.238 | 0.226 |   2.332 |    2.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.245 | 0.234 |   2.566 |    2.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | A v -> Y ^     | MUX2X1   | 0.163 | 0.149 |   2.715 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.716 |    2.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.078 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.078 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.078 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.719
= Slack Time                   -0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.078 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.434 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.850 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.262 | 0.228 |   1.644 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.201 | 0.231 |   1.875 |    1.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.182 | 0.155 |   2.031 |    1.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.218 | 0.088 |   2.119 |    2.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.225 | 0.219 |   2.338 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.246 | 0.231 |   2.569 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | A v -> Y ^     | MUX2X1   | 0.156 | 0.149 |   2.718 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D ^            | DFFPOSX1 | 0.156 | 0.000 |   2.719 |    2.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.078 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.078 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.078 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.706
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.077 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.077 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.077 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.435 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.850 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.409 |   1.416 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257                 | A v -> Y ^     | OAI22X1  | 0.236 | 0.212 |   1.629 |    1.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261                 | A ^ -> Y v     | NOR2X1   | 0.203 | 0.229 |   1.858 |    1.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | C v -> Y ^     | NAND3X1  | 0.174 | 0.145 |   2.003 |    1.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0           | B ^ -> Y v     | NAND2X1  | 0.114 | 0.088 |   2.091 |    2.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B v -> Y ^     | NAND2X1  | 0.241 | 0.199 |   2.290 |    2.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0           | A ^ -> Y v     | INVX4    | 0.275 | 0.251 |   2.542 |    2.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                   | B v -> Y ^     | MUX2X1   | 0.179 | 0.164 |   2.706 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D ^            | DFFPOSX1 | 0.179 | 0.000 |   2.706 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.077 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.077 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.077 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.077 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.717
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.077 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.077 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.077 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.107 | 0.512 |   0.512 |    0.435 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.172 | 0.283 |   0.795 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.123 | 0.133 |   0.928 |    0.850 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.160 | 0.080 |   1.007 |    0.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.367 | 0.431 |   1.439 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.269 | 0.206 |   1.645 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.226 | 0.221 |   1.866 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.187 | 0.161 |   2.026 |    1.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.210 | 0.081 |   2.107 |    2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.238 | 0.226 |   2.332 |    2.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.245 | 0.234 |   2.566 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162                 | A v -> Y ^     | MUX2X1   | 0.159 | 0.151 |   2.717 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   2.717 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.077 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.077 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.077 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.077 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

