# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T14_CaseWhenTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T14_CaseWhenTb
# -- Compiling architecture sim of T14_CaseWhenTb
# 
# 
vsim -gui work.t14_casewhentb
# vsim -gui work.t14_casewhentb 
# Start time: 12:30:33 on Jun 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.t14_casewhentb(sim)
add wave -position insertpoint  \
sim:/t14_casewhentb/Sig1 \
sim:/t14_casewhentb/Sig2 \
sim:/t14_casewhentb/Sig3 \
sim:/t14_casewhentb/Sig4 \
sim:/t14_casewhentb/Sel \
sim:/t14_casewhentb/Output1 \
sim:/t14_casewhentb/Output2
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 50 ns  Iteration: 1  Instance: /t14_casewhentb
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 50 ns  Iteration: 1  Instance: /t14_casewhentb
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 50 ns  Iteration: 1  Instance: /t14_casewhentb
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 50 ns  Iteration: 1  Instance: /t14_casewhentb
