$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 4 % b [3:0] $end
  $var wire 4 & a [3:0] $end
  $var wire 5 ' sum [4:0] $end
  $scope module adder $end
   $var wire 1 ( clk $end
   $var wire 1 ) rst $end
   $var wire 4 * b [3:0] $end
   $var wire 4 + a [3:0] $end
   $var wire 5 , sum [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b0000 %
b0000 &
b00000 '
0(
0)
b0000 *
b0000 +
b00000 ,
#1
1#
1(
#2
0#
0(
#3
1#
1(
#4
0#
1$
0(
1)
#5
1#
b0101 %
b0101 &
b01010 '
1(
b0101 *
b0101 +
b01010 ,
#6
0#
0(
#7
1#
b0111 %
b0111 &
b01110 '
1(
b0111 *
b0111 +
b01110 ,
#8
0#
0(
#9
1#
b1011 %
b1101 &
b11000 '
1(
b1011 *
b1101 +
b11000 ,
#10
0#
0(
#11
1#
b0111 %
b1011 &
b10010 '
1(
b0111 *
b1011 +
b10010 ,
#12
0#
0(
#13
1#
b0001 %
b0101 &
b00110 '
1(
b0001 *
b0101 +
b00110 ,
#14
0#
0(
