  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_cascade_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_cascade_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.res' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.res' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.dat' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_Cascade_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=FIR_Cascade_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../FIR_HLS_TB.cpp in debug mode
   Compiling ../../../../FIR_HLS.cpp in debug mode
   Generating csim.exe
In file included from ../../../../FIR_HLS_TB.cpp:1:
In file included from ../../../../FIR_HLS.h:2:
In file included from C:/AMD/Vitis/2024.2/include/ap_fixed.h:9:
In file included from C:/AMD/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/AMD/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/AMD/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/AMD/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/AMD/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/AMD/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/AMD/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/AMD/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../FIR_HLS.cpp:1:
In file included from ../../../../FIR_HLS.h:2:
In file included from C:/AMD/Vitis/2024.2/include/ap_fixed.h:9:
In file included from C:/AMD/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/AMD/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/AMD/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/AMD/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/AMD/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/AMD/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/AMD/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/AMD/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate_cascade.dat
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate_cascade.dat
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate_cascade.res
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate_cascade.res
INFO: Input and reference data lengths match.
Mismatch at sample   40: ref=-0.951874, dut=0.848389
Mismatch at sample   41: ref=-0.985504, dut=-0.641663
Mismatch at sample   42: ref=0.999908, dut=0.858276
Mismatch at sample   43: ref=0.999908, dut=0.858276
Mismatch at sample   44: ref=-0.985504, dut=-0.641663
Mismatch at sample   45: ref=-0.951874, dut=0.848389
Mismatch at sample   90: ref=-0.951874, dut=0.848389
Mismatch at sample   91: ref=-0.985504, dut=-0.641663
Mismatch at sample   92: ref=0.999908, dut=0.858276
Mismatch at sample   93: ref=0.999908, dut=0.858276
Mismatch at sample   94: ref=-0.985504, dut=-0.641663
Mismatch at sample   95: ref=-0.951874, dut=0.848389
Mismatch at sample  140: ref=-0.951874, dut=0.848389
Mismatch at sample  141: ref=-0.985504, dut=-0.641663
Mismatch at sample  142: ref=0.999908, dut=0.858276
Mismatch at sample  143: ref=0.999908, dut=0.858276
Mismatch at sample  144: ref=-0.985504, dut=-0.641663
Mismatch at sample  145: ref=-0.951874, dut=0.848389
Mismatch at sample  190: ref=-0.951874, dut=0.848389
Mismatch at sample  191: ref=-0.985504, dut=-0.641663
Mismatch at sample  192: ref=0.999908, dut=0.858276
Mismatch at sample  193: ref=0.999908, dut=0.858276
Mismatch at sample  194: ref=-0.985504, dut=-0.641663
Mismatch at sample  195: ref=-0.951874, dut=0.848389
Mismatch at sample  240: ref=-0.951874, dut=0.848389
Mismatch at sample  241: ref=-0.985504, dut=-0.641663
Mismatch at sample  242: ref=0.999908, dut=0.858276
Mismatch at sample  243: ref=0.999908, dut=0.858276
Mismatch at sample  244: ref=-0.985504, dut=-0.641663
Mismatch at sample  245: ref=-0.951874, dut=0.848389
Mismatch at sample  290: ref=-0.951874, dut=0.848389
Mismatch at sample  291: ref=-0.985504, dut=-0.641663
Mismatch at sample  292: ref=0.999908, dut=0.858276
Mismatch at sample  293: ref=0.999908, dut=0.858276
Mismatch at sample  294: ref=-0.985504, dut=-0.641663
Mismatch at sample  295: ref=-0.951874, dut=0.848389
Mismatch at sample  340: ref=-0.951874, dut=0.848389
Mismatch at sample  341: ref=-0.985504, dut=-0.641663
Mismatch at sample  342: ref=0.999908, dut=0.858276
Mismatch at sample  343: ref=0.999908, dut=0.858276
Mismatch at sample  344: ref=-0.985504, dut=-0.641663
Mismatch at sample  345: ref=-0.951874, dut=0.848389
Mismatch at sample  390: ref=-0.951874, dut=0.848389
Mismatch at sample  391: ref=-0.985504, dut=-0.641663
Mismatch at sample  392: ref=0.999908, dut=0.858276
Mismatch at sample  393: ref=0.999908, dut=0.858276
Mismatch at sample  394: ref=-0.985504, dut=-0.641663
Mismatch at sample  395: ref=-0.951874, dut=0.848389
Mismatch at sample  440: ref=-0.951874, dut=0.848389
Mismatch at sample  441: ref=-0.985504, dut=-0.641663
Mismatch at sample  442: ref=0.999908, dut=0.858276
Mismatch at sample  443: ref=0.999908, dut=0.858276
Mismatch at sample  444: ref=-0.985504, dut=-0.641663
Mismatch at sample  445: ref=-0.951874, dut=0.848389
---------------------------------------
Testbench Results
Samples processed : 460
Mismatches        : 54
Status: FAIL [!!] (54 samples out of tolerance)
---------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 460
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.996 seconds; peak allocated memory: 273.566 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 18s
