// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _k2c_dense_HH_
#define _k2c_dense_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "k2c_dot_1.h"
#include "face_classifier_cbkb.h"
#include "face_classifier_ccud.h"
#include "face_classifier_chbi.h"
#include "face_classifier_cg8j.h"

namespace ap_rtl {

struct k2c_dense : public sc_module {
    // Port declarations 39
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > output_array_address0;
    sc_out< sc_logic > output_array_ce0;
    sc_out< sc_logic > output_array_we0;
    sc_out< sc_lv<32> > output_array_d0;
    sc_in< sc_lv<32> > output_array_q0;
    sc_out< sc_lv<12> > input_array_address0;
    sc_out< sc_logic > input_array_ce0;
    sc_in< sc_lv<32> > input_array_q0;
    sc_in< sc_lv<64> > input_ndim_read;
    sc_in< sc_lv<64> > input_numel_read;
    sc_out< sc_lv<3> > input_shape_address0;
    sc_out< sc_logic > input_shape_ce0;
    sc_in< sc_lv<64> > input_shape_q0;
    sc_out< sc_lv<19> > kernel_array_address0;
    sc_out< sc_logic > kernel_array_ce0;
    sc_in< sc_lv<32> > kernel_array_q0;
    sc_out< sc_lv<3> > kernel_shape_address0;
    sc_out< sc_logic > kernel_shape_ce0;
    sc_in< sc_lv<64> > kernel_shape_q0;
    sc_out< sc_lv<3> > kernel_shape_address1;
    sc_out< sc_logic > kernel_shape_ce1;
    sc_in< sc_lv<64> > kernel_shape_q1;
    sc_out< sc_lv<12> > bias_array_address0;
    sc_out< sc_logic > bias_array_ce0;
    sc_in< sc_lv<32> > bias_array_q0;
    sc_out< sc_lv<19> > fwork_address0;
    sc_out< sc_logic > fwork_ce0;
    sc_out< sc_logic > fwork_we0;
    sc_out< sc_lv<32> > fwork_d0;
    sc_in< sc_lv<32> > fwork_q0;
    sc_out< sc_lv<19> > fwork_address1;
    sc_out< sc_logic > fwork_ce1;
    sc_in< sc_lv<32> > fwork_q1;


    // Module declarations
    k2c_dense(sc_module_name name);
    SC_HAS_PROCESS(k2c_dense);

    ~k2c_dense();

    sc_trace_file* mVcdFile;

    k2c_dot_1* grp_k2c_dot_1_fu_270;
    face_classifier_cbkb<1,1,32,32,32>* face_classifier_cbkb_U30;
    face_classifier_ccud<1,1,32,32,32>* face_classifier_ccud_U31;
    face_classifier_chbi<1,1,13,13,13,13>* face_classifier_chbi_U32;
    face_classifier_cg8j<1,1,13,13,13>* face_classifier_cg8j_U33;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > tmp_43_reg_249;
    sc_signal< sc_lv<64> > k_reg_259;
    sc_signal< sc_lv<1> > tmp_fu_306_p2;
    sc_signal< sc_lv<1> > tmp_reg_546;
    sc_signal< sc_lv<64> > tmp_s_fu_312_p2;
    sc_signal< sc_lv<64> > tmp_s_reg_550;
    sc_signal< sc_lv<1> > icmp_fu_329_p2;
    sc_signal< sc_lv<1> > icmp_reg_555;
    sc_signal< sc_lv<8> > i_i_cast_fu_339_p1;
    sc_signal< sc_lv<8> > i_i_cast_reg_575;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<128> > indvar_flatten_next_fu_354_p2;
    sc_signal< sc_lv<128> > indvar_flatten_next_reg_586;
    sc_signal< sc_lv<64> > j_mid2_fu_365_p3;
    sc_signal< sc_lv<64> > j_mid2_reg_591;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_349_p2;
    sc_signal< sc_lv<64> > outrowidx_mid2_v_v_fu_380_p3;
    sc_signal< sc_lv<64> > outrowidx_mid2_v_v_reg_596;
    sc_signal< sc_lv<13> > inneridx_mid2_fu_531_p2;
    sc_signal< sc_lv<13> > inneridx_mid2_reg_601;
    sc_signal< sc_lv<20> > tmp_78_fu_392_p1;
    sc_signal< sc_lv<20> > tmp_78_reg_606;
    sc_signal< sc_lv<12> > output_array_addr_reg_616;
    sc_signal< sc_lv<7> > j_15_fu_419_p2;
    sc_signal< sc_lv<7> > j_15_reg_624;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > exitcond_i_fu_413_p2;
    sc_signal< sc_lv<12> > output_array_addr_2_reg_634;
    sc_signal< sc_lv<6> > i_s_fu_435_p2;
    sc_signal< sc_lv<64> > outcols_reg_644;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<20> > tmp_74_fu_448_p1;
    sc_signal< sc_lv<20> > tmp_74_reg_649;
    sc_signal< sc_lv<13> > tmp_75_fu_452_p1;
    sc_signal< sc_lv<13> > tmp_75_reg_654;
    sc_signal< sc_lv<64> > innerdim_reg_659;
    sc_signal< sc_lv<13> > tmp_76_fu_456_p1;
    sc_signal< sc_lv<13> > tmp_76_reg_664;
    sc_signal< sc_lv<128> > bound_fu_468_p2;
    sc_signal< sc_lv<128> > bound_reg_669;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > exitcond_fu_474_p2;
    sc_signal< sc_lv<1> > exitcond_reg_679;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > k_4_fu_479_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > grp_fu_291_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<64> > j_2_fu_518_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state8;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_ap_start;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_ap_done;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_ap_idle;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_ap_ready;
    sc_signal< sc_lv<12> > grp_k2c_dot_1_fu_270_C_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_C_array_ce0;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_C_array_we0;
    sc_signal< sc_lv<32> > grp_k2c_dot_1_fu_270_C_array_d0;
    sc_signal< sc_lv<12> > grp_k2c_dot_1_fu_270_Ar_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_Ar_array_ce0;
    sc_signal< sc_lv<3> > grp_k2c_dot_1_fu_270_Ar_shape_address0;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_Ar_shape_ce0;
    sc_signal< sc_lv<19> > grp_k2c_dot_1_fu_270_B_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_B_array_ce0;
    sc_signal< sc_lv<3> > grp_k2c_dot_1_fu_270_B_shape_address0;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_B_shape_ce0;
    sc_signal< sc_lv<19> > grp_k2c_dot_1_fu_270_fwork_address0;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_fwork_ce0;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_fwork_we0;
    sc_signal< sc_lv<32> > grp_k2c_dot_1_fu_270_fwork_d0;
    sc_signal< sc_lv<19> > grp_k2c_dot_1_fu_270_fwork_address1;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_fwork_ce1;
    sc_signal< sc_lv<6> > i_i_reg_193;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<128> > indvar_flatten_reg_205;
    sc_signal< sc_lv<64> > i_reg_216;
    sc_signal< sc_lv<64> > j_reg_227;
    sc_signal< sc_lv<7> > j_i_reg_238;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_i_fu_343_p2;
    sc_signal< sc_logic > grp_k2c_dot_1_fu_270_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_44_cast_fu_400_p1;
    sc_signal< sc_lv<64> > j_i_cast1_fu_404_p1;
    sc_signal< sc_lv<64> > tmp_i_cast_fu_430_p1;
    sc_signal< sc_lv<64> > tmp_46_cast_fu_498_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_48_cast_fu_513_p1;
    sc_signal< sc_lv<32> > grp_fu_291_p0;
    sc_signal< sc_lv<32> > grp_fu_291_p1;
    sc_signal< sc_lv<32> > tmp_47_fu_299_p2;
    sc_signal< sc_lv<63> > tmp_73_fu_319_p4;
    sc_signal< sc_lv<7> > i_i_cast7_fu_335_p1;
    sc_signal< sc_lv<1> > exitcond16_fu_360_p2;
    sc_signal< sc_lv<64> > i_41_fu_374_p2;
    sc_signal< sc_lv<13> > grp_fu_523_p3;
    sc_signal< sc_lv<8> > j_i_cast_fu_409_p1;
    sc_signal< sc_lv<8> > tmp_i_43_fu_425_p2;
    sc_signal< sc_lv<64> > outrows2_fu_441_p3;
    sc_signal< sc_lv<64> > bound_fu_468_p0;
    sc_signal< sc_lv<64> > bound_fu_468_p1;
    sc_signal< sc_lv<13> > tmp_81_fu_489_p1;
    sc_signal< sc_lv<13> > tmp_44_fu_493_p2;
    sc_signal< sc_lv<20> > tmp_80_fu_485_p1;
    sc_signal< sc_lv<20> > tmp_45_fu_503_p2;
    sc_signal< sc_lv<20> > tmp_46_fu_508_p2;
    sc_signal< sc_lv<13> > tmp_77_fu_388_p1;
    sc_signal< sc_lv<13> > grp_fu_523_p2;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<128> > bound_fu_468_p00;
    sc_signal< sc_lv<128> > bound_fu_468_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state10;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<128> ap_const_lv128_lc_2;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state8_pp0_stage0_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bias_array_address0();
    void thread_bias_array_ce0();
    void thread_bound_fu_468_p0();
    void thread_bound_fu_468_p00();
    void thread_bound_fu_468_p1();
    void thread_bound_fu_468_p10();
    void thread_bound_fu_468_p2();
    void thread_exitcond16_fu_360_p2();
    void thread_exitcond_flatten_fu_349_p2();
    void thread_exitcond_fu_474_p2();
    void thread_exitcond_i_fu_413_p2();
    void thread_fwork_address0();
    void thread_fwork_address1();
    void thread_fwork_ce0();
    void thread_fwork_ce1();
    void thread_fwork_d0();
    void thread_fwork_we0();
    void thread_grp_fu_291_p0();
    void thread_grp_fu_291_p1();
    void thread_grp_fu_523_p2();
    void thread_grp_k2c_dot_1_fu_270_ap_start();
    void thread_i_41_fu_374_p2();
    void thread_i_i_cast7_fu_335_p1();
    void thread_i_i_cast_fu_339_p1();
    void thread_i_s_fu_435_p2();
    void thread_icmp_fu_329_p2();
    void thread_indvar_flatten_next_fu_354_p2();
    void thread_input_array_address0();
    void thread_input_array_ce0();
    void thread_input_shape_address0();
    void thread_input_shape_ce0();
    void thread_j_15_fu_419_p2();
    void thread_j_2_fu_518_p2();
    void thread_j_i_cast1_fu_404_p1();
    void thread_j_i_cast_fu_409_p1();
    void thread_j_mid2_fu_365_p3();
    void thread_k_4_fu_479_p2();
    void thread_kernel_array_address0();
    void thread_kernel_array_ce0();
    void thread_kernel_shape_address0();
    void thread_kernel_shape_address1();
    void thread_kernel_shape_ce0();
    void thread_kernel_shape_ce1();
    void thread_output_array_address0();
    void thread_output_array_ce0();
    void thread_output_array_d0();
    void thread_output_array_we0();
    void thread_outrowidx_mid2_v_v_fu_380_p3();
    void thread_outrows2_fu_441_p3();
    void thread_tmp_44_cast_fu_400_p1();
    void thread_tmp_44_fu_493_p2();
    void thread_tmp_45_fu_503_p2();
    void thread_tmp_46_cast_fu_498_p1();
    void thread_tmp_46_fu_508_p2();
    void thread_tmp_48_cast_fu_513_p1();
    void thread_tmp_73_fu_319_p4();
    void thread_tmp_74_fu_448_p1();
    void thread_tmp_75_fu_452_p1();
    void thread_tmp_76_fu_456_p1();
    void thread_tmp_77_fu_388_p1();
    void thread_tmp_78_fu_392_p1();
    void thread_tmp_80_fu_485_p1();
    void thread_tmp_81_fu_489_p1();
    void thread_tmp_fu_306_p2();
    void thread_tmp_i_43_fu_425_p2();
    void thread_tmp_i_cast_fu_430_p1();
    void thread_tmp_i_fu_343_p2();
    void thread_tmp_s_fu_312_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
