

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Col'
================================================================
* Date:           Sun Mar 12 17:33:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.424 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        9|        9|  0.120 us|  0.120 us|    9|    9|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col     |        7|        7|         6|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.82>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln61_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln61_2"   --->   Operation 10 'read' 'sext_ln61_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln61_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln61_1"   --->   Operation 11 'read' 'sext_ln61_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln61_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln61"   --->   Operation 12 'read' 'sext_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln61_2_cast = sext i8 %sext_ln61_2_read"   --->   Operation 13 'sext' 'sext_ln61_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln61_1_cast = sext i8 %sext_ln61_1_read"   --->   Operation 14 'sext' 'sext_ln61_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln61_cast = sext i8 %sext_ln61_read"   --->   Operation 15 'sext' 'sext_ln61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %b, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [matrixmul.cpp:56]   --->   Operation 20 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.34ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_1, i2 3" [matrixmul.cpp:56]   --->   Operation 21 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.43ns)   --->   "%add_ln56 = add i2 %j_1, i2 1" [matrixmul.cpp:56]   --->   Operation 23 'add' 'add_ln56' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.split, void %for.inc29.exitStub" [matrixmul.cpp:56]   --->   Operation 24 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [matrixmul.cpp:56]   --->   Operation 25 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "%b_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %b" [matrixmul.cpp:61]   --->   Operation 26 'read' 'b_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i24 %b_read" [matrixmul.cpp:61]   --->   Operation 27 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 8, i32 15" [matrixmul.cpp:61]   --->   Operation 28 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 16, i32 23" [matrixmul.cpp:61]   --->   Operation 29 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i8 %tmp_1" [matrixmul.cpp:61]   --->   Operation 30 'sext' 'sext_ln61_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_2 = mul i16 %sext_ln61_5, i16 %sext_ln61_2_cast" [matrixmul.cpp:61]   --->   Operation 31 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i8 %trunc_ln61" [matrixmul.cpp:61]   --->   Operation 32 'sext' 'sext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61 = mul i16 %sext_ln61_3, i16 %sext_ln61_cast" [matrixmul.cpp:61]   --->   Operation 33 'mul' 'mul_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [2/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_2 = mul i16 %sext_ln61_5, i16 %sext_ln61_2_cast" [matrixmul.cpp:61]   --->   Operation 34 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 35 [2/3] (0.99ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61 = mul i16 %sext_ln61_3, i16 %sext_ln61_cast" [matrixmul.cpp:61]   --->   Operation 35 'mul' 'mul_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i8 %tmp_s" [matrixmul.cpp:61]   --->   Operation 36 'sext' 'sext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.55ns)   --->   "%mul_ln61_1 = mul i16 %sext_ln61_4, i16 %sext_ln61_1_cast" [matrixmul.cpp:61]   --->   Operation 37 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_2 = mul i16 %sext_ln61_5, i16 %sext_ln61_2_cast" [matrixmul.cpp:61]   --->   Operation 38 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %mul_ln61_1, i16 %mul_ln61_2" [matrixmul.cpp:61]   --->   Operation 39 'add' 'add_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61 = mul i16 %sext_ln61_3, i16 %sext_ln61_cast" [matrixmul.cpp:61]   --->   Operation 40 'mul' 'mul_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %mul_ln61_1, i16 %mul_ln61_2" [matrixmul.cpp:61]   --->   Operation 41 'add' 'add_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61_1 = add i16 %add_ln61, i16 %mul_ln61" [matrixmul.cpp:61]   --->   Operation 42 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/mnt/HLSNAS/02.tObflU/LabA/Design_Optimization/lab1/matrixmul_prj/solution5/directives.tcl:7]   --->   Operation 43 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrixmul.cpp:56]   --->   Operation 44 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61_1 = add i16 %add_ln61, i16 %mul_ln61" [matrixmul.cpp:61]   --->   Operation 45 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [1/1] (1.42ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %add_ln61_1" [matrixmul.cpp:61]   --->   Operation 46 'write' 'write_ln61' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [matrixmul.cpp:56]   --->   Operation 47 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13.3ns, clock uncertainty: 3.6ns.

 <State 1>: 0.823ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j', matrixmul.cpp:56) on local variable 'j' [18]  (0 ns)
	'add' operation ('add_ln56', matrixmul.cpp:56) [21]  (0.436 ns)
	'store' operation ('store_ln56', matrixmul.cpp:56) of variable 'add_ln56', matrixmul.cpp:56 on local variable 'j' [39]  (0.387 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	fifo read operation ('b_read', matrixmul.cpp:61) on port 'b' (matrixmul.cpp:61) [26]  (1.43 ns)
	'mul' operation of DSP[36] ('mul_ln61_2', matrixmul.cpp:61) [35]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[37] ('mul_ln61', matrixmul.cpp:61) [29]  (0.996 ns)

 <State 4>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln61_1', matrixmul.cpp:61) [32]  (1.55 ns)
	'add' operation of DSP[36] ('add_ln61', matrixmul.cpp:61) [36]  (0.645 ns)

 <State 5>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[36] ('add_ln61', matrixmul.cpp:61) [36]  (0.645 ns)
	'add' operation of DSP[37] ('add_ln61_1', matrixmul.cpp:61) [37]  (0.645 ns)

 <State 6>: 2.07ns
The critical path consists of the following:
	'add' operation of DSP[37] ('add_ln61_1', matrixmul.cpp:61) [37]  (0.645 ns)
	fifo write operation ('write_ln61', matrixmul.cpp:61) on port 'res' (matrixmul.cpp:61) [38]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
