Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Aug 19 17:58:29 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file bmeMultibyteOg_wrapper_timing_summary_routed.rpt -rpx bmeMultibyteOg_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bmeMultibyteOg_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.969        0.000                      0                 6797        0.040        0.000                      0                 6797        4.020        0.000                       0                  2911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.969        0.000                      0                 6797        0.040        0.000                      0                 6797        4.020        0.000                       0                  2911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 1.817ns (25.091%)  route 5.425ns (74.909%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.848     7.857    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.686     8.666    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.790 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=2, routed)           0.662     9.452    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.576 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           0.605    10.182    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.563    12.742    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.151    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 1.817ns (25.619%)  route 5.275ns (74.381%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.848     7.857    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.686     8.666    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.790 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=2, routed)           0.515     9.305    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.429 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.603    10.032    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.563    12.742    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.151    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 2.653ns (35.374%)  route 4.847ns (64.626%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.848     7.857    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.653     8.634    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.758 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.722     9.480    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write_n_110
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.117 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.117    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.440 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.440    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[5]
    SLICE_X46Y67         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.470    12.649    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X46Y67         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)        0.109    12.833    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[6]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 1.693ns (25.053%)  route 5.065ns (74.947%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.848     7.857    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.776     8.757    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X53Y70         LUT5 (Prop_lut5_I2_O)        0.124     8.881 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_7/O
                         net (fo=2, routed)           0.817     9.698    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/rnext[1]
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.563    12.742    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.151    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.693ns (25.110%)  route 5.049ns (74.890%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.965     7.974    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X48Y70         LUT5 (Prop_lut5_I2_O)        0.124     8.098 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=15, routed)          0.638     8.736    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X53Y70         LUT5 (Prop_lut5_I2_O)        0.124     8.860 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_5/O
                         net (fo=2, routed)           0.823     9.682    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/rnext[3]
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.563    12.742    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.151    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.569ns (34.642%)  route 4.847ns (65.358%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.848     7.857    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.653     8.634    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.758 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.722     9.480    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write_n_110
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.117 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.117    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.356 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry__0/O[2]
                         net (fo=1, routed)           0.000    10.356    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[6]
    SLICE_X46Y67         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.470    12.649    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X46Y67         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[7]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)        0.109    12.833    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[7]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.549ns (34.465%)  route 4.847ns (65.535%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.848     7.857    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.653     8.634    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.758 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.722     9.480    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write_n_110
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.117 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.117    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.336 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.336    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[4]
    SLICE_X46Y67         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.470    12.649    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X46Y67         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)        0.109    12.833    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.693ns (25.642%)  route 4.909ns (74.357%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.098     8.106    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.230 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_21/O
                         net (fo=1, routed)           0.552     8.782    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_21_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.906 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, routed)           0.636     9.542    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/rnext[5]
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.563    12.742    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.151    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 2.425ns (33.348%)  route 4.847ns (66.652%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.848     7.857    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.653     8.634    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.758 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.722     9.480    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write_n_110
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    10.212 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/p_0_out_carry/O[3]
                         net (fo=1, routed)           0.000    10.212    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[3]
    SLICE_X46Y66         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.471    12.650    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X46Y66         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)        0.109    12.834    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[4]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.693ns (25.935%)  route 4.835ns (74.065%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.646     2.940    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y86         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=20, routed)          0.989     4.447    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.148     4.595 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     5.047    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.328     5.375 f  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.618     5.993    bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.119     6.112 r  bmeMultibyteOg_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.564     6.676    bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.332     7.008 r  bmeMultibyteOg_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.848     7.857    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=26, routed)          0.683     8.663    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.787 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_6/O
                         net (fo=2, routed)           0.681     9.468    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/rnext[2]
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        1.563    12.742    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.151    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  2.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.659     0.995    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.115     1.251    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y102        SRL16E                                       r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.930     1.296    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.402%)  route 0.168ns (42.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.554     0.890    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i_reg/Q
                         net (fo=2, routed)           0.168     1.185    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/New_rcv_dta
    SLICE_X51Y89         LUT2 (Prop_lut2_I0_O)        0.098     1.283 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/RD_FIFO_CNTRL.Rc_fifo_wr_i_1/O
                         net (fo=1, routed)           0.000     1.283    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/new_rcv_dta_i_reg
    SLICE_X51Y89         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.818     1.184    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X51Y89         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_wr_reg/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.092     1.241    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.639     0.975    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y100        FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.144     1.260    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X37Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.305 r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.305    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.825     1.191    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y98         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.625%)  route 0.266ns (65.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.554     0.890    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d1_reg/Q
                         net (fo=6, routed)           0.266     1.297    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d1
    SLICE_X53Y89         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.818     1.184    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X53Y89         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d2_reg/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.070     1.219    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.187ns (41.446%)  route 0.264ns (58.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.542     0.878    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X51Y78         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/Q
                         net (fo=8, routed)           0.264     1.283    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg__0[0]
    SLICE_X48Y78         LUT3 (Prop_lut3_I2_O)        0.046     1.329 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.329    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/p_0_in__1[2]
    SLICE_X48Y78         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.812     1.178    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X48Y78         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.107     1.250    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.249ns (53.797%)  route 0.214ns (46.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.545     0.881    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y81         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/Q
                         net (fo=4, routed)           0.214     1.242    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.101     1.343 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2_i_1/O
                         net (fo=1, routed)           0.000     1.343    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I_n_12
    SLICE_X47Y81         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.815     1.181    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X47Y81         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.107     1.253    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.316%)  route 0.264ns (58.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.542     0.878    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X51Y78         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/Q
                         net (fo=8, routed)           0.264     1.283    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg__0[0]
    SLICE_X48Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.328 r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.328    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/p_0_in__1[1]
    SLICE_X48Y78         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.812     1.178    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X48Y78         FDRE                                         r  bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.091     1.234    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/tx_under_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.730%)  route 0.290ns (67.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.551     0.887    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/tx_under_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/tx_under_prev_i_reg/Q
                         net (fo=7, routed)           0.290     1.317    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/al_i_reg[2]
    SLICE_X49Y84         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.818     1.184    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X49Y84         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.071     1.220    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.125%)  route 0.217ns (53.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.639     0.975    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y101        FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=6, routed)           0.217     1.333    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[0]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.378 r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.378    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__0_n_0
    SLICE_X36Y99         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.825     1.191    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y99         FDRE                                         r  bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    bmeMultibyteOg_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.246ns (53.495%)  route 0.214ns (46.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.545     0.881    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y81         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/Q
                         net (fo=4, routed)           0.214     1.242    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.098     1.340 r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_RdAck2_i_1/O
                         net (fo=1, routed)           0.000     1.340    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck20
    SLICE_X47Y81         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyteOg_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2914, routed)        0.815     1.181    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X47Y81         FDRE                                         r  bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.091     1.237    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bmeMultibyteOg_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bmeMultibyteOg_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y90    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y90    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y91    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y89    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y91    bmeMultibyteOg_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y78    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y82    bmeMultibyteOg_i/multibyteOg_0/inst/multibyteOg_CTRL_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y79    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y74    bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[61]_srl4___ap_CS_fsm_reg_r_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y79    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y79    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y74    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y74    bmeMultibyteOg_i/multibyteOg_0/inst/ap_CS_fsm_reg[80]_srl4___ap_CS_fsm_reg_r_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y74    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y74    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y74    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y77    bmeMultibyteOg_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



