// Seed: 1975676308
module module_0 ();
  supply0 id_1 = -1 & id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd26,
    parameter id_5 = 32'd24
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : -1  ==  -1] id_12;
  ;
  assign id_12 = id_11;
  assign id_4  = id_12;
  wire [id_5  ===  id_5 : id_3] id_13;
  assign id_5 = (id_1);
endmodule
