{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1502055436307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1502055436308 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "withdvb EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"withdvb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1502055436466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1502055436511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1502055436511 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1502055436789 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1502055436789 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 5 12 0 0 " "Implementing clock multiplication of 5, clock division of 12, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1502055436789 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] 5 48 0 0 " "Implementing clock multiplication of 5, clock division of 48, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1502055436789 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1502055436789 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_ctl\[6\] " "Input \"fx3_ctl\[6\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_ctl\[5\] " "Input \"fx3_ctl\[5\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[31\] " "Input \"fx3_gpif\[31\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[30\] " "Input \"fx3_gpif\[30\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[29\] " "Input \"fx3_gpif\[29\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[4\] " "Input \"fx3_gpif\[4\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[26\] " "Input \"fx3_gpif\[26\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[9\] " "Input \"fx3_gpif\[9\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[1\] " "Input \"fx3_gpif\[1\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[0\] " "Input \"fx3_gpif\[0\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[8\] " "Input \"fx3_gpif\[8\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[7\] " "Input \"fx3_gpif\[7\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[6\] " "Input \"fx3_gpif\[6\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[2\] " "Input \"fx3_gpif\[2\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[23\] " "Input \"fx3_gpif\[23\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[15\] " "Input \"fx3_gpif\[15\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[5\] " "Input \"fx3_gpif\[5\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[3\] " "Input \"fx3_gpif\[3\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[24\] " "Input \"fx3_gpif\[24\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[22\] " "Input \"fx3_gpif\[22\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[21\] " "Input \"fx3_gpif\[21\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[20\] " "Input \"fx3_gpif\[20\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[19\] " "Input \"fx3_gpif\[19\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[18\] " "Input \"fx3_gpif\[18\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[17\] " "Input \"fx3_gpif\[17\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[16\] " "Input \"fx3_gpif\[16\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[28\] " "Input \"fx3_gpif\[28\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[25\] " "Input \"fx3_gpif\[25\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[14\] " "Input \"fx3_gpif\[14\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[13\] " "Input \"fx3_gpif\[13\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[27\] " "Input \"fx3_gpif\[27\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[12\] " "Input \"fx3_gpif\[12\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[11\] " "Input \"fx3_gpif\[11\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[10\] " "Input \"fx3_gpif\[10\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1502055436791 ""}  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1502055436791 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -18 -500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-500 ps) for fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1502055436798 ""}  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1502055436798 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1502055437624 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1502055437635 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502055439003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502055439003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502055439003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502055439003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1502055439003 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1502055439003 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 51078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1502055439101 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1502055439101 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1502055439101 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1502055439101 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1502055439101 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1502055439142 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1502055442160 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3if1 " "Entity dcfifo_3if1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5ff1 " "Entity dcfifo_5ff1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iaf1 " "Entity dcfifo_iaf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_maf1 " "Entity dcfifo_maf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nan1 " "Entity dcfifo_nan1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nof1 " "Entity dcfifo_nof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_j09:dffpipe11\|dffe12a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_j09:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_i09:dffpipe8\|dffe9a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_i09:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1502055446819 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1502055446819 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/platforms/bladerf/constraints/bladerf.sdc " "Reading SDC File: '../../fpga/platforms/bladerf/constraints/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1502055447315 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055447333 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055447333 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055447333 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055447333 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1502055447333 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1502055447333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1502055447333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 fx3_gpif*rx_enable clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): fx3_gpif*rx_enable could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1502055447400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 rx_meta_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): rx_meta_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1502055447403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502055447403 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1502055447403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1502055447403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 116 rx_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(116): rx_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1502055447406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1502055447406 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1502055447406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1502055447406 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1502055447406 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1502055447475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1502055448083 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1502055448091 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041     c4_clock " "  26.041     c4_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500  c4_tx_clock " "  12.500  c4_tx_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 c4_tx_virtual " "  12.500 c4_tx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     fx3_pclk " "  10.000     fx3_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  fx3_virtual " "  10.000  fx3_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041  lms_pll_out " "  26.041  lms_pll_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_clock_out " "  31.250 lms_rx_clock_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_virtual " "  31.250 lms_rx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_pin " "  49.998 lms_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_reg " "  49.998 lms_sclk_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ref_vctcxo_tune " " 100.000 ref_vctcxo_tune" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.416 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.498 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  62.498 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 249.993 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " 249.993 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1502055448091 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1502055448091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c4_clock~input (placed in PIN A11 (CLK10, DIFFCLK_4n)) " "Automatically promoted node c4_clock~input (placed in PIN A11 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 51055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_3) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_3) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_3) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c4_tx_clock~input (placed in PIN G22 (CLK5, DIFFCLK_2n)) " "Automatically promoted node c4_tx_clock~input (placed in PIN G22 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 51054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lms_rx_clock_out~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node lms_rx_clock_out~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 51058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ref_vctcxo_tune~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node ref_vctcxo_tune~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_1pps~0 " "Destination node nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_1pps~0" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 132 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 36964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 51062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 50340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_synchronizer:U_tx_reset\|sync  " "Automatically promoted node reset_synchronizer:U_tx_reset\|sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 25556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[4\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[4\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[5\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[5\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[6\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[6\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[7\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[7\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 309 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 339 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1502055452281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502055452281 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452282 ""}  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 26228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_ts_reset  " "Automatically promoted node rx_ts_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|time_tamer:rx_tamer\|synchronizer:U_sync_ts_reset\|\\synchronize:reg0 " "Destination node nios_system:U_nios_system\|time_tamer:rx_tamer\|synchronizer:U_sync_ts_reset\|\\synchronize:reg0" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|time_tamer:rx_tamer\|compare_time\[63\]~1 " "Destination node nios_system:U_nios_system\|time_tamer:rx_tamer\|compare_time\[63\]~1" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 35550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502055452282 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 287 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_ts_reset  " "Automatically promoted node tx_ts_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|time_tamer:tx_tamer\|synchronizer:U_sync_ts_reset\|\\synchronize:reg0 " "Destination node nios_system:U_nios_system\|time_tamer:tx_tamer\|synchronizer:U_sync_ts_reset\|\\synchronize:reg0" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|time_tamer:tx_tamer\|compare_time\[63\]~1 " "Destination node nios_system:U_nios_system\|time_tamer:tx_tamer\|compare_time\[63\]~1" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 35557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502055452282 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_synchronizer:U_sys_reset_sync\|sync  " "Automatically promoted node reset_synchronizer:U_sys_reset_sync\|sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_uart_cts~output " "Destination node fx3_uart_cts~output" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 43726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[31\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[31\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[30\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[30\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[29\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[29\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[4\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[4\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[26\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[26\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[9\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[9\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[1\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[1\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[0\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[0\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[8\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[8\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1502055452282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502055452282 ""}  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\]  " "Automatically promoted node nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1502055452283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|read_mux_out\[0\] " "Destination node nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|read_mux_out\[0\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out~8 " "Destination node nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out~8" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 34098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1502055452283 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1502055452283 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1502055452283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1502055456087 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1502055456153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1502055456156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1502055456262 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1502055456468 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON fx3_gpif\[*\] " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"fx3_gpif\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1502055456468 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON fx3_ctl\[*\] " "Wildcard assignment \"Fast Output Register=ON\" to \"fx3_ctl\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1502055456468 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1502055456468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1502055456468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1502055456604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1502055461332 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1502055461419 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "44 Embedded multiplier block " "Packed 44 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1502055461419 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 I/O Input Buffer " "Packed 34 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1502055461419 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 I/O Output Buffer " "Packed 50 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1502055461419 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "27 " "Created 27 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1502055461419 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1502055461419 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1502055464611 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1502055465219 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1502055468846 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1502055475938 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:38 " "Fitter preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502055476500 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1502055476663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1502055480825 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1502055481148 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1502055481757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502055488810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1502055488907 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1502055570575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:22 " "Fitter placement operations ending: elapsed time is 00:01:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502055570575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1502055575337 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1502055577667 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1502055578275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1502055596684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1502055596684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:54 " "Fitter routing operations ending: elapsed time is 00:00:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502055631777 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 35.28 " "Total time spent on timing analysis during the Fitter is 35.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1502055632691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1502055632993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1502055635148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1502055635167 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1502055638204 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[0\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[0\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[0\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[0\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[1\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[1\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[1\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[1\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[2\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[2\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[2\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[2\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[3\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[3\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[3\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[3\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[4\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[4\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[5\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[5\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[6\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[6\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[7\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[7\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[8\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[8\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[9\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[9\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[10\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[10\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[11\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[11\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[12\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[12\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[13\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[13\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[14\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[14\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[15\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[15\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[16\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[16\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[17\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[17\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[18\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[18\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[19\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[19\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[20\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[20\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[21\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[21\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[22\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[22\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[23\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[23\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[24\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[24\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[25\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[25\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[26\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[26\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[27\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[27\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[28\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[28\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[29\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[29\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[30\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[30\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[31\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[31\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_ctl\[5\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_ctl\[5\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645500 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_ctl\[5\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_ctl\[5\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_ctl\[6\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_ctl\[6\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[29\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[29\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[27\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[27\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[30\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[30\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[28\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[28\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[7\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[7\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[10\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[10\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[13\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[13\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[12\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[12\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[2\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[2\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[1\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[1\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[4\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[4\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[3\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[3\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[5\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[5\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[15\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[15\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[9\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[9\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[8\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[8\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[31\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[31\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[6\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[6\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[0\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[0\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[26\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[26\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[23\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[23\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[21\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[21\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[18\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[18\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[19\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[19\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[20\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[20\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[25\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[25\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[24\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[24\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[22\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[22\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[14\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[14\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[11\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[11\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[17\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[17\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[16\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[16\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1502055645501 ""}
{ "Warning" "WFSAC_FSAC_PLL_SOURCE_SYNC_COMPENSATED_INPUTS_ON_DIFFERENT_SIDES" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 " "Input pins that are compensated by the source-synchronous PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" are spread across multiple edges" { { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[10\] top " "Input pin \"fx3_gpif\[10\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[10] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[10\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[11\] top " "Input pin \"fx3_gpif\[11\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[11] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[11\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[12\] top " "Input pin \"fx3_gpif\[12\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[12] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[12\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[27\] bottom " "Input pin \"fx3_gpif\[27\]\" is on the bottom edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[27] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[27\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[13\] top " "Input pin \"fx3_gpif\[13\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[13] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[13\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[14\] top " "Input pin \"fx3_gpif\[14\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[14] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[14\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[25\] bottom " "Input pin \"fx3_gpif\[25\]\" is on the bottom edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[25] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[25\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[28\] left " "Input pin \"fx3_gpif\[28\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[28] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[28\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[16\] left " "Input pin \"fx3_gpif\[16\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[16] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[16\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[17\] left " "Input pin \"fx3_gpif\[17\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[17] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[17\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[18\] left " "Input pin \"fx3_gpif\[18\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[18] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[18\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[19\] left " "Input pin \"fx3_gpif\[19\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[19] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[19\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[20\] left " "Input pin \"fx3_gpif\[20\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[20] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[20\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[21\] left " "Input pin \"fx3_gpif\[21\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[21] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[21\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[22\] bottom " "Input pin \"fx3_gpif\[22\]\" is on the bottom edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[22] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[22\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[24\] left " "Input pin \"fx3_gpif\[24\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[24] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[24\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[3\] top " "Input pin \"fx3_gpif\[3\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[3] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[3\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[5\] top " "Input pin \"fx3_gpif\[5\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[5] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[5\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[15\] left " "Input pin \"fx3_gpif\[15\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[15] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[15\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[23\] left " "Input pin \"fx3_gpif\[23\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[23] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[23\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[2\] top " "Input pin \"fx3_gpif\[2\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[2] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[2\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[6\] top " "Input pin \"fx3_gpif\[6\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[6] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[6\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[7\] left " "Input pin \"fx3_gpif\[7\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[7] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[7\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[8\] top " "Input pin \"fx3_gpif\[8\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[8] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[8\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[0\] top " "Input pin \"fx3_gpif\[0\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[0] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[0\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[1\] top " "Input pin \"fx3_gpif\[1\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[1] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[1\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[9\] top " "Input pin \"fx3_gpif\[9\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[9] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[9\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[26\] left " "Input pin \"fx3_gpif\[26\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[26] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[26\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[4\] top " "Input pin \"fx3_gpif\[4\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[4] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[4\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[29\] bottom " "Input pin \"fx3_gpif\[29\]\" is on the bottom edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[29] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[29\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[30\] left " "Input pin \"fx3_gpif\[30\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[30] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[30\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[31\] left " "Input pin \"fx3_gpif\[31\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[31] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[31\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_ctl\[5\] left " "Input pin \"fx3_ctl\[5\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[5] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[5\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_ctl\[6\] top " "Input pin \"fx3_ctl\[6\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[6] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[6\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1502055646030 ""}  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[10] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[10\]" } { 0 "fx3_gpif\[11\]" } { 0 "fx3_gpif\[12\]" } { 0 "fx3_gpif\[27\]" } { 0 "fx3_gpif\[13\]" } { 0 "fx3_gpif\[14\]" } { 0 "fx3_gpif\[25\]" } { 0 "fx3_gpif\[28\]" } { 0 "fx3_gpif\[16\]" } { 0 "fx3_gpif\[17\]" } { 0 "fx3_gpif\[18\]" } { 0 "fx3_gpif\[19\]" } { 0 "fx3_gpif\[20\]" } { 0 "fx3_gpif\[21\]" } { 0 "fx3_gpif\[22\]" } { 0 "fx3_gpif\[24\]" } { 0 "fx3_gpif\[3\]" } { 0 "fx3_gpif\[5\]" } { 0 "fx3_gpif\[15\]" } { 0 "fx3_gpif\[23\]" } { 0 "fx3_gpif\[2\]" } { 0 "fx3_gpif\[6\]" } { 0 "fx3_gpif\[7\]" } { 0 "fx3_gpif\[8\]" } { 0 "fx3_gpif\[0\]" } { 0 "fx3_gpif\[1\]" } { 0 "fx3_gpif\[9\]" } { 0 "fx3_gpif\[26\]" } { 0 "fx3_gpif\[4\]" } { 0 "fx3_gpif\[29\]" } { 0 "fx3_gpif\[30\]" } { 0 "fx3_gpif\[31\]" } { 0 "fx3_ctl\[5\]" } { 0 "fx3_ctl\[6\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[11] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[12] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[27] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[13] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[14] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[25] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[28] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[16] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[17] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[18] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[19] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[20] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[21] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[22] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[24] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[3] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[5] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[15] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[23] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[2] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[6] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[7] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[8] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[0] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[1] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[9] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[26] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[4] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[29] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[30] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[31] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[5] } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[6] } } }  } 0 176678 "Input pins that are compensated by the source-synchronous PLL \"%1!s!\" are spread across multiple edges" 0 0 "Fitter" 0 -1 1502055646030 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502055646043 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1502055650152 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "15 " "Following 15 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[0\] a permanently enabled " "Pin fx3_ctl\[0\] has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[0] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[0\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[1\] a permanently enabled " "Pin fx3_ctl\[1\] has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[1] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[1\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[2\] a permanently enabled " "Pin fx3_ctl\[2\] has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[2] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[2\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[3\] a permanently enabled " "Pin fx3_ctl\[3\] has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[3] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[3\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[4\] a permanently disabled " "Pin fx3_ctl\[4\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[4] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[4\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[5\] a permanently disabled " "Pin fx3_ctl\[5\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[5] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[5\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[6\] a permanently disabled " "Pin fx3_ctl\[6\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[6] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[6\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[7\] a permanently disabled " "Pin fx3_ctl\[7\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[7] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[7\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[8\] a permanently disabled " "Pin fx3_ctl\[8\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[8] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[8\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[9\] a permanently disabled " "Pin fx3_ctl\[9\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[9] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[9\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[10\] a permanently disabled " "Pin fx3_ctl\[10\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[10] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[10\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[11\] a permanently disabled " "Pin fx3_ctl\[11\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[11] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[11\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[12\] a permanently disabled " "Pin fx3_ctl\[12\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[12] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[12\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mini_exp1 a permanently enabled " "Pin mini_exp1 has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { mini_exp1 } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mini_exp1" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mini_exp2 a permanently enabled " "Pin mini_exp2 has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { mini_exp2 } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mini_exp2" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1502055650658 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1502055650658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/spex/Downloads/bladerf-dvbs2/quartus/work/output_files/withdvb.fit.smsg " "Generated suppressed messages file /home/spex/Downloads/bladerf-dvbs2/quartus/work/output_files/withdvb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1502055652749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1664 " "Peak virtual memory: 1664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502055657140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  6 17:40:57 2017 " "Processing ended: Sun Aug  6 17:40:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502055657140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:44 " "Elapsed time: 00:03:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502055657140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:44 " "Total CPU time (on all processors): 00:06:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502055657140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1502055657140 ""}
