{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../Accumulator.gen/sources_1/bd/Accumulator",
      "name": "Accumulator",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "accum_part_0": "",
      "data_part_0": "",
      "fifos_part_0": ""
    },
    "components": {
      "accum_part_0": {
        "vlnv": "xilinx.com:module_ref:accum_part:1.0",
        "xci_name": "Accumulator_accum_part_0_1",
        "xci_path": "ip\\Accumulator_accum_part_0_1\\Accumulator_accum_part_0_1.xci",
        "inst_hier_path": "accum_part_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "accum_part",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              }
            }
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "IS_CLF": {
            "direction": "I"
          },
          "IS_ACCUM_FIN": {
            "direction": "I"
          },
          "DATA_IN": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "DATA_OUT": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "data_part_0": {
        "vlnv": "xilinx.com:module_ref:data_part:1.0",
        "xci_name": "Accumulator_data_part_0_1",
        "xci_path": "ip\\Accumulator_data_part_0_1\\Accumulator_data_part_0_1.xci",
        "inst_hier_path": "data_part_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_part",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              }
            }
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "IS_EMPTY": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RD_EN": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DATA_IN": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "DATA_OUT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "fifos_part_0": {
        "vlnv": "xilinx.com:module_ref:fifos_part:1.0",
        "xci_name": "Accumulator_fifos_part_0_1",
        "xci_path": "ip\\Accumulator_fifos_part_0_1\\Accumulator_fifos_part_0_1.xci",
        "inst_hier_path": "fifos_part_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fifos_part",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              }
            }
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "I_PUSH": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "I_REAR": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "I_R_EN": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "DATA_OUT": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "EMPTY": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "FULL": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "accum_part_0/CLK",
          "data_part_0/CLK",
          "fifos_part_0/CLK"
        ]
      },
      "Net1": {
        "ports": [
          "accum_part_0/RESET",
          "data_part_0/RESET",
          "fifos_part_0/RESET"
        ]
      },
      "data_part_0_DATA_OUT": {
        "ports": [
          "data_part_0/DATA_OUT",
          "accum_part_0/DATA_IN"
        ]
      },
      "data_part_0_RD_EN": {
        "ports": [
          "data_part_0/RD_EN",
          "fifos_part_0/I_R_EN"
        ]
      },
      "fifos_part_0_DATA_OUT": {
        "ports": [
          "fifos_part_0/DATA_OUT",
          "data_part_0/DATA_IN"
        ]
      },
      "fifos_part_0_EMPTY": {
        "ports": [
          "fifos_part_0/EMPTY",
          "data_part_0/IS_EMPTY"
        ]
      }
    }
  }
}