library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Datapath is
  PORT
	(
		Clk :  in  std_logic;
		Fio_Load_E :  in  std_logic;
		Reset_MA :  in  std_logic;
		Fio_Descendo :  in  std_logic;
		Fio_Subindo :  in  std_logic;
		Fio_Atualizar :  in  std_logic;
		E :  in  std_logic_vector(3 DOWNTO 0);
		
		Fio_Maior :  out  std_logic;
		Fio_Igual :  out  std_logic;
		Fio_Menor :  out  std_logic;
		Subindo :  out  std_logic;
		Descendo :  out  std_logic;
		Display :  out  std_logic_vector(6 DOWNTO 0)
	);
end Datapath;

architecture arch of Datapath is

	component RegW 
		generic
		(
			DATA_WIDTH : integer:= 4
		);
		port
		( 
			clock: in std_logic;
			load: in std_logic;
			D: in std_logic_vector ((DATA_WIDTH-1) downto 0);
			Q: out std_logic_vector ((DATA_WIDTH-1) downto 0)
		 );
	end component;
	
	component Reg_MA
		generic 
		(
        W       :       integer := 32
		 );
		 port 
		 (
			  CLK     : in    std_logic;
			  RESET   : in    std_logic;
			  INPUT   : in    std_logic_vector(W - 1 downto 0);
			  OUTPUT  : out   std_logic_vector(W - 1 downto 0)
		 );
	end component;
	
	component Comparador
	
		generic
		(
			DATA_WIDTH: natural := 16
		);
		
		port
		(
			a: in std_logic_vector ((DATA_WIDTH-1) downto 0);
			b: in std_logic_vector ((DATA_WIDTH-1) downto 0);
			maior: out std_logic;
			menor: out std_logic;
			igual: out std_logic
		);
	
	end component;
	
	component BCD_7seg
		port 
		(
			entrada: in std_logic_vector (3 downto 0);
			saida: out std_logic_vector (6 downto 0)
		);
	end component;
	
	
	signal fio_E: std_logic_vector(3 DOWNTO 0);
	
	begin
		instance_Reg_E: RegW generic map (DatA_WIDTH => 4) port map (Clk => clock, Fio_Load_E => load, E => D, fio_E => Q);
end arch;