0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sim_1/new/sawtooth_tb.v,1582480693,verilog,,,,sawtooth_tb,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/Downloads/Debounce.v,1582226282,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/imports/sources_1/imports/new/bcd7seg.v,,debounce,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/ECE3829/vga_controller_640_60.vhd,1582061874,vhdl,,,,vga_controller_640_60,,,,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/imports/new/decoder2to4.v,1582061874,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/imports/new/my_counter.v,,decoder2to4,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/imports/new/my_counter.v,1582061874,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/imports/sources_1/new/seven_seg.v,,my_counter,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/imports/sources_1/imports/new/bcd7seg.v,1582061874,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/dac_sawtooth.v,,bcd7seg,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/imports/sources_1/new/seven_seg.v,1582226282,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/shift_register_16b.v,,seven_seg,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/new/slowclock.v,1582063328,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/vga_clk.v,,slowclock,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1582061874,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/Downloads/Debounce.v,,clk_wiz_0,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1582061874,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/dac_sawtooth.v,1582479475,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sim_1/new/sawtooth_tb.v,,dac_sawtooth,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/lab3_top.v,1582226282,verilog,,,,lab3_top,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/shift_register_16b.v,1582061874,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/slowclk_100K.v,,shift_register_16b,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/slowclk_100K.v,1582061874,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/slowclk_1M.v,,slowclk_100k,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/slowclk_1M.v,1582061874,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/imports/new/slowclock.v,,slowclk_1M,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/vga_clk.v,1582061874,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/vga_display.v,,vga_clk,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/vga_display.v,1582226282,verilog,,C:/Users/alyss/Documents/GitHub/ece3829_lab3/ece3829_lab3.srcs/sources_1/new/lab3_top.v,,vga_display,,,../../../../ece3829_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
