[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: repair_setup1.def
[INFO ODB-0128] Design: reg1
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 17 components and 92 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 34 connections.
[INFO ODB-0133]     Created 7 nets and 30 connections.
[INFO ODB-0134] Finished DEF file: repair_setup1.def
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.834    0.834 ^ r1/Q (DFF_X1)
   0.023    0.857 ^ u1/A (BUF_X1)
   0.196    1.053 ^ u1/Z (BUF_X1)
   0.001    1.054 ^ u2/A (BUF_X1)
   0.121    1.175 ^ u2/Z (BUF_X1)
   0.001    1.176 ^ u3/A (BUF_X1)
   0.118    1.294 ^ u3/Z (BUF_X1)
   0.001    1.296 ^ u4/A (BUF_X1)
   0.118    1.414 ^ u4/Z (BUF_X1)
   0.001    1.415 ^ u5/A (BUF_X1)
   0.367    1.782 ^ u5/Z (BUF_X1)
   0.048    1.830 ^ r2/D (DFF_X1)
            1.830   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.155    0.145   library setup time
            0.145   data required time
-----------------------------------------------------------
            0.145   data required time
           -1.830   data arrival time
-----------------------------------------------------------
           -1.685   slack (VIOLATED)


[INFO RSZ-0040] Inserted 11 buffers.
[INFO RSZ-0041] Resized 16 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.265    0.265 v r1/Q (DFF_X1)
   0.002    0.268 v u1/A (BUF_X4)
   0.091    0.359 v u1/Z (BUF_X4)
   0.003    0.361 v u2/A (BUF_X8)
   0.076    0.437 v u2/Z (BUF_X8)
   0.003    0.440 v u3/A (BUF_X8)
   0.074    0.515 v u3/Z (BUF_X8)
   0.003    0.518 v u4/A (BUF_X8)
   0.077    0.595 v u4/Z (BUF_X8)
   0.005    0.600 v u5/A (BUF_X16)
   0.077    0.677 v u5/Z (BUF_X16)
   0.036    0.713 v r2/D (DFF_X1)
            0.713   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.172    0.128   library setup time
            0.128   data required time
-----------------------------------------------------------
            0.128   data required time
           -0.713   data arrival time
-----------------------------------------------------------
           -0.584   slack (VIOLATED)


