/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*156 cases */, 127|128,76/*9855*/, TARGET_VAL(ISD::ADD),// ->9860
/*5*/         OPC_Scope, 71, /*->78*/ // 49 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild, 1,
/*10*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/          OPC_MoveChild, 0,
/*15*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/          OPC_MoveChild, 0,
/*20*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/          OPC_RecordChild0, // #1 = $a
/*24*/          OPC_CheckChild1Integer, 16, 
/*26*/          OPC_CheckChild1Type, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_CheckChild1Integer, 16, 
/*31*/          OPC_CheckChild1Type, MVT::i32,
/*33*/          OPC_MoveParent,
/*34*/          OPC_MoveChild, 1,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*39*/          OPC_MoveChild, 0,
/*41*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*44*/          OPC_RecordChild0, // #2 = $b
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_CheckChild1Integer, 16, 
/*52*/          OPC_CheckChild1Type, MVT::i32,
/*54*/          OPC_MoveParent,
/*55*/          OPC_MoveParent,
/*56*/          OPC_CheckType, MVT::i32,
/*58*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*60*/          OPC_EmitInteger, MVT::i32, 14, 
/*63*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*78*/        /*Scope*/ 71, /*->150*/
/*79*/          OPC_MoveChild, 0,
/*81*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*84*/          OPC_MoveChild, 0,
/*86*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*89*/          OPC_MoveChild, 0,
/*91*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*94*/          OPC_RecordChild0, // #0 = $a
/*95*/          OPC_CheckChild1Integer, 16, 
/*97*/          OPC_CheckChild1Type, MVT::i32,
/*99*/          OPC_MoveParent,
/*100*/         OPC_CheckChild1Integer, 16, 
/*102*/         OPC_CheckChild1Type, MVT::i32,
/*104*/         OPC_MoveParent,
/*105*/         OPC_MoveChild, 1,
/*107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*110*/         OPC_MoveChild, 0,
/*112*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*115*/         OPC_RecordChild0, // #1 = $b
/*116*/         OPC_CheckChild1Integer, 16, 
/*118*/         OPC_CheckChild1Type, MVT::i32,
/*120*/         OPC_MoveParent,
/*121*/         OPC_CheckChild1Integer, 16, 
/*123*/         OPC_CheckChild1Type, MVT::i32,
/*125*/         OPC_MoveParent,
/*126*/         OPC_MoveParent,
/*127*/         OPC_RecordChild1, // #2 = $acc
/*128*/         OPC_CheckType, MVT::i32,
/*130*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*132*/         OPC_EmitInteger, MVT::i32, 14, 
/*135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*150*/       /*Scope*/ 52|128,2/*308*/, /*->460*/
/*152*/         OPC_RecordChild0, // #0 = $Rn
/*153*/         OPC_MoveChild, 1,
/*155*/         OPC_Scope, 49, /*->206*/ // 6 children in Scope
/*157*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*160*/           OPC_MoveChild, 0,
/*162*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*165*/           OPC_RecordChild0, // #1 = $Rm
/*166*/           OPC_RecordChild1, // #2 = $rot
/*167*/           OPC_MoveChild, 1,
/*169*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*172*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*174*/           OPC_CheckType, MVT::i32,
/*176*/           OPC_MoveParent,
/*177*/           OPC_MoveParent,
/*178*/           OPC_MoveParent,
/*179*/           OPC_CheckType, MVT::i32,
/*181*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*183*/           OPC_EmitConvertToTarget, 2,
/*185*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*188*/           OPC_EmitInteger, MVT::i32, 14, 
/*191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*206*/         /*Scope*/ 50, /*->257*/
/*207*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*211*/           OPC_MoveChild, 0,
/*213*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*216*/           OPC_RecordChild0, // #1 = $Rm
/*217*/           OPC_RecordChild1, // #2 = $rot
/*218*/           OPC_MoveChild, 1,
/*220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*223*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*225*/           OPC_CheckType, MVT::i32,
/*227*/           OPC_MoveParent,
/*228*/           OPC_MoveParent,
/*229*/           OPC_MoveParent,
/*230*/           OPC_CheckType, MVT::i32,
/*232*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*234*/           OPC_EmitConvertToTarget, 2,
/*236*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*239*/           OPC_EmitInteger, MVT::i32, 14, 
/*242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*257*/         /*Scope*/ 49, /*->307*/
/*258*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*261*/           OPC_MoveChild, 0,
/*263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*266*/           OPC_RecordChild0, // #1 = $Rm
/*267*/           OPC_RecordChild1, // #2 = $rot
/*268*/           OPC_MoveChild, 1,
/*270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*273*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*275*/           OPC_CheckType, MVT::i32,
/*277*/           OPC_MoveParent,
/*278*/           OPC_MoveParent,
/*279*/           OPC_MoveParent,
/*280*/           OPC_CheckType, MVT::i32,
/*282*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*284*/           OPC_EmitConvertToTarget, 2,
/*286*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*289*/           OPC_EmitInteger, MVT::i32, 14, 
/*292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*307*/         /*Scope*/ 50, /*->358*/
/*308*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*317*/           OPC_RecordChild0, // #1 = $Rm
/*318*/           OPC_RecordChild1, // #2 = $rot
/*319*/           OPC_MoveChild, 1,
/*321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*324*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*326*/           OPC_CheckType, MVT::i32,
/*328*/           OPC_MoveParent,
/*329*/           OPC_MoveParent,
/*330*/           OPC_MoveParent,
/*331*/           OPC_CheckType, MVT::i32,
/*333*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*335*/           OPC_EmitConvertToTarget, 2,
/*337*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*340*/           OPC_EmitInteger, MVT::i32, 14, 
/*343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*358*/         /*Scope*/ 49, /*->408*/
/*359*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*362*/           OPC_MoveChild, 0,
/*364*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*367*/           OPC_RecordChild0, // #1 = $Rm
/*368*/           OPC_RecordChild1, // #2 = $rot
/*369*/           OPC_MoveChild, 1,
/*371*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*374*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*376*/           OPC_CheckType, MVT::i32,
/*378*/           OPC_MoveParent,
/*379*/           OPC_MoveParent,
/*380*/           OPC_MoveParent,
/*381*/           OPC_CheckType, MVT::i32,
/*383*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*385*/           OPC_EmitConvertToTarget, 2,
/*387*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*390*/           OPC_EmitInteger, MVT::i32, 14, 
/*393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*408*/         /*Scope*/ 50, /*->459*/
/*409*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*413*/           OPC_MoveChild, 0,
/*415*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*418*/           OPC_RecordChild0, // #1 = $Rm
/*419*/           OPC_RecordChild1, // #2 = $rot
/*420*/           OPC_MoveChild, 1,
/*422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*425*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*427*/           OPC_CheckType, MVT::i32,
/*429*/           OPC_MoveParent,
/*430*/           OPC_MoveParent,
/*431*/           OPC_MoveParent,
/*432*/           OPC_CheckType, MVT::i32,
/*434*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*436*/           OPC_EmitConvertToTarget, 2,
/*438*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*441*/           OPC_EmitInteger, MVT::i32, 14, 
/*444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*459*/         0, /*End of Scope*/
/*460*/       /*Scope*/ 57|128,2/*313*/, /*->775*/
/*462*/         OPC_MoveChild, 0,
/*464*/         OPC_Scope, 50, /*->516*/ // 6 children in Scope
/*466*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*469*/           OPC_MoveChild, 0,
/*471*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*474*/           OPC_RecordChild0, // #0 = $Rm
/*475*/           OPC_RecordChild1, // #1 = $rot
/*476*/           OPC_MoveChild, 1,
/*478*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*481*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*483*/           OPC_CheckType, MVT::i32,
/*485*/           OPC_MoveParent,
/*486*/           OPC_MoveParent,
/*487*/           OPC_MoveParent,
/*488*/           OPC_RecordChild1, // #2 = $Rn
/*489*/           OPC_CheckType, MVT::i32,
/*491*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*493*/           OPC_EmitConvertToTarget, 1,
/*495*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*498*/           OPC_EmitInteger, MVT::i32, 14, 
/*501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*516*/         /*Scope*/ 51, /*->568*/
/*517*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*521*/           OPC_MoveChild, 0,
/*523*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*526*/           OPC_RecordChild0, // #0 = $Rm
/*527*/           OPC_RecordChild1, // #1 = $rot
/*528*/           OPC_MoveChild, 1,
/*530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*533*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*535*/           OPC_CheckType, MVT::i32,
/*537*/           OPC_MoveParent,
/*538*/           OPC_MoveParent,
/*539*/           OPC_MoveParent,
/*540*/           OPC_RecordChild1, // #2 = $Rn
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*550*/           OPC_EmitInteger, MVT::i32, 14, 
/*553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*568*/         /*Scope*/ 50, /*->619*/
/*569*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*572*/           OPC_MoveChild, 0,
/*574*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*577*/           OPC_RecordChild0, // #0 = $Rm
/*578*/           OPC_RecordChild1, // #1 = $rot
/*579*/           OPC_MoveChild, 1,
/*581*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*584*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*586*/           OPC_CheckType, MVT::i32,
/*588*/           OPC_MoveParent,
/*589*/           OPC_MoveParent,
/*590*/           OPC_MoveParent,
/*591*/           OPC_RecordChild1, // #2 = $Rn
/*592*/           OPC_CheckType, MVT::i32,
/*594*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*596*/           OPC_EmitConvertToTarget, 1,
/*598*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*619*/         /*Scope*/ 51, /*->671*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild, 0,
/*626*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*629*/           OPC_RecordChild0, // #0 = $Rm
/*630*/           OPC_RecordChild1, // #1 = $rot
/*631*/           OPC_MoveChild, 1,
/*633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*636*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_MoveParent,
/*641*/           OPC_MoveParent,
/*642*/           OPC_MoveParent,
/*643*/           OPC_RecordChild1, // #2 = $Rn
/*644*/           OPC_CheckType, MVT::i32,
/*646*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*648*/           OPC_EmitConvertToTarget, 1,
/*650*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*653*/           OPC_EmitInteger, MVT::i32, 14, 
/*656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*671*/         /*Scope*/ 50, /*->722*/
/*672*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*675*/           OPC_MoveChild, 0,
/*677*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*680*/           OPC_RecordChild0, // #0 = $Rm
/*681*/           OPC_RecordChild1, // #1 = $rot
/*682*/           OPC_MoveChild, 1,
/*684*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*687*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*689*/           OPC_CheckType, MVT::i32,
/*691*/           OPC_MoveParent,
/*692*/           OPC_MoveParent,
/*693*/           OPC_MoveParent,
/*694*/           OPC_RecordChild1, // #2 = $Rn
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*699*/           OPC_EmitConvertToTarget, 1,
/*701*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*704*/           OPC_EmitInteger, MVT::i32, 14, 
/*707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*722*/         /*Scope*/ 51, /*->774*/
/*723*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*727*/           OPC_MoveChild, 0,
/*729*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*732*/           OPC_RecordChild0, // #0 = $Rm
/*733*/           OPC_RecordChild1, // #1 = $rot
/*734*/           OPC_MoveChild, 1,
/*736*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*739*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*741*/           OPC_CheckType, MVT::i32,
/*743*/           OPC_MoveParent,
/*744*/           OPC_MoveParent,
/*745*/           OPC_MoveParent,
/*746*/           OPC_RecordChild1, // #2 = $Rn
/*747*/           OPC_CheckType, MVT::i32,
/*749*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*751*/           OPC_EmitConvertToTarget, 1,
/*753*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*756*/           OPC_EmitInteger, MVT::i32, 14, 
/*759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*774*/         0, /*End of Scope*/
/*775*/       /*Scope*/ 115, /*->891*/
/*776*/         OPC_RecordChild0, // #0 = $acc
/*777*/         OPC_MoveChild, 1,
/*779*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*782*/         OPC_MoveChild, 0,
/*784*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*787*/         OPC_Scope, 50, /*->839*/ // 2 children in Scope
/*789*/           OPC_MoveChild, 0,
/*791*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*794*/           OPC_RecordChild0, // #1 = $a
/*795*/           OPC_CheckChild1Integer, 16, 
/*797*/           OPC_CheckChild1Type, MVT::i32,
/*799*/           OPC_MoveParent,
/*800*/           OPC_CheckChild1Integer, 16, 
/*802*/           OPC_CheckChild1Type, MVT::i32,
/*804*/           OPC_MoveParent,
/*805*/           OPC_MoveChild, 1,
/*807*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*810*/           OPC_RecordChild0, // #2 = $b
/*811*/           OPC_CheckChild1Integer, 16, 
/*813*/           OPC_CheckChild1Type, MVT::i32,
/*815*/           OPC_MoveParent,
/*816*/           OPC_MoveParent,
/*817*/           OPC_CheckType, MVT::i32,
/*819*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*821*/           OPC_EmitInteger, MVT::i32, 14, 
/*824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*839*/         /*Scope*/ 50, /*->890*/
/*840*/           OPC_RecordChild0, // #1 = $a
/*841*/           OPC_CheckChild1Integer, 16, 
/*843*/           OPC_CheckChild1Type, MVT::i32,
/*845*/           OPC_MoveParent,
/*846*/           OPC_MoveChild, 1,
/*848*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*851*/           OPC_MoveChild, 0,
/*853*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*856*/           OPC_RecordChild0, // #2 = $b
/*857*/           OPC_CheckChild1Integer, 16, 
/*859*/           OPC_CheckChild1Type, MVT::i32,
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckChild1Integer, 16, 
/*864*/           OPC_CheckChild1Type, MVT::i32,
/*866*/           OPC_MoveParent,
/*867*/           OPC_MoveParent,
/*868*/           OPC_CheckType, MVT::i32,
/*870*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*872*/           OPC_EmitInteger, MVT::i32, 14, 
/*875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*890*/         0, /*End of Scope*/
/*891*/       /*Scope*/ 116, /*->1008*/
/*892*/         OPC_MoveChild, 0,
/*894*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*897*/         OPC_MoveChild, 0,
/*899*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*902*/         OPC_Scope, 51, /*->955*/ // 2 children in Scope
/*904*/           OPC_MoveChild, 0,
/*906*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*909*/           OPC_RecordChild0, // #0 = $a
/*910*/           OPC_CheckChild1Integer, 16, 
/*912*/           OPC_CheckChild1Type, MVT::i32,
/*914*/           OPC_MoveParent,
/*915*/           OPC_CheckChild1Integer, 16, 
/*917*/           OPC_CheckChild1Type, MVT::i32,
/*919*/           OPC_MoveParent,
/*920*/           OPC_MoveChild, 1,
/*922*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*925*/           OPC_RecordChild0, // #1 = $b
/*926*/           OPC_CheckChild1Integer, 16, 
/*928*/           OPC_CheckChild1Type, MVT::i32,
/*930*/           OPC_MoveParent,
/*931*/           OPC_MoveParent,
/*932*/           OPC_RecordChild1, // #2 = $acc
/*933*/           OPC_CheckType, MVT::i32,
/*935*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*937*/           OPC_EmitInteger, MVT::i32, 14, 
/*940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*955*/         /*Scope*/ 51, /*->1007*/
/*956*/           OPC_RecordChild0, // #0 = $b
/*957*/           OPC_CheckChild1Integer, 16, 
/*959*/           OPC_CheckChild1Type, MVT::i32,
/*961*/           OPC_MoveParent,
/*962*/           OPC_MoveChild, 1,
/*964*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*967*/           OPC_MoveChild, 0,
/*969*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*972*/           OPC_RecordChild0, // #1 = $a
/*973*/           OPC_CheckChild1Integer, 16, 
/*975*/           OPC_CheckChild1Type, MVT::i32,
/*977*/           OPC_MoveParent,
/*978*/           OPC_CheckChild1Integer, 16, 
/*980*/           OPC_CheckChild1Type, MVT::i32,
/*982*/           OPC_MoveParent,
/*983*/           OPC_MoveParent,
/*984*/           OPC_RecordChild1, // #2 = $acc
/*985*/           OPC_CheckType, MVT::i32,
/*987*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*989*/           OPC_EmitInteger, MVT::i32, 14, 
/*992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1007*/        0, /*End of Scope*/
/*1008*/      /*Scope*/ 3|128,1/*131*/, /*->1141*/
/*1010*/        OPC_RecordChild0, // #0 = $Rn
/*1011*/        OPC_MoveChild, 1,
/*1013*/        OPC_Scope, 30, /*->1045*/ // 4 children in Scope
/*1015*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1018*/          OPC_RecordChild0, // #1 = $Rm
/*1019*/          OPC_MoveParent,
/*1020*/          OPC_CheckType, MVT::i32,
/*1022*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1024*/          OPC_EmitInteger, MVT::i32, 0, 
/*1027*/          OPC_EmitInteger, MVT::i32, 14, 
/*1030*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1033*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1045*/        /*Scope*/ 31, /*->1077*/
/*1046*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1050*/          OPC_RecordChild0, // #1 = $Rm
/*1051*/          OPC_MoveParent,
/*1052*/          OPC_CheckType, MVT::i32,
/*1054*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1056*/          OPC_EmitInteger, MVT::i32, 0, 
/*1059*/          OPC_EmitInteger, MVT::i32, 14, 
/*1062*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1065*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1077*/        /*Scope*/ 30, /*->1108*/
/*1078*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1081*/          OPC_RecordChild0, // #1 = $Rm
/*1082*/          OPC_MoveParent,
/*1083*/          OPC_CheckType, MVT::i32,
/*1085*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1087*/          OPC_EmitInteger, MVT::i32, 0, 
/*1090*/          OPC_EmitInteger, MVT::i32, 14, 
/*1093*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1096*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1108*/        /*Scope*/ 31, /*->1140*/
/*1109*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1113*/          OPC_RecordChild0, // #1 = $Rm
/*1114*/          OPC_MoveParent,
/*1115*/          OPC_CheckType, MVT::i32,
/*1117*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1119*/          OPC_EmitInteger, MVT::i32, 0, 
/*1122*/          OPC_EmitInteger, MVT::i32, 14, 
/*1125*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1128*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1140*/        0, /*End of Scope*/
/*1141*/      /*Scope*/ 6|128,1/*134*/, /*->1277*/
/*1143*/        OPC_MoveChild, 0,
/*1145*/        OPC_Scope, 31, /*->1178*/ // 4 children in Scope
/*1147*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1150*/          OPC_RecordChild0, // #0 = $Rm
/*1151*/          OPC_MoveParent,
/*1152*/          OPC_RecordChild1, // #1 = $Rn
/*1153*/          OPC_CheckType, MVT::i32,
/*1155*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1157*/          OPC_EmitInteger, MVT::i32, 0, 
/*1160*/          OPC_EmitInteger, MVT::i32, 14, 
/*1163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1178*/        /*Scope*/ 32, /*->1211*/
/*1179*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1183*/          OPC_RecordChild0, // #0 = $Rm
/*1184*/          OPC_MoveParent,
/*1185*/          OPC_RecordChild1, // #1 = $Rn
/*1186*/          OPC_CheckType, MVT::i32,
/*1188*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/          OPC_EmitInteger, MVT::i32, 0, 
/*1193*/          OPC_EmitInteger, MVT::i32, 14, 
/*1196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/        /*Scope*/ 31, /*->1243*/
/*1212*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/          OPC_RecordChild0, // #0 = $Rm
/*1216*/          OPC_MoveParent,
/*1217*/          OPC_RecordChild1, // #1 = $Rn
/*1218*/          OPC_CheckType, MVT::i32,
/*1220*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1222*/          OPC_EmitInteger, MVT::i32, 0, 
/*1225*/          OPC_EmitInteger, MVT::i32, 14, 
/*1228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1243*/        /*Scope*/ 32, /*->1276*/
/*1244*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1248*/          OPC_RecordChild0, // #0 = $Rm
/*1249*/          OPC_MoveParent,
/*1250*/          OPC_RecordChild1, // #1 = $Rn
/*1251*/          OPC_CheckType, MVT::i32,
/*1253*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1255*/          OPC_EmitInteger, MVT::i32, 0, 
/*1258*/          OPC_EmitInteger, MVT::i32, 14, 
/*1261*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1264*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1276*/        0, /*End of Scope*/
/*1277*/      /*Scope*/ 75, /*->1353*/
/*1278*/        OPC_RecordChild0, // #0 = $Ra
/*1279*/        OPC_MoveChild, 1,
/*1281*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1284*/        OPC_MoveChild, 0,
/*1286*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1289*/        OPC_RecordChild0, // #1 = $Rn
/*1290*/        OPC_CheckChild1Integer, 16, 
/*1292*/        OPC_CheckChild1Type, MVT::i32,
/*1294*/        OPC_MoveParent,
/*1295*/        OPC_MoveChild, 1,
/*1297*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1300*/        OPC_RecordChild0, // #2 = $Rm
/*1301*/        OPC_CheckChild1Integer, 16, 
/*1303*/        OPC_CheckChild1Type, MVT::i32,
/*1305*/        OPC_MoveParent,
/*1306*/        OPC_MoveParent,
/*1307*/        OPC_CheckType, MVT::i32,
/*1309*/        OPC_Scope, 20, /*->1331*/ // 2 children in Scope
/*1311*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1313*/          OPC_EmitInteger, MVT::i32, 14, 
/*1316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1331*/        /*Scope*/ 20, /*->1352*/
/*1332*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1334*/          OPC_EmitInteger, MVT::i32, 14, 
/*1337*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1340*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1352*/        0, /*End of Scope*/
/*1353*/      /*Scope*/ 75, /*->1429*/
/*1354*/        OPC_MoveChild, 0,
/*1356*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1359*/        OPC_MoveChild, 0,
/*1361*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1364*/        OPC_RecordChild0, // #0 = $Rn
/*1365*/        OPC_CheckChild1Integer, 16, 
/*1367*/        OPC_CheckChild1Type, MVT::i32,
/*1369*/        OPC_MoveParent,
/*1370*/        OPC_MoveChild, 1,
/*1372*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1375*/        OPC_RecordChild0, // #1 = $Rm
/*1376*/        OPC_CheckChild1Integer, 16, 
/*1378*/        OPC_CheckChild1Type, MVT::i32,
/*1380*/        OPC_MoveParent,
/*1381*/        OPC_MoveParent,
/*1382*/        OPC_RecordChild1, // #2 = $Ra
/*1383*/        OPC_CheckType, MVT::i32,
/*1385*/        OPC_Scope, 20, /*->1407*/ // 2 children in Scope
/*1387*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1389*/          OPC_EmitInteger, MVT::i32, 14, 
/*1392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1407*/        /*Scope*/ 20, /*->1428*/
/*1408*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1410*/          OPC_EmitInteger, MVT::i32, 14, 
/*1413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1428*/        0, /*End of Scope*/
/*1429*/      /*Scope*/ 14|128,1/*142*/, /*->1573*/
/*1431*/        OPC_RecordChild0, // #0 = $Ra
/*1432*/        OPC_MoveChild, 1,
/*1434*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1437*/        OPC_MoveChild, 0,
/*1439*/        OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1506
/*1443*/          OPC_RecordChild0, // #1 = $Rn
/*1444*/          OPC_MoveChild, 1,
/*1446*/          OPC_CheckValueType, MVT::i16,
/*1448*/          OPC_MoveParent,
/*1449*/          OPC_MoveParent,
/*1450*/          OPC_MoveChild, 1,
/*1452*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1455*/          OPC_RecordChild0, // #2 = $Rm
/*1456*/          OPC_CheckChild1Integer, 16, 
/*1458*/          OPC_CheckChild1Type, MVT::i32,
/*1460*/          OPC_MoveParent,
/*1461*/          OPC_MoveParent,
/*1462*/          OPC_Scope, 20, /*->1484*/ // 2 children in Scope
/*1464*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1466*/            OPC_EmitInteger, MVT::i32, 14, 
/*1469*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1472*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1484*/          /*Scope*/ 20, /*->1505*/
/*1485*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1487*/            OPC_EmitInteger, MVT::i32, 14, 
/*1490*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1505*/          0, /*End of Scope*/
/*1506*/        /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->1572
/*1509*/          OPC_RecordChild0, // #1 = $Rn
/*1510*/          OPC_CheckChild1Integer, 16, 
/*1512*/          OPC_CheckChild1Type, MVT::i32,
/*1514*/          OPC_MoveParent,
/*1515*/          OPC_MoveChild, 1,
/*1517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1520*/          OPC_RecordChild0, // #2 = $Rm
/*1521*/          OPC_MoveChild, 1,
/*1523*/          OPC_CheckValueType, MVT::i16,
/*1525*/          OPC_MoveParent,
/*1526*/          OPC_MoveParent,
/*1527*/          OPC_MoveParent,
/*1528*/          OPC_Scope, 20, /*->1550*/ // 2 children in Scope
/*1530*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1532*/            OPC_EmitInteger, MVT::i32, 14, 
/*1535*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1538*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1550*/          /*Scope*/ 20, /*->1571*/
/*1551*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1553*/            OPC_EmitInteger, MVT::i32, 14, 
/*1556*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1559*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1571*/          0, /*End of Scope*/
/*1572*/        0, // EndSwitchOpcode
/*1573*/      /*Scope*/ 15|128,1/*143*/, /*->1718*/
/*1575*/        OPC_MoveChild, 0,
/*1577*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/        OPC_MoveChild, 0,
/*1582*/        OPC_SwitchOpcode /*2 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1650
/*1586*/          OPC_RecordChild0, // #0 = $Rn
/*1587*/          OPC_MoveChild, 1,
/*1589*/          OPC_CheckValueType, MVT::i16,
/*1591*/          OPC_MoveParent,
/*1592*/          OPC_MoveParent,
/*1593*/          OPC_MoveChild, 1,
/*1595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1598*/          OPC_RecordChild0, // #1 = $Rm
/*1599*/          OPC_CheckChild1Integer, 16, 
/*1601*/          OPC_CheckChild1Type, MVT::i32,
/*1603*/          OPC_MoveParent,
/*1604*/          OPC_MoveParent,
/*1605*/          OPC_RecordChild1, // #2 = $Ra
/*1606*/          OPC_Scope, 20, /*->1628*/ // 2 children in Scope
/*1608*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1610*/            OPC_EmitInteger, MVT::i32, 14, 
/*1613*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1616*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1628*/          /*Scope*/ 20, /*->1649*/
/*1629*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1649*/          0, /*End of Scope*/
/*1650*/        /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SRA),// ->1717
/*1653*/          OPC_RecordChild0, // #0 = $Rm
/*1654*/          OPC_CheckChild1Integer, 16, 
/*1656*/          OPC_CheckChild1Type, MVT::i32,
/*1658*/          OPC_MoveParent,
/*1659*/          OPC_MoveChild, 1,
/*1661*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1664*/          OPC_RecordChild0, // #1 = $Rn
/*1665*/          OPC_MoveChild, 1,
/*1667*/          OPC_CheckValueType, MVT::i16,
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveParent,
/*1671*/          OPC_MoveParent,
/*1672*/          OPC_RecordChild1, // #2 = $Ra
/*1673*/          OPC_Scope, 20, /*->1695*/ // 2 children in Scope
/*1675*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1677*/            OPC_EmitInteger, MVT::i32, 14, 
/*1680*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1683*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1695*/          /*Scope*/ 20, /*->1716*/
/*1696*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1698*/            OPC_EmitInteger, MVT::i32, 14, 
/*1701*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1704*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1716*/          0, /*End of Scope*/
/*1717*/        0, // EndSwitchOpcode
/*1718*/      /*Scope*/ 29|128,1/*157*/, /*->1877*/
/*1720*/        OPC_RecordChild0, // #0 = $Rn
/*1721*/        OPC_Scope, 31, /*->1754*/ // 3 children in Scope
/*1723*/          OPC_RecordChild1, // #1 = $shift
/*1724*/          OPC_CheckType, MVT::i32,
/*1726*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1728*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1731*/          OPC_EmitInteger, MVT::i32, 14, 
/*1734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1754*/        /*Scope*/ 89, /*->1844*/
/*1755*/          OPC_MoveChild, 1,
/*1757*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1760*/          OPC_Scope, 40, /*->1802*/ // 2 children in Scope
/*1762*/            OPC_RecordChild0, // #1 = $a
/*1763*/            OPC_MoveChild, 0,
/*1765*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1767*/            OPC_MoveParent,
/*1768*/            OPC_MoveChild, 1,
/*1770*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1773*/            OPC_RecordChild0, // #2 = $b
/*1774*/            OPC_CheckChild1Integer, 16, 
/*1776*/            OPC_CheckChild1Type, MVT::i32,
/*1778*/            OPC_MoveParent,
/*1779*/            OPC_MoveParent,
/*1780*/            OPC_CheckType, MVT::i32,
/*1782*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1784*/            OPC_EmitInteger, MVT::i32, 14, 
/*1787*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1790*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1802*/          /*Scope*/ 40, /*->1843*/
/*1803*/            OPC_MoveChild, 0,
/*1805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1808*/            OPC_RecordChild0, // #1 = $a
/*1809*/            OPC_CheckChild1Integer, 16, 
/*1811*/            OPC_CheckChild1Type, MVT::i32,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_RecordChild1, // #2 = $b
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1819*/            OPC_MoveParent,
/*1820*/            OPC_MoveParent,
/*1821*/            OPC_CheckType, MVT::i32,
/*1823*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1825*/            OPC_EmitInteger, MVT::i32, 14, 
/*1828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1843*/          0, /*End of Scope*/
/*1844*/        /*Scope*/ 31, /*->1876*/
/*1845*/          OPC_RecordChild1, // #1 = $Rn
/*1846*/          OPC_CheckType, MVT::i32,
/*1848*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1850*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1853*/          OPC_EmitInteger, MVT::i32, 14, 
/*1856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1859*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1862*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1876*/        0, /*End of Scope*/
/*1877*/      /*Scope*/ 91, /*->1969*/
/*1878*/        OPC_MoveChild, 0,
/*1880*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1883*/        OPC_Scope, 41, /*->1926*/ // 2 children in Scope
/*1885*/          OPC_RecordChild0, // #0 = $a
/*1886*/          OPC_MoveChild, 0,
/*1888*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1890*/          OPC_MoveParent,
/*1891*/          OPC_MoveChild, 1,
/*1893*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1896*/          OPC_RecordChild0, // #1 = $b
/*1897*/          OPC_CheckChild1Integer, 16, 
/*1899*/          OPC_CheckChild1Type, MVT::i32,
/*1901*/          OPC_MoveParent,
/*1902*/          OPC_MoveParent,
/*1903*/          OPC_RecordChild1, // #2 = $acc
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1908*/          OPC_EmitInteger, MVT::i32, 14, 
/*1911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1926*/        /*Scope*/ 41, /*->1968*/
/*1927*/          OPC_MoveChild, 0,
/*1929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1932*/          OPC_RecordChild0, // #0 = $b
/*1933*/          OPC_CheckChild1Integer, 16, 
/*1935*/          OPC_CheckChild1Type, MVT::i32,
/*1937*/          OPC_MoveParent,
/*1938*/          OPC_RecordChild1, // #1 = $a
/*1939*/          OPC_MoveChild, 1,
/*1941*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1943*/          OPC_MoveParent,
/*1944*/          OPC_MoveParent,
/*1945*/          OPC_RecordChild1, // #2 = $acc
/*1946*/          OPC_CheckType, MVT::i32,
/*1948*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1950*/          OPC_EmitInteger, MVT::i32, 14, 
/*1953*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1956*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1968*/        0, /*End of Scope*/
/*1969*/      /*Scope*/ 107|128,1/*235*/, /*->2206*/
/*1971*/        OPC_RecordChild0, // #0 = $Rn
/*1972*/        OPC_MoveChild, 1,
/*1974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1977*/        OPC_MoveChild, 0,
/*1979*/        OPC_SwitchOpcode /*2 cases */, 7|128,1/*135*/, TARGET_VAL(ISD::ROTR),// ->2119
/*1984*/          OPC_RecordChild0, // #1 = $Rm
/*1985*/          OPC_RecordChild1, // #2 = $rot
/*1986*/          OPC_MoveChild, 1,
/*1988*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1991*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*1993*/          OPC_CheckType, MVT::i32,
/*1995*/          OPC_MoveParent,
/*1996*/          OPC_MoveParent,
/*1997*/          OPC_MoveChild, 1,
/*1999*/          OPC_Scope, 58, /*->2059*/ // 2 children in Scope
/*2001*/            OPC_CheckValueType, MVT::i8,
/*2003*/            OPC_MoveParent,
/*2004*/            OPC_MoveParent,
/*2005*/            OPC_Scope, 25, /*->2032*/ // 2 children in Scope
/*2007*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2009*/              OPC_EmitConvertToTarget, 2,
/*2011*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2014*/              OPC_EmitInteger, MVT::i32, 14, 
/*2017*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2020*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2032*/            /*Scope*/ 25, /*->2058*/
/*2033*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2035*/              OPC_EmitConvertToTarget, 2,
/*2037*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2040*/              OPC_EmitInteger, MVT::i32, 14, 
/*2043*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2046*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2058*/            0, /*End of Scope*/
/*2059*/          /*Scope*/ 58, /*->2118*/
/*2060*/            OPC_CheckValueType, MVT::i16,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_Scope, 25, /*->2091*/ // 2 children in Scope
/*2066*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2068*/              OPC_EmitConvertToTarget, 2,
/*2070*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2073*/              OPC_EmitInteger, MVT::i32, 14, 
/*2076*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2079*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2091*/            /*Scope*/ 25, /*->2117*/
/*2092*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2094*/              OPC_EmitConvertToTarget, 2,
/*2096*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2099*/              OPC_EmitInteger, MVT::i32, 14, 
/*2102*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2105*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2117*/            0, /*End of Scope*/
/*2118*/          0, /*End of Scope*/
/*2119*/        /*SwitchOpcode*/ 83, TARGET_VAL(ISD::SRL),// ->2205
/*2122*/          OPC_RecordChild0, // #1 = $Rm
/*2123*/          OPC_RecordChild1, // #2 = $rot
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2129*/          OPC_CheckType, MVT::i32,
/*2131*/          OPC_Scope, 35, /*->2168*/ // 2 children in Scope
/*2133*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2135*/            OPC_MoveParent,
/*2136*/            OPC_MoveParent,
/*2137*/            OPC_MoveChild, 1,
/*2139*/            OPC_CheckValueType, MVT::i8,
/*2141*/            OPC_MoveParent,
/*2142*/            OPC_MoveParent,
/*2143*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2145*/            OPC_EmitConvertToTarget, 2,
/*2147*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2150*/            OPC_EmitInteger, MVT::i32, 14, 
/*2153*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2156*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2168*/          /*Scope*/ 35, /*->2204*/
/*2169*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2171*/            OPC_MoveParent,
/*2172*/            OPC_MoveParent,
/*2173*/            OPC_MoveChild, 1,
/*2175*/            OPC_CheckValueType, MVT::i16,
/*2177*/            OPC_MoveParent,
/*2178*/            OPC_MoveParent,
/*2179*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2181*/            OPC_EmitConvertToTarget, 2,
/*2183*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2186*/            OPC_EmitInteger, MVT::i32, 14, 
/*2189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2204*/          0, /*End of Scope*/
/*2205*/        0, // EndSwitchOpcode
/*2206*/      /*Scope*/ 110|128,1/*238*/, /*->2446*/
/*2208*/        OPC_MoveChild, 0,
/*2210*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2213*/        OPC_MoveChild, 0,
/*2215*/        OPC_SwitchOpcode /*2 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::ROTR),// ->2357
/*2220*/          OPC_RecordChild0, // #0 = $Rm
/*2221*/          OPC_RecordChild1, // #1 = $rot
/*2222*/          OPC_MoveChild, 1,
/*2224*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2227*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2229*/          OPC_CheckType, MVT::i32,
/*2231*/          OPC_MoveParent,
/*2232*/          OPC_MoveParent,
/*2233*/          OPC_MoveChild, 1,
/*2235*/          OPC_Scope, 59, /*->2296*/ // 2 children in Scope
/*2237*/            OPC_CheckValueType, MVT::i8,
/*2239*/            OPC_MoveParent,
/*2240*/            OPC_MoveParent,
/*2241*/            OPC_RecordChild1, // #2 = $Rn
/*2242*/            OPC_Scope, 25, /*->2269*/ // 2 children in Scope
/*2244*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2246*/              OPC_EmitConvertToTarget, 1,
/*2248*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2251*/              OPC_EmitInteger, MVT::i32, 14, 
/*2254*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2257*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2269*/            /*Scope*/ 25, /*->2295*/
/*2270*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2272*/              OPC_EmitConvertToTarget, 1,
/*2274*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2277*/              OPC_EmitInteger, MVT::i32, 14, 
/*2280*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2283*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2295*/            0, /*End of Scope*/
/*2296*/          /*Scope*/ 59, /*->2356*/
/*2297*/            OPC_CheckValueType, MVT::i16,
/*2299*/            OPC_MoveParent,
/*2300*/            OPC_MoveParent,
/*2301*/            OPC_RecordChild1, // #2 = $Rn
/*2302*/            OPC_Scope, 25, /*->2329*/ // 2 children in Scope
/*2304*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2306*/              OPC_EmitConvertToTarget, 1,
/*2308*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2311*/              OPC_EmitInteger, MVT::i32, 14, 
/*2314*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2317*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2329*/            /*Scope*/ 25, /*->2355*/
/*2330*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2332*/              OPC_EmitConvertToTarget, 1,
/*2334*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2337*/              OPC_EmitInteger, MVT::i32, 14, 
/*2340*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2343*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2355*/            0, /*End of Scope*/
/*2356*/          0, /*End of Scope*/
/*2357*/        /*SwitchOpcode*/ 85, TARGET_VAL(ISD::SRL),// ->2445
/*2360*/          OPC_RecordChild0, // #0 = $Rm
/*2361*/          OPC_RecordChild1, // #1 = $rot
/*2362*/          OPC_MoveChild, 1,
/*2364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2367*/          OPC_CheckType, MVT::i32,
/*2369*/          OPC_Scope, 36, /*->2407*/ // 2 children in Scope
/*2371*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2373*/            OPC_MoveParent,
/*2374*/            OPC_MoveParent,
/*2375*/            OPC_MoveChild, 1,
/*2377*/            OPC_CheckValueType, MVT::i8,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveParent,
/*2381*/            OPC_RecordChild1, // #2 = $Rn
/*2382*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2384*/            OPC_EmitConvertToTarget, 1,
/*2386*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2389*/            OPC_EmitInteger, MVT::i32, 14, 
/*2392*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2407*/          /*Scope*/ 36, /*->2444*/
/*2408*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2410*/            OPC_MoveParent,
/*2411*/            OPC_MoveParent,
/*2412*/            OPC_MoveChild, 1,
/*2414*/            OPC_CheckValueType, MVT::i16,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_RecordChild1, // #2 = $Rn
/*2419*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2421*/            OPC_EmitConvertToTarget, 1,
/*2423*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2426*/            OPC_EmitInteger, MVT::i32, 14, 
/*2429*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2432*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2444*/          0, /*End of Scope*/
/*2445*/        0, // EndSwitchOpcode
/*2446*/      /*Scope*/ 70|128,1/*198*/, /*->2646*/
/*2448*/        OPC_RecordChild0, // #0 = $Rn
/*2449*/        OPC_Scope, 30, /*->2481*/ // 5 children in Scope
/*2451*/          OPC_RecordChild1, // #1 = $shift
/*2452*/          OPC_CheckType, MVT::i32,
/*2454*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2456*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*2459*/          OPC_EmitInteger, MVT::i32, 14, 
/*2462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2465*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2468*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2481*/        /*Scope*/ 50, /*->2532*/
/*2482*/          OPC_MoveChild, 1,
/*2484*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2487*/          OPC_MoveChild, 0,
/*2489*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2492*/          OPC_RecordChild0, // #1 = $Rn
/*2493*/          OPC_MoveChild, 1,
/*2495*/          OPC_CheckValueType, MVT::i16,
/*2497*/          OPC_MoveParent,
/*2498*/          OPC_MoveParent,
/*2499*/          OPC_MoveChild, 1,
/*2501*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2504*/          OPC_RecordChild0, // #2 = $Rm
/*2505*/          OPC_MoveChild, 1,
/*2507*/          OPC_CheckValueType, MVT::i16,
/*2509*/          OPC_MoveParent,
/*2510*/          OPC_MoveParent,
/*2511*/          OPC_MoveParent,
/*2512*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2514*/          OPC_EmitInteger, MVT::i32, 14, 
/*2517*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2520*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2532*/        /*Scope*/ 30, /*->2563*/
/*2533*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*2534*/          OPC_CheckType, MVT::i32,
/*2536*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2538*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2541*/          OPC_EmitInteger, MVT::i32, 14, 
/*2544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2563*/        /*Scope*/ 50, /*->2614*/
/*2564*/          OPC_MoveChild, 1,
/*2566*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2569*/          OPC_MoveChild, 0,
/*2571*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2574*/          OPC_RecordChild0, // #1 = $Rn
/*2575*/          OPC_MoveChild, 1,
/*2577*/          OPC_CheckValueType, MVT::i16,
/*2579*/          OPC_MoveParent,
/*2580*/          OPC_MoveParent,
/*2581*/          OPC_MoveChild, 1,
/*2583*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2586*/          OPC_RecordChild0, // #2 = $Rm
/*2587*/          OPC_MoveChild, 1,
/*2589*/          OPC_CheckValueType, MVT::i16,
/*2591*/          OPC_MoveParent,
/*2592*/          OPC_MoveParent,
/*2593*/          OPC_MoveParent,
/*2594*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2596*/          OPC_EmitInteger, MVT::i32, 14, 
/*2599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2614*/        /*Scope*/ 30, /*->2645*/
/*2615*/          OPC_RecordChild1, // #1 = $Rn
/*2616*/          OPC_CheckType, MVT::i32,
/*2618*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2620*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*2623*/          OPC_EmitInteger, MVT::i32, 14, 
/*2626*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2629*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2632*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2645*/        0, /*End of Scope*/
/*2646*/      /*Scope*/ 51, /*->2698*/
/*2647*/        OPC_MoveChild, 0,
/*2649*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2652*/        OPC_MoveChild, 0,
/*2654*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2657*/        OPC_RecordChild0, // #0 = $Rn
/*2658*/        OPC_MoveChild, 1,
/*2660*/        OPC_CheckValueType, MVT::i16,
/*2662*/        OPC_MoveParent,
/*2663*/        OPC_MoveParent,
/*2664*/        OPC_MoveChild, 1,
/*2666*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2669*/        OPC_RecordChild0, // #1 = $Rm
/*2670*/        OPC_MoveChild, 1,
/*2672*/        OPC_CheckValueType, MVT::i16,
/*2674*/        OPC_MoveParent,
/*2675*/        OPC_MoveParent,
/*2676*/        OPC_MoveParent,
/*2677*/        OPC_RecordChild1, // #2 = $Ra
/*2678*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2680*/        OPC_EmitInteger, MVT::i32, 14, 
/*2683*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2686*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2698*/      /*Scope*/ 31, /*->2730*/
/*2699*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*2700*/        OPC_RecordChild1, // #1 = $Rn
/*2701*/        OPC_CheckType, MVT::i32,
/*2703*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2705*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2708*/        OPC_EmitInteger, MVT::i32, 14, 
/*2711*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2730*/      /*Scope*/ 51, /*->2782*/
/*2731*/        OPC_MoveChild, 0,
/*2733*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2736*/        OPC_MoveChild, 0,
/*2738*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2741*/        OPC_RecordChild0, // #0 = $Rn
/*2742*/        OPC_MoveChild, 1,
/*2744*/        OPC_CheckValueType, MVT::i16,
/*2746*/        OPC_MoveParent,
/*2747*/        OPC_MoveParent,
/*2748*/        OPC_MoveChild, 1,
/*2750*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2753*/        OPC_RecordChild0, // #1 = $Rm
/*2754*/        OPC_MoveChild, 1,
/*2756*/        OPC_CheckValueType, MVT::i16,
/*2758*/        OPC_MoveParent,
/*2759*/        OPC_MoveParent,
/*2760*/        OPC_MoveParent,
/*2761*/        OPC_RecordChild1, // #2 = $Ra
/*2762*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2764*/        OPC_EmitInteger, MVT::i32, 14, 
/*2767*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2770*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2782*/      /*Scope*/ 84, /*->2867*/
/*2783*/        OPC_RecordChild0, // #0 = $acc
/*2784*/        OPC_Scope, 40, /*->2826*/ // 2 children in Scope
/*2786*/          OPC_MoveChild, 1,
/*2788*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2791*/          OPC_RecordChild0, // #1 = $a
/*2792*/          OPC_MoveChild, 0,
/*2794*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2796*/          OPC_MoveParent,
/*2797*/          OPC_RecordChild1, // #2 = $b
/*2798*/          OPC_MoveChild, 1,
/*2800*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2802*/          OPC_MoveParent,
/*2803*/          OPC_MoveParent,
/*2804*/          OPC_CheckType, MVT::i32,
/*2806*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2808*/          OPC_EmitInteger, MVT::i32, 14, 
/*2811*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2814*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2826*/        /*Scope*/ 39, /*->2866*/
/*2827*/          OPC_RecordChild1, // #1 = $imm
/*2828*/          OPC_MoveChild, 1,
/*2830*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2833*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*2835*/          OPC_MoveParent,
/*2836*/          OPC_CheckType, MVT::i32,
/*2838*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2840*/          OPC_EmitConvertToTarget, 1,
/*2842*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2845*/          OPC_EmitInteger, MVT::i32, 14, 
/*2848*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2854*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*2866*/        0, /*End of Scope*/
/*2867*/      /*Scope*/ 41, /*->2909*/
/*2868*/        OPC_MoveChild, 0,
/*2870*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2873*/        OPC_RecordChild0, // #0 = $a
/*2874*/        OPC_MoveChild, 0,
/*2876*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2878*/        OPC_MoveParent,
/*2879*/        OPC_RecordChild1, // #1 = $b
/*2880*/        OPC_MoveChild, 1,
/*2882*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2884*/        OPC_MoveParent,
/*2885*/        OPC_MoveParent,
/*2886*/        OPC_RecordChild1, // #2 = $acc
/*2887*/        OPC_CheckType, MVT::i32,
/*2889*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2891*/        OPC_EmitInteger, MVT::i32, 14, 
/*2894*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2897*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2909*/      /*Scope*/ 40|128,3/*424*/, /*->3335*/
/*2911*/        OPC_RecordChild0, // #0 = $Rn
/*2912*/        OPC_RecordChild1, // #1 = $imm
/*2913*/        OPC_MoveChild, 1,
/*2915*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2918*/        OPC_Scope, 30, /*->2950*/ // 11 children in Scope
/*2920*/          OPC_CheckPredicate, 4, // Predicate_so_imm
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2927*/          OPC_EmitConvertToTarget, 1,
/*2929*/          OPC_EmitInteger, MVT::i32, 14, 
/*2932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2935*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2950*/        /*Scope*/ 33, /*->2984*/
/*2951*/          OPC_CheckPredicate, 5, // Predicate_so_imm_neg
/*2953*/          OPC_MoveParent,
/*2954*/          OPC_CheckType, MVT::i32,
/*2956*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2958*/          OPC_EmitConvertToTarget, 1,
/*2960*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2963*/          OPC_EmitInteger, MVT::i32, 14, 
/*2966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2969*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2972*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*2984*/        /*Scope*/ 30, /*->3015*/
/*2985*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*2987*/          OPC_MoveParent,
/*2988*/          OPC_CheckType, MVT::i32,
/*2990*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2992*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2995*/          OPC_EmitConvertToTarget, 1,
/*2997*/          OPC_EmitInteger, MVT::i32, 14, 
/*3000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*3015*/        /*Scope*/ 30, /*->3046*/
/*3016*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*3018*/          OPC_MoveParent,
/*3019*/          OPC_CheckType, MVT::i32,
/*3021*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3023*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3026*/          OPC_EmitConvertToTarget, 1,
/*3028*/          OPC_EmitInteger, MVT::i32, 14, 
/*3031*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3034*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*3046*/        /*Scope*/ 33, /*->3080*/
/*3047*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*3049*/          OPC_MoveParent,
/*3050*/          OPC_CheckType, MVT::i32,
/*3052*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3054*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3057*/          OPC_EmitConvertToTarget, 1,
/*3059*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3062*/          OPC_EmitInteger, MVT::i32, 14, 
/*3065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*3080*/        /*Scope*/ 33, /*->3114*/
/*3081*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*3083*/          OPC_MoveParent,
/*3084*/          OPC_CheckType, MVT::i32,
/*3086*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3088*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3091*/          OPC_EmitConvertToTarget, 1,
/*3093*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3096*/          OPC_EmitInteger, MVT::i32, 14, 
/*3099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3102*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*3114*/        /*Scope*/ 30, /*->3145*/
/*3115*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*3117*/          OPC_MoveParent,
/*3118*/          OPC_CheckType, MVT::i32,
/*3120*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3122*/          OPC_EmitConvertToTarget, 1,
/*3124*/          OPC_EmitInteger, MVT::i32, 14, 
/*3127*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3133*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*3145*/        /*Scope*/ 26, /*->3172*/
/*3146*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*3148*/          OPC_MoveParent,
/*3149*/          OPC_CheckType, MVT::i32,
/*3151*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3153*/          OPC_EmitConvertToTarget, 1,
/*3155*/          OPC_EmitInteger, MVT::i32, 14, 
/*3158*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3161*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*3172*/        /*Scope*/ 33, /*->3206*/
/*3173*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*3175*/          OPC_MoveParent,
/*3176*/          OPC_CheckType, MVT::i32,
/*3178*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3180*/          OPC_EmitConvertToTarget, 1,
/*3182*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*3185*/          OPC_EmitInteger, MVT::i32, 14, 
/*3188*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3194*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*3206*/        /*Scope*/ 29, /*->3236*/
/*3207*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*3209*/          OPC_MoveParent,
/*3210*/          OPC_CheckType, MVT::i32,
/*3212*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3214*/          OPC_EmitConvertToTarget, 1,
/*3216*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3219*/          OPC_EmitInteger, MVT::i32, 14, 
/*3222*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3225*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*3236*/        /*Scope*/ 97, /*->3334*/
/*3237*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*3239*/          OPC_MoveParent,
/*3240*/          OPC_CheckType, MVT::i32,
/*3242*/          OPC_Scope, 44, /*->3288*/ // 2 children in Scope
/*3244*/            OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*3246*/            OPC_EmitConvertToTarget, 1,
/*3248*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3251*/            OPC_EmitInteger, MVT::i32, 14, 
/*3254*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3257*/            OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3267*/            OPC_EmitInteger, MVT::i32, 14, 
/*3270*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3273*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3276*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3288*/          /*Scope*/ 44, /*->3333*/
/*3289*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3291*/            OPC_EmitConvertToTarget, 1,
/*3293*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3296*/            OPC_EmitInteger, MVT::i32, 14, 
/*3299*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3302*/            OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3312*/            OPC_EmitInteger, MVT::i32, 14, 
/*3315*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3318*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3321*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3333*/          0, /*End of Scope*/
/*3334*/        0, /*End of Scope*/
/*3335*/      /*Scope*/ 94, /*->3430*/
/*3336*/        OPC_MoveChild, 0,
/*3338*/        OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::MUL),// ->3400
/*3342*/          OPC_RecordChild0, // #0 = $Rn
/*3343*/          OPC_RecordChild1, // #1 = $Rm
/*3344*/          OPC_MoveParent,
/*3345*/          OPC_RecordChild1, // #2 = $Ra
/*3346*/          OPC_CheckType, MVT::i32,
/*3348*/          OPC_Scope, 24, /*->3374*/ // 2 children in Scope
/*3350*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3352*/            OPC_EmitInteger, MVT::i32, 14, 
/*3355*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3361*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3374*/          /*Scope*/ 24, /*->3399*/
/*3375*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3377*/            OPC_EmitInteger, MVT::i32, 14, 
/*3380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3383*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3386*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3399*/          0, /*End of Scope*/
/*3400*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3429
/*3403*/          OPC_RecordChild0, // #0 = $Rn
/*3404*/          OPC_RecordChild1, // #1 = $Rm
/*3405*/          OPC_MoveParent,
/*3406*/          OPC_RecordChild1, // #2 = $Ra
/*3407*/          OPC_CheckType, MVT::i32,
/*3409*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3411*/          OPC_EmitInteger, MVT::i32, 14, 
/*3414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3429*/        0, // EndSwitchOpcode
/*3430*/      /*Scope*/ 67, /*->3498*/
/*3431*/        OPC_RecordChild0, // #0 = $Rn
/*3432*/        OPC_MoveChild, 1,
/*3434*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3437*/        OPC_RecordChild0, // #1 = $Rm
/*3438*/        OPC_MoveChild, 1,
/*3440*/        OPC_Scope, 27, /*->3469*/ // 2 children in Scope
/*3442*/          OPC_CheckValueType, MVT::i8,
/*3444*/          OPC_MoveParent,
/*3445*/          OPC_MoveParent,
/*3446*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3448*/          OPC_EmitInteger, MVT::i32, 0, 
/*3451*/          OPC_EmitInteger, MVT::i32, 14, 
/*3454*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3457*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3469*/        /*Scope*/ 27, /*->3497*/
/*3470*/          OPC_CheckValueType, MVT::i16,
/*3472*/          OPC_MoveParent,
/*3473*/          OPC_MoveParent,
/*3474*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3476*/          OPC_EmitInteger, MVT::i32, 0, 
/*3479*/          OPC_EmitInteger, MVT::i32, 14, 
/*3482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3497*/        0, /*End of Scope*/
/*3498*/      /*Scope*/ 62, /*->3561*/
/*3499*/        OPC_MoveChild, 0,
/*3501*/        OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::MUL),// ->3531
/*3505*/          OPC_RecordChild0, // #0 = $Rn
/*3506*/          OPC_RecordChild1, // #1 = $Rm
/*3507*/          OPC_MoveParent,
/*3508*/          OPC_RecordChild1, // #2 = $Ra
/*3509*/          OPC_CheckType, MVT::i32,
/*3511*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3513*/          OPC_EmitInteger, MVT::i32, 14, 
/*3516*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3519*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3531*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3560
/*3534*/          OPC_RecordChild0, // #0 = $Rm
/*3535*/          OPC_RecordChild1, // #1 = $Rn
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_RecordChild1, // #2 = $Ra
/*3538*/          OPC_CheckType, MVT::i32,
/*3540*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3542*/          OPC_EmitInteger, MVT::i32, 14, 
/*3545*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3548*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3560*/        0, // EndSwitchOpcode
/*3561*/      /*Scope*/ 74|128,1/*202*/, /*->3765*/
/*3563*/        OPC_RecordChild0, // #0 = $Rn
/*3564*/        OPC_MoveChild, 1,
/*3566*/        OPC_SwitchOpcode /*3 cases */, 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->3631
/*3570*/          OPC_RecordChild0, // #1 = $Rm
/*3571*/          OPC_MoveChild, 1,
/*3573*/          OPC_Scope, 27, /*->3602*/ // 2 children in Scope
/*3575*/            OPC_CheckValueType, MVT::i8,
/*3577*/            OPC_MoveParent,
/*3578*/            OPC_MoveParent,
/*3579*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3581*/            OPC_EmitInteger, MVT::i32, 0, 
/*3584*/            OPC_EmitInteger, MVT::i32, 14, 
/*3587*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3602*/          /*Scope*/ 27, /*->3630*/
/*3603*/            OPC_CheckValueType, MVT::i16,
/*3605*/            OPC_MoveParent,
/*3606*/            OPC_MoveParent,
/*3607*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3609*/            OPC_EmitInteger, MVT::i32, 0, 
/*3612*/            OPC_EmitInteger, MVT::i32, 14, 
/*3615*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3618*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3630*/          0, /*End of Scope*/
/*3631*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::MUL),// ->3712
/*3634*/          OPC_RecordChild0, // #1 = $Rn
/*3635*/          OPC_RecordChild1, // #2 = $Rm
/*3636*/          OPC_MoveParent,
/*3637*/          OPC_CheckType, MVT::i32,
/*3639*/          OPC_Scope, 24, /*->3665*/ // 3 children in Scope
/*3641*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3643*/            OPC_EmitInteger, MVT::i32, 14, 
/*3646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3652*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3665*/          /*Scope*/ 24, /*->3690*/
/*3666*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3668*/            OPC_EmitInteger, MVT::i32, 14, 
/*3671*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3674*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3677*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3690*/          /*Scope*/ 20, /*->3711*/
/*3691*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3693*/            OPC_EmitInteger, MVT::i32, 14, 
/*3696*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3711*/          0, /*End of Scope*/
/*3712*/        /*SwitchOpcode*/ 49, TARGET_VAL(ISD::MULHS),// ->3764
/*3715*/          OPC_RecordChild0, // #1 = $Rn
/*3716*/          OPC_RecordChild1, // #2 = $Rm
/*3717*/          OPC_MoveParent,
/*3718*/          OPC_CheckType, MVT::i32,
/*3720*/          OPC_Scope, 20, /*->3742*/ // 2 children in Scope
/*3722*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3724*/            OPC_EmitInteger, MVT::i32, 14, 
/*3727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3742*/          /*Scope*/ 20, /*->3763*/
/*3743*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3745*/            OPC_EmitInteger, MVT::i32, 14, 
/*3748*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3751*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3763*/          0, /*End of Scope*/
/*3764*/        0, // EndSwitchOpcode
/*3765*/      /*Scope*/ 122, /*->3888*/
/*3766*/        OPC_MoveChild, 0,
/*3768*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3771*/        OPC_RecordChild0, // #0 = $Rm
/*3772*/        OPC_MoveChild, 1,
/*3774*/        OPC_Scope, 55, /*->3831*/ // 2 children in Scope
/*3776*/          OPC_CheckValueType, MVT::i8,
/*3778*/          OPC_MoveParent,
/*3779*/          OPC_MoveParent,
/*3780*/          OPC_RecordChild1, // #1 = $Rn
/*3781*/          OPC_Scope, 23, /*->3806*/ // 2 children in Scope
/*3783*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3785*/            OPC_EmitInteger, MVT::i32, 0, 
/*3788*/            OPC_EmitInteger, MVT::i32, 14, 
/*3791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3806*/          /*Scope*/ 23, /*->3830*/
/*3807*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3809*/            OPC_EmitInteger, MVT::i32, 0, 
/*3812*/            OPC_EmitInteger, MVT::i32, 14, 
/*3815*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3818*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3830*/          0, /*End of Scope*/
/*3831*/        /*Scope*/ 55, /*->3887*/
/*3832*/          OPC_CheckValueType, MVT::i16,
/*3834*/          OPC_MoveParent,
/*3835*/          OPC_MoveParent,
/*3836*/          OPC_RecordChild1, // #1 = $Rn
/*3837*/          OPC_Scope, 23, /*->3862*/ // 2 children in Scope
/*3839*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3841*/            OPC_EmitInteger, MVT::i32, 0, 
/*3844*/            OPC_EmitInteger, MVT::i32, 14, 
/*3847*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3850*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3862*/          /*Scope*/ 23, /*->3886*/
/*3863*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3865*/            OPC_EmitInteger, MVT::i32, 0, 
/*3868*/            OPC_EmitInteger, MVT::i32, 14, 
/*3871*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3874*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3886*/          0, /*End of Scope*/
/*3887*/        0, /*End of Scope*/
/*3888*/      /*Scope*/ 55|128,2/*311*/, /*->4201*/
/*3890*/        OPC_RecordChild0, // #0 = $Rn
/*3891*/        OPC_Scope, 93, /*->3986*/ // 2 children in Scope
/*3893*/          OPC_RecordChild1, // #1 = $Rm
/*3894*/          OPC_CheckType, MVT::i32,
/*3896*/          OPC_Scope, 23, /*->3921*/ // 3 children in Scope
/*3898*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3900*/            OPC_EmitInteger, MVT::i32, 14, 
/*3903*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*3921*/          /*Scope*/ 23, /*->3945*/
/*3922*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3924*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3927*/            OPC_EmitInteger, MVT::i32, 14, 
/*3930*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3933*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*3945*/          /*Scope*/ 39, /*->3985*/
/*3946*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3948*/            OPC_EmitInteger, MVT::i32, 14, 
/*3951*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3957*/            OPC_Scope, 12, /*->3971*/ // 2 children in Scope
/*3959*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3971*/            /*Scope*/ 12, /*->3984*/
/*3972*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3984*/            0, /*End of Scope*/
/*3985*/          0, /*End of Scope*/
/*3986*/        /*Scope*/ 84|128,1/*212*/, /*->4200*/
/*3988*/          OPC_MoveChild, 1,
/*3990*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3993*/          OPC_MoveChild, 0,
/*3995*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3998*/          OPC_Scope, 99, /*->4099*/ // 2 children in Scope
/*4000*/            OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*4003*/            OPC_RecordChild1, // #1 = $Vn
/*4004*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4036
/*4007*/              OPC_CheckChild1Type, MVT::v8i8,
/*4009*/              OPC_RecordChild2, // #2 = $Vm
/*4010*/              OPC_CheckChild2Type, MVT::v8i8,
/*4012*/              OPC_MoveParent,
/*4013*/              OPC_MoveParent,
/*4014*/              OPC_CheckType, MVT::v8i16,
/*4016*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4018*/              OPC_EmitInteger, MVT::i32, 14, 
/*4021*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4024*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 241:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4036*/            /*SwitchType*/ 29, MVT::v4i16,// ->4067
/*4038*/              OPC_CheckChild1Type, MVT::v4i16,
/*4040*/              OPC_RecordChild2, // #2 = $Vm
/*4041*/              OPC_CheckChild2Type, MVT::v4i16,
/*4043*/              OPC_MoveParent,
/*4044*/              OPC_MoveParent,
/*4045*/              OPC_CheckType, MVT::v4i32,
/*4047*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4049*/              OPC_EmitInteger, MVT::i32, 14, 
/*4052*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4055*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 241:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4067*/            /*SwitchType*/ 29, MVT::v2i32,// ->4098
/*4069*/              OPC_CheckChild1Type, MVT::v2i32,
/*4071*/              OPC_RecordChild2, // #2 = $Vm
/*4072*/              OPC_CheckChild2Type, MVT::v2i32,
/*4074*/              OPC_MoveParent,
/*4075*/              OPC_MoveParent,
/*4076*/              OPC_CheckType, MVT::v2i64,
/*4078*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4080*/              OPC_EmitInteger, MVT::i32, 14, 
/*4083*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4086*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 241:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4098*/            0, // EndSwitchType
/*4099*/          /*Scope*/ 99, /*->4199*/
/*4100*/            OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*4103*/            OPC_RecordChild1, // #1 = $Vn
/*4104*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4136
/*4107*/              OPC_CheckChild1Type, MVT::v8i8,
/*4109*/              OPC_RecordChild2, // #2 = $Vm
/*4110*/              OPC_CheckChild2Type, MVT::v8i8,
/*4112*/              OPC_MoveParent,
/*4113*/              OPC_MoveParent,
/*4114*/              OPC_CheckType, MVT::v8i16,
/*4116*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4118*/              OPC_EmitInteger, MVT::i32, 14, 
/*4121*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4124*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4136*/            /*SwitchType*/ 29, MVT::v4i16,// ->4167
/*4138*/              OPC_CheckChild1Type, MVT::v4i16,
/*4140*/              OPC_RecordChild2, // #2 = $Vm
/*4141*/              OPC_CheckChild2Type, MVT::v4i16,
/*4143*/              OPC_MoveParent,
/*4144*/              OPC_MoveParent,
/*4145*/              OPC_CheckType, MVT::v4i32,
/*4147*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4149*/              OPC_EmitInteger, MVT::i32, 14, 
/*4152*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4155*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4167*/            /*SwitchType*/ 29, MVT::v2i32,// ->4198
/*4169*/              OPC_CheckChild1Type, MVT::v2i32,
/*4171*/              OPC_RecordChild2, // #2 = $Vm
/*4172*/              OPC_CheckChild2Type, MVT::v2i32,
/*4174*/              OPC_MoveParent,
/*4175*/              OPC_MoveParent,
/*4176*/              OPC_CheckType, MVT::v2i64,
/*4178*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4180*/              OPC_EmitInteger, MVT::i32, 14, 
/*4183*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4186*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4198*/            0, // EndSwitchType
/*4199*/          0, /*End of Scope*/
/*4200*/        0, /*End of Scope*/
/*4201*/      /*Scope*/ 90|128,1/*218*/, /*->4421*/
/*4203*/        OPC_MoveChild, 0,
/*4205*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4208*/        OPC_MoveChild, 0,
/*4210*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4213*/        OPC_Scope, 102, /*->4317*/ // 2 children in Scope
/*4215*/          OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*4218*/          OPC_RecordChild1, // #0 = $Vn
/*4219*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4252
/*4222*/            OPC_CheckChild1Type, MVT::v8i8,
/*4224*/            OPC_RecordChild2, // #1 = $Vm
/*4225*/            OPC_CheckChild2Type, MVT::v8i8,
/*4227*/            OPC_MoveParent,
/*4228*/            OPC_MoveParent,
/*4229*/            OPC_RecordChild1, // #2 = $src1
/*4230*/            OPC_CheckType, MVT::v8i16,
/*4232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4234*/            OPC_EmitInteger, MVT::i32, 14, 
/*4237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 241:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4252*/          /*SwitchType*/ 30, MVT::v4i16,// ->4284
/*4254*/            OPC_CheckChild1Type, MVT::v4i16,
/*4256*/            OPC_RecordChild2, // #1 = $Vm
/*4257*/            OPC_CheckChild2Type, MVT::v4i16,
/*4259*/            OPC_MoveParent,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_RecordChild1, // #2 = $src1
/*4262*/            OPC_CheckType, MVT::v4i32,
/*4264*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4266*/            OPC_EmitInteger, MVT::i32, 14, 
/*4269*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4272*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 241:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4284*/          /*SwitchType*/ 30, MVT::v2i32,// ->4316
/*4286*/            OPC_CheckChild1Type, MVT::v2i32,
/*4288*/            OPC_RecordChild2, // #1 = $Vm
/*4289*/            OPC_CheckChild2Type, MVT::v2i32,
/*4291*/            OPC_MoveParent,
/*4292*/            OPC_MoveParent,
/*4293*/            OPC_RecordChild1, // #2 = $src1
/*4294*/            OPC_CheckType, MVT::v2i64,
/*4296*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4298*/            OPC_EmitInteger, MVT::i32, 14, 
/*4301*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4304*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 241:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4316*/          0, // EndSwitchType
/*4317*/        /*Scope*/ 102, /*->4420*/
/*4318*/          OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*4321*/          OPC_RecordChild1, // #0 = $Vn
/*4322*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4355
/*4325*/            OPC_CheckChild1Type, MVT::v8i8,
/*4327*/            OPC_RecordChild2, // #1 = $Vm
/*4328*/            OPC_CheckChild2Type, MVT::v8i8,
/*4330*/            OPC_MoveParent,
/*4331*/            OPC_MoveParent,
/*4332*/            OPC_RecordChild1, // #2 = $src1
/*4333*/            OPC_CheckType, MVT::v8i16,
/*4335*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4337*/            OPC_EmitInteger, MVT::i32, 14, 
/*4340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4355*/          /*SwitchType*/ 30, MVT::v4i16,// ->4387
/*4357*/            OPC_CheckChild1Type, MVT::v4i16,
/*4359*/            OPC_RecordChild2, // #1 = $Vm
/*4360*/            OPC_CheckChild2Type, MVT::v4i16,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveParent,
/*4364*/            OPC_RecordChild1, // #2 = $src1
/*4365*/            OPC_CheckType, MVT::v4i32,
/*4367*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4369*/            OPC_EmitInteger, MVT::i32, 14, 
/*4372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4375*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4387*/          /*SwitchType*/ 30, MVT::v2i32,// ->4419
/*4389*/            OPC_CheckChild1Type, MVT::v2i32,
/*4391*/            OPC_RecordChild2, // #1 = $Vm
/*4392*/            OPC_CheckChild2Type, MVT::v2i32,
/*4394*/            OPC_MoveParent,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_RecordChild1, // #2 = $src1
/*4397*/            OPC_CheckType, MVT::v2i64,
/*4399*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4401*/            OPC_EmitInteger, MVT::i32, 14, 
/*4404*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4419*/          0, // EndSwitchType
/*4420*/        0, /*End of Scope*/
/*4421*/      /*Scope*/ 2|128,3/*386*/, /*->4809*/
/*4423*/        OPC_RecordChild0, // #0 = $src1
/*4424*/        OPC_MoveChild, 1,
/*4426*/        OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/, TARGET_VAL(ISD::MUL),// ->4616
/*4431*/          OPC_Scope, 9|128,1/*137*/, /*->4571*/ // 2 children in Scope
/*4434*/            OPC_RecordChild0, // #1 = $Vn
/*4435*/            OPC_MoveChild, 1,
/*4437*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4440*/            OPC_RecordChild0, // #2 = $Vm
/*4441*/            OPC_Scope, 63, /*->4506*/ // 2 children in Scope
/*4443*/              OPC_CheckChild0Type, MVT::v4i16,
/*4445*/              OPC_RecordChild1, // #3 = $lane
/*4446*/              OPC_MoveChild, 1,
/*4448*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4451*/              OPC_MoveParent,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_MoveParent,
/*4454*/              OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->4480
/*4457*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4459*/                OPC_EmitConvertToTarget, 3,
/*4461*/                OPC_EmitInteger, MVT::i32, 14, 
/*4464*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4467*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4480*/              /*SwitchType*/ 23, MVT::v8i16,// ->4505
/*4482*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4484*/                OPC_EmitConvertToTarget, 3,
/*4486*/                OPC_EmitInteger, MVT::i32, 14, 
/*4489*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4492*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4505*/              0, // EndSwitchType
/*4506*/            /*Scope*/ 63, /*->4570*/
/*4507*/              OPC_CheckChild0Type, MVT::v2i32,
/*4509*/              OPC_RecordChild1, // #3 = $lane
/*4510*/              OPC_MoveChild, 1,
/*4512*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4515*/              OPC_MoveParent,
/*4516*/              OPC_MoveParent,
/*4517*/              OPC_MoveParent,
/*4518*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->4544
/*4521*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4523*/                OPC_EmitConvertToTarget, 3,
/*4525*/                OPC_EmitInteger, MVT::i32, 14, 
/*4528*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4531*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4544*/              /*SwitchType*/ 23, MVT::v4i32,// ->4569
/*4546*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4548*/                OPC_EmitConvertToTarget, 3,
/*4550*/                OPC_EmitInteger, MVT::i32, 14, 
/*4553*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4556*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4569*/              0, // EndSwitchType
/*4570*/            0, /*End of Scope*/
/*4571*/          /*Scope*/ 43, /*->4615*/
/*4572*/            OPC_MoveChild, 0,
/*4574*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4577*/            OPC_RecordChild0, // #1 = $Vm
/*4578*/            OPC_CheckChild0Type, MVT::v4i16,
/*4580*/            OPC_RecordChild1, // #2 = $lane
/*4581*/            OPC_MoveChild, 1,
/*4583*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveParent,
/*4588*/            OPC_RecordChild1, // #3 = $Vn
/*4589*/            OPC_MoveParent,
/*4590*/            OPC_CheckType, MVT::v4i16,
/*4592*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4594*/            OPC_EmitConvertToTarget, 2,
/*4596*/            OPC_EmitInteger, MVT::i32, 14, 
/*4599*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4602*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4615*/          0, /*End of Scope*/
/*4616*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->4712
/*4619*/          OPC_RecordChild0, // #1 = $Vn
/*4620*/          OPC_Scope, 44, /*->4666*/ // 2 children in Scope
/*4622*/            OPC_CheckChild0Type, MVT::v4i16,
/*4624*/            OPC_MoveChild, 1,
/*4626*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4629*/            OPC_RecordChild0, // #2 = $Vm
/*4630*/            OPC_CheckChild0Type, MVT::v4i16,
/*4632*/            OPC_RecordChild1, // #3 = $lane
/*4633*/            OPC_MoveChild, 1,
/*4635*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4638*/            OPC_MoveParent,
/*4639*/            OPC_MoveParent,
/*4640*/            OPC_MoveParent,
/*4641*/            OPC_CheckType, MVT::v4i32,
/*4643*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4645*/            OPC_EmitConvertToTarget, 3,
/*4647*/            OPC_EmitInteger, MVT::i32, 14, 
/*4650*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4653*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4666*/          /*Scope*/ 44, /*->4711*/
/*4667*/            OPC_CheckChild0Type, MVT::v2i32,
/*4669*/            OPC_MoveChild, 1,
/*4671*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4674*/            OPC_RecordChild0, // #2 = $Vm
/*4675*/            OPC_CheckChild0Type, MVT::v2i32,
/*4677*/            OPC_RecordChild1, // #3 = $lane
/*4678*/            OPC_MoveChild, 1,
/*4680*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveParent,
/*4685*/            OPC_MoveParent,
/*4686*/            OPC_CheckType, MVT::v2i64,
/*4688*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4690*/            OPC_EmitConvertToTarget, 3,
/*4692*/            OPC_EmitInteger, MVT::i32, 14, 
/*4695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4711*/          0, /*End of Scope*/
/*4712*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->4808
/*4715*/          OPC_RecordChild0, // #1 = $Vn
/*4716*/          OPC_Scope, 44, /*->4762*/ // 2 children in Scope
/*4718*/            OPC_CheckChild0Type, MVT::v4i16,
/*4720*/            OPC_MoveChild, 1,
/*4722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4725*/            OPC_RecordChild0, // #2 = $Vm
/*4726*/            OPC_CheckChild0Type, MVT::v4i16,
/*4728*/            OPC_RecordChild1, // #3 = $lane
/*4729*/            OPC_MoveChild, 1,
/*4731*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4734*/            OPC_MoveParent,
/*4735*/            OPC_MoveParent,
/*4736*/            OPC_MoveParent,
/*4737*/            OPC_CheckType, MVT::v4i32,
/*4739*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4741*/            OPC_EmitConvertToTarget, 3,
/*4743*/            OPC_EmitInteger, MVT::i32, 14, 
/*4746*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4749*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4762*/          /*Scope*/ 44, /*->4807*/
/*4763*/            OPC_CheckChild0Type, MVT::v2i32,
/*4765*/            OPC_MoveChild, 1,
/*4767*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4770*/            OPC_RecordChild0, // #2 = $Vm
/*4771*/            OPC_CheckChild0Type, MVT::v2i32,
/*4773*/            OPC_RecordChild1, // #3 = $lane
/*4774*/            OPC_MoveChild, 1,
/*4776*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4779*/            OPC_MoveParent,
/*4780*/            OPC_MoveParent,
/*4781*/            OPC_MoveParent,
/*4782*/            OPC_CheckType, MVT::v2i64,
/*4784*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4786*/            OPC_EmitConvertToTarget, 3,
/*4788*/            OPC_EmitInteger, MVT::i32, 14, 
/*4791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4807*/          0, /*End of Scope*/
/*4808*/        0, // EndSwitchOpcode
/*4809*/      /*Scope*/ 97, /*->4907*/
/*4810*/        OPC_MoveChild, 0,
/*4812*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4815*/        OPC_Scope, 44, /*->4861*/ // 2 children in Scope
/*4817*/          OPC_RecordChild0, // #0 = $Vn
/*4818*/          OPC_MoveChild, 1,
/*4820*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4823*/          OPC_RecordChild0, // #1 = $Vm
/*4824*/          OPC_CheckChild0Type, MVT::v4i16,
/*4826*/          OPC_RecordChild1, // #2 = $lane
/*4827*/          OPC_MoveChild, 1,
/*4829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4832*/          OPC_MoveParent,
/*4833*/          OPC_MoveParent,
/*4834*/          OPC_MoveParent,
/*4835*/          OPC_RecordChild1, // #3 = $src1
/*4836*/          OPC_CheckType, MVT::v4i16,
/*4838*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4840*/          OPC_EmitConvertToTarget, 2,
/*4842*/          OPC_EmitInteger, MVT::i32, 14, 
/*4845*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4848*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4861*/        /*Scope*/ 44, /*->4906*/
/*4862*/          OPC_MoveChild, 0,
/*4864*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4867*/          OPC_RecordChild0, // #0 = $Vm
/*4868*/          OPC_CheckChild0Type, MVT::v4i16,
/*4870*/          OPC_RecordChild1, // #1 = $lane
/*4871*/          OPC_MoveChild, 1,
/*4873*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4876*/          OPC_MoveParent,
/*4877*/          OPC_MoveParent,
/*4878*/          OPC_RecordChild1, // #2 = $Vn
/*4879*/          OPC_MoveParent,
/*4880*/          OPC_RecordChild1, // #3 = $src1
/*4881*/          OPC_CheckType, MVT::v4i16,
/*4883*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4885*/          OPC_EmitConvertToTarget, 1,
/*4887*/          OPC_EmitInteger, MVT::i32, 14, 
/*4890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4906*/        0, /*End of Scope*/
/*4907*/      /*Scope*/ 49, /*->4957*/
/*4908*/        OPC_RecordChild0, // #0 = $src1
/*4909*/        OPC_MoveChild, 1,
/*4911*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4914*/        OPC_MoveChild, 0,
/*4916*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4919*/        OPC_RecordChild0, // #1 = $Vm
/*4920*/        OPC_CheckChild0Type, MVT::v2i32,
/*4922*/        OPC_RecordChild1, // #2 = $lane
/*4923*/        OPC_MoveChild, 1,
/*4925*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4928*/        OPC_MoveParent,
/*4929*/        OPC_MoveParent,
/*4930*/        OPC_RecordChild1, // #3 = $Vn
/*4931*/        OPC_MoveParent,
/*4932*/        OPC_CheckType, MVT::v2i32,
/*4934*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4936*/        OPC_EmitConvertToTarget, 2,
/*4938*/        OPC_EmitInteger, MVT::i32, 14, 
/*4941*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4957*/      /*Scope*/ 97, /*->5055*/
/*4958*/        OPC_MoveChild, 0,
/*4960*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4963*/        OPC_Scope, 44, /*->5009*/ // 2 children in Scope
/*4965*/          OPC_RecordChild0, // #0 = $Vn
/*4966*/          OPC_MoveChild, 1,
/*4968*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4971*/          OPC_RecordChild0, // #1 = $Vm
/*4972*/          OPC_CheckChild0Type, MVT::v2i32,
/*4974*/          OPC_RecordChild1, // #2 = $lane
/*4975*/          OPC_MoveChild, 1,
/*4977*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4980*/          OPC_MoveParent,
/*4981*/          OPC_MoveParent,
/*4982*/          OPC_MoveParent,
/*4983*/          OPC_RecordChild1, // #3 = $src1
/*4984*/          OPC_CheckType, MVT::v2i32,
/*4986*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4988*/          OPC_EmitConvertToTarget, 2,
/*4990*/          OPC_EmitInteger, MVT::i32, 14, 
/*4993*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4996*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5009*/        /*Scope*/ 44, /*->5054*/
/*5010*/          OPC_MoveChild, 0,
/*5012*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5015*/          OPC_RecordChild0, // #0 = $Vm
/*5016*/          OPC_CheckChild0Type, MVT::v2i32,
/*5018*/          OPC_RecordChild1, // #1 = $lane
/*5019*/          OPC_MoveChild, 1,
/*5021*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5024*/          OPC_MoveParent,
/*5025*/          OPC_MoveParent,
/*5026*/          OPC_RecordChild1, // #2 = $Vn
/*5027*/          OPC_MoveParent,
/*5028*/          OPC_RecordChild1, // #3 = $src1
/*5029*/          OPC_CheckType, MVT::v2i32,
/*5031*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5033*/          OPC_EmitConvertToTarget, 1,
/*5035*/          OPC_EmitInteger, MVT::i32, 14, 
/*5038*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5041*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5054*/        0, /*End of Scope*/
/*5055*/      /*Scope*/ 49, /*->5105*/
/*5056*/        OPC_RecordChild0, // #0 = $src1
/*5057*/        OPC_MoveChild, 1,
/*5059*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5062*/        OPC_MoveChild, 0,
/*5064*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5067*/        OPC_RecordChild0, // #1 = $Vm
/*5068*/        OPC_CheckChild0Type, MVT::v4i16,
/*5070*/        OPC_RecordChild1, // #2 = $lane
/*5071*/        OPC_MoveChild, 1,
/*5073*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5076*/        OPC_MoveParent,
/*5077*/        OPC_MoveParent,
/*5078*/        OPC_RecordChild1, // #3 = $Vn
/*5079*/        OPC_MoveParent,
/*5080*/        OPC_CheckType, MVT::v8i16,
/*5082*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5084*/        OPC_EmitConvertToTarget, 2,
/*5086*/        OPC_EmitInteger, MVT::i32, 14, 
/*5089*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5105*/      /*Scope*/ 97, /*->5203*/
/*5106*/        OPC_MoveChild, 0,
/*5108*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5111*/        OPC_Scope, 44, /*->5157*/ // 2 children in Scope
/*5113*/          OPC_RecordChild0, // #0 = $Vn
/*5114*/          OPC_MoveChild, 1,
/*5116*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5119*/          OPC_RecordChild0, // #1 = $Vm
/*5120*/          OPC_CheckChild0Type, MVT::v4i16,
/*5122*/          OPC_RecordChild1, // #2 = $lane
/*5123*/          OPC_MoveChild, 1,
/*5125*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5128*/          OPC_MoveParent,
/*5129*/          OPC_MoveParent,
/*5130*/          OPC_MoveParent,
/*5131*/          OPC_RecordChild1, // #3 = $src1
/*5132*/          OPC_CheckType, MVT::v8i16,
/*5134*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5136*/          OPC_EmitConvertToTarget, 2,
/*5138*/          OPC_EmitInteger, MVT::i32, 14, 
/*5141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5144*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5157*/        /*Scope*/ 44, /*->5202*/
/*5158*/          OPC_MoveChild, 0,
/*5160*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5163*/          OPC_RecordChild0, // #0 = $Vm
/*5164*/          OPC_CheckChild0Type, MVT::v4i16,
/*5166*/          OPC_RecordChild1, // #1 = $lane
/*5167*/          OPC_MoveChild, 1,
/*5169*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5172*/          OPC_MoveParent,
/*5173*/          OPC_MoveParent,
/*5174*/          OPC_RecordChild1, // #2 = $Vn
/*5175*/          OPC_MoveParent,
/*5176*/          OPC_RecordChild1, // #3 = $src1
/*5177*/          OPC_CheckType, MVT::v8i16,
/*5179*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5181*/          OPC_EmitConvertToTarget, 1,
/*5183*/          OPC_EmitInteger, MVT::i32, 14, 
/*5186*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5189*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5202*/        0, /*End of Scope*/
/*5203*/      /*Scope*/ 49, /*->5253*/
/*5204*/        OPC_RecordChild0, // #0 = $src1
/*5205*/        OPC_MoveChild, 1,
/*5207*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5210*/        OPC_MoveChild, 0,
/*5212*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5215*/        OPC_RecordChild0, // #1 = $Vm
/*5216*/        OPC_CheckChild0Type, MVT::v2i32,
/*5218*/        OPC_RecordChild1, // #2 = $lane
/*5219*/        OPC_MoveChild, 1,
/*5221*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5224*/        OPC_MoveParent,
/*5225*/        OPC_MoveParent,
/*5226*/        OPC_RecordChild1, // #3 = $Vn
/*5227*/        OPC_MoveParent,
/*5228*/        OPC_CheckType, MVT::v4i32,
/*5230*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5232*/        OPC_EmitConvertToTarget, 2,
/*5234*/        OPC_EmitInteger, MVT::i32, 14, 
/*5237*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5240*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5253*/      /*Scope*/ 39|128,2/*295*/, /*->5550*/
/*5255*/        OPC_MoveChild, 0,
/*5257*/        OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ISD::MUL),// ->5353
/*5261*/          OPC_Scope, 44, /*->5307*/ // 2 children in Scope
/*5263*/            OPC_RecordChild0, // #0 = $Vn
/*5264*/            OPC_MoveChild, 1,
/*5266*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5269*/            OPC_RecordChild0, // #1 = $Vm
/*5270*/            OPC_CheckChild0Type, MVT::v2i32,
/*5272*/            OPC_RecordChild1, // #2 = $lane
/*5273*/            OPC_MoveChild, 1,
/*5275*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_MoveParent,
/*5281*/            OPC_RecordChild1, // #3 = $src1
/*5282*/            OPC_CheckType, MVT::v4i32,
/*5284*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5286*/            OPC_EmitConvertToTarget, 2,
/*5288*/            OPC_EmitInteger, MVT::i32, 14, 
/*5291*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5294*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5307*/          /*Scope*/ 44, /*->5352*/
/*5308*/            OPC_MoveChild, 0,
/*5310*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5313*/            OPC_RecordChild0, // #0 = $Vm
/*5314*/            OPC_CheckChild0Type, MVT::v2i32,
/*5316*/            OPC_RecordChild1, // #1 = $lane
/*5317*/            OPC_MoveChild, 1,
/*5319*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_RecordChild1, // #2 = $Vn
/*5325*/            OPC_MoveParent,
/*5326*/            OPC_RecordChild1, // #3 = $src1
/*5327*/            OPC_CheckType, MVT::v4i32,
/*5329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5331*/            OPC_EmitConvertToTarget, 1,
/*5333*/            OPC_EmitInteger, MVT::i32, 14, 
/*5336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5352*/          0, /*End of Scope*/
/*5353*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLs),// ->5451
/*5356*/          OPC_RecordChild0, // #0 = $Vn
/*5357*/          OPC_Scope, 45, /*->5404*/ // 2 children in Scope
/*5359*/            OPC_CheckChild0Type, MVT::v4i16,
/*5361*/            OPC_MoveChild, 1,
/*5363*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5366*/            OPC_RecordChild0, // #1 = $Vm
/*5367*/            OPC_CheckChild0Type, MVT::v4i16,
/*5369*/            OPC_RecordChild1, // #2 = $lane
/*5370*/            OPC_MoveChild, 1,
/*5372*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_RecordChild1, // #3 = $src1
/*5379*/            OPC_CheckType, MVT::v4i32,
/*5381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5383*/            OPC_EmitConvertToTarget, 2,
/*5385*/            OPC_EmitInteger, MVT::i32, 14, 
/*5388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5404*/          /*Scope*/ 45, /*->5450*/
/*5405*/            OPC_CheckChild0Type, MVT::v2i32,
/*5407*/            OPC_MoveChild, 1,
/*5409*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5412*/            OPC_RecordChild0, // #1 = $Vm
/*5413*/            OPC_CheckChild0Type, MVT::v2i32,
/*5415*/            OPC_RecordChild1, // #2 = $lane
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5421*/            OPC_MoveParent,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_RecordChild1, // #3 = $src1
/*5425*/            OPC_CheckType, MVT::v2i64,
/*5427*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5429*/            OPC_EmitConvertToTarget, 2,
/*5431*/            OPC_EmitInteger, MVT::i32, 14, 
/*5434*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5437*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5450*/          0, /*End of Scope*/
/*5451*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLu),// ->5549
/*5454*/          OPC_RecordChild0, // #0 = $Vn
/*5455*/          OPC_Scope, 45, /*->5502*/ // 2 children in Scope
/*5457*/            OPC_CheckChild0Type, MVT::v4i16,
/*5459*/            OPC_MoveChild, 1,
/*5461*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5464*/            OPC_RecordChild0, // #1 = $Vm
/*5465*/            OPC_CheckChild0Type, MVT::v4i16,
/*5467*/            OPC_RecordChild1, // #2 = $lane
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5473*/            OPC_MoveParent,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_RecordChild1, // #3 = $src1
/*5477*/            OPC_CheckType, MVT::v4i32,
/*5479*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5481*/            OPC_EmitConvertToTarget, 2,
/*5483*/            OPC_EmitInteger, MVT::i32, 14, 
/*5486*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5489*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5502*/          /*Scope*/ 45, /*->5548*/
/*5503*/            OPC_CheckChild0Type, MVT::v2i32,
/*5505*/            OPC_MoveChild, 1,
/*5507*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5510*/            OPC_RecordChild0, // #1 = $Vm
/*5511*/            OPC_CheckChild0Type, MVT::v2i32,
/*5513*/            OPC_RecordChild1, // #2 = $lane
/*5514*/            OPC_MoveChild, 1,
/*5516*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5519*/            OPC_MoveParent,
/*5520*/            OPC_MoveParent,
/*5521*/            OPC_MoveParent,
/*5522*/            OPC_RecordChild1, // #3 = $src1
/*5523*/            OPC_CheckType, MVT::v2i64,
/*5525*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5527*/            OPC_EmitConvertToTarget, 2,
/*5529*/            OPC_EmitInteger, MVT::i32, 14, 
/*5532*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5535*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5548*/          0, /*End of Scope*/
/*5549*/        0, // EndSwitchOpcode
/*5550*/      /*Scope*/ 53|128,1/*181*/, /*->5733*/
/*5552*/        OPC_RecordChild0, // #0 = $src1
/*5553*/        OPC_MoveChild, 1,
/*5555*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5558*/        OPC_Scope, 113, /*->5673*/ // 2 children in Scope
/*5560*/          OPC_RecordChild0, // #1 = $src2
/*5561*/          OPC_MoveChild, 1,
/*5563*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5566*/          OPC_RecordChild0, // #2 = $src3
/*5567*/          OPC_Scope, 51, /*->5620*/ // 2 children in Scope
/*5569*/            OPC_CheckChild0Type, MVT::v8i16,
/*5571*/            OPC_RecordChild1, // #3 = $lane
/*5572*/            OPC_MoveChild, 1,
/*5574*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5577*/            OPC_MoveParent,
/*5578*/            OPC_MoveParent,
/*5579*/            OPC_MoveParent,
/*5580*/            OPC_CheckType, MVT::v8i16,
/*5582*/            OPC_EmitConvertToTarget, 3,
/*5584*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5587*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5596*/            OPC_EmitConvertToTarget, 3,
/*5598*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5601*/            OPC_EmitInteger, MVT::i32, 14, 
/*5604*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5607*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5620*/          /*Scope*/ 51, /*->5672*/
/*5621*/            OPC_CheckChild0Type, MVT::v4i32,
/*5623*/            OPC_RecordChild1, // #3 = $lane
/*5624*/            OPC_MoveChild, 1,
/*5626*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveParent,
/*5632*/            OPC_CheckType, MVT::v4i32,
/*5634*/            OPC_EmitConvertToTarget, 3,
/*5636*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5639*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5648*/            OPC_EmitConvertToTarget, 3,
/*5650*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5653*/            OPC_EmitInteger, MVT::i32, 14, 
/*5656*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5659*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5672*/          0, /*End of Scope*/
/*5673*/        /*Scope*/ 58, /*->5732*/
/*5674*/          OPC_MoveChild, 0,
/*5676*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5679*/          OPC_RecordChild0, // #1 = $src3
/*5680*/          OPC_CheckChild0Type, MVT::v8i16,
/*5682*/          OPC_RecordChild1, // #2 = $lane
/*5683*/          OPC_MoveChild, 1,
/*5685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5688*/          OPC_MoveParent,
/*5689*/          OPC_MoveParent,
/*5690*/          OPC_RecordChild1, // #3 = $src2
/*5691*/          OPC_MoveParent,
/*5692*/          OPC_CheckType, MVT::v8i16,
/*5694*/          OPC_EmitConvertToTarget, 2,
/*5696*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5699*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5708*/          OPC_EmitConvertToTarget, 2,
/*5710*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5713*/          OPC_EmitInteger, MVT::i32, 14, 
/*5716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5719*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5732*/        0, /*End of Scope*/
/*5733*/      /*Scope*/ 127, /*->5861*/
/*5734*/        OPC_MoveChild, 0,
/*5736*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5739*/        OPC_Scope, 59, /*->5800*/ // 2 children in Scope
/*5741*/          OPC_RecordChild0, // #0 = $src2
/*5742*/          OPC_MoveChild, 1,
/*5744*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5747*/          OPC_RecordChild0, // #1 = $src3
/*5748*/          OPC_CheckChild0Type, MVT::v8i16,
/*5750*/          OPC_RecordChild1, // #2 = $lane
/*5751*/          OPC_MoveChild, 1,
/*5753*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5756*/          OPC_MoveParent,
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_MoveParent,
/*5759*/          OPC_RecordChild1, // #3 = $src1
/*5760*/          OPC_CheckType, MVT::v8i16,
/*5762*/          OPC_EmitConvertToTarget, 2,
/*5764*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5767*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5776*/          OPC_EmitConvertToTarget, 2,
/*5778*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5781*/          OPC_EmitInteger, MVT::i32, 14, 
/*5784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5800*/        /*Scope*/ 59, /*->5860*/
/*5801*/          OPC_MoveChild, 0,
/*5803*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5806*/          OPC_RecordChild0, // #0 = $src3
/*5807*/          OPC_CheckChild0Type, MVT::v8i16,
/*5809*/          OPC_RecordChild1, // #1 = $lane
/*5810*/          OPC_MoveChild, 1,
/*5812*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5815*/          OPC_MoveParent,
/*5816*/          OPC_MoveParent,
/*5817*/          OPC_RecordChild1, // #2 = $src2
/*5818*/          OPC_MoveParent,
/*5819*/          OPC_RecordChild1, // #3 = $src1
/*5820*/          OPC_CheckType, MVT::v8i16,
/*5822*/          OPC_EmitConvertToTarget, 1,
/*5824*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5827*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5836*/          OPC_EmitConvertToTarget, 1,
/*5838*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5841*/          OPC_EmitInteger, MVT::i32, 14, 
/*5844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5860*/        0, /*End of Scope*/
/*5861*/      /*Scope*/ 64, /*->5926*/
/*5862*/        OPC_RecordChild0, // #0 = $src1
/*5863*/        OPC_MoveChild, 1,
/*5865*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5868*/        OPC_MoveChild, 0,
/*5870*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5873*/        OPC_RecordChild0, // #1 = $src3
/*5874*/        OPC_CheckChild0Type, MVT::v4i32,
/*5876*/        OPC_RecordChild1, // #2 = $lane
/*5877*/        OPC_MoveChild, 1,
/*5879*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5882*/        OPC_MoveParent,
/*5883*/        OPC_MoveParent,
/*5884*/        OPC_RecordChild1, // #3 = $src2
/*5885*/        OPC_MoveParent,
/*5886*/        OPC_CheckType, MVT::v4i32,
/*5888*/        OPC_EmitConvertToTarget, 2,
/*5890*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5893*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5902*/        OPC_EmitConvertToTarget, 2,
/*5904*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5907*/        OPC_EmitInteger, MVT::i32, 14, 
/*5910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5913*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5926*/      /*Scope*/ 127, /*->6054*/
/*5927*/        OPC_MoveChild, 0,
/*5929*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5932*/        OPC_Scope, 59, /*->5993*/ // 2 children in Scope
/*5934*/          OPC_RecordChild0, // #0 = $src2
/*5935*/          OPC_MoveChild, 1,
/*5937*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5940*/          OPC_RecordChild0, // #1 = $src3
/*5941*/          OPC_CheckChild0Type, MVT::v4i32,
/*5943*/          OPC_RecordChild1, // #2 = $lane
/*5944*/          OPC_MoveChild, 1,
/*5946*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5949*/          OPC_MoveParent,
/*5950*/          OPC_MoveParent,
/*5951*/          OPC_MoveParent,
/*5952*/          OPC_RecordChild1, // #3 = $src1
/*5953*/          OPC_CheckType, MVT::v4i32,
/*5955*/          OPC_EmitConvertToTarget, 2,
/*5957*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5960*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5969*/          OPC_EmitConvertToTarget, 2,
/*5971*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5974*/          OPC_EmitInteger, MVT::i32, 14, 
/*5977*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5980*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5993*/        /*Scope*/ 59, /*->6053*/
/*5994*/          OPC_MoveChild, 0,
/*5996*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5999*/          OPC_RecordChild0, // #0 = $src3
/*6000*/          OPC_CheckChild0Type, MVT::v4i32,
/*6002*/          OPC_RecordChild1, // #1 = $lane
/*6003*/          OPC_MoveChild, 1,
/*6005*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6008*/          OPC_MoveParent,
/*6009*/          OPC_MoveParent,
/*6010*/          OPC_RecordChild1, // #2 = $src2
/*6011*/          OPC_MoveParent,
/*6012*/          OPC_RecordChild1, // #3 = $src1
/*6013*/          OPC_CheckType, MVT::v4i32,
/*6015*/          OPC_EmitConvertToTarget, 1,
/*6017*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6020*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*6029*/          OPC_EmitConvertToTarget, 1,
/*6031*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6034*/          OPC_EmitInteger, MVT::i32, 14, 
/*6037*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6040*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6053*/        0, /*End of Scope*/
/*6054*/      /*Scope*/ 116|128,2/*372*/, /*->6428*/
/*6056*/        OPC_RecordChild0, // #0 = $src1
/*6057*/        OPC_MoveChild, 1,
/*6059*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6062*/        OPC_Scope, 52|128,1/*180*/, /*->6245*/ // 2 children in Scope
/*6065*/          OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*6068*/          OPC_RecordChild1, // #1 = $Vn
/*6069*/          OPC_Scope, 28, /*->6099*/ // 6 children in Scope
/*6071*/            OPC_CheckChild1Type, MVT::v8i8,
/*6073*/            OPC_RecordChild2, // #2 = $Vm
/*6074*/            OPC_CheckChild2Type, MVT::v8i8,
/*6076*/            OPC_MoveParent,
/*6077*/            OPC_CheckType, MVT::v8i8,
/*6079*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6081*/            OPC_EmitInteger, MVT::i32, 14, 
/*6084*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6087*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 241:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6099*/          /*Scope*/ 28, /*->6128*/
/*6100*/            OPC_CheckChild1Type, MVT::v4i16,
/*6102*/            OPC_RecordChild2, // #2 = $Vm
/*6103*/            OPC_CheckChild2Type, MVT::v4i16,
/*6105*/            OPC_MoveParent,
/*6106*/            OPC_CheckType, MVT::v4i16,
/*6108*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6110*/            OPC_EmitInteger, MVT::i32, 14, 
/*6113*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6116*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 241:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6128*/          /*Scope*/ 28, /*->6157*/
/*6129*/            OPC_CheckChild1Type, MVT::v2i32,
/*6131*/            OPC_RecordChild2, // #2 = $Vm
/*6132*/            OPC_CheckChild2Type, MVT::v2i32,
/*6134*/            OPC_MoveParent,
/*6135*/            OPC_CheckType, MVT::v2i32,
/*6137*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6139*/            OPC_EmitInteger, MVT::i32, 14, 
/*6142*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6145*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 241:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6157*/          /*Scope*/ 28, /*->6186*/
/*6158*/            OPC_CheckChild1Type, MVT::v16i8,
/*6160*/            OPC_RecordChild2, // #2 = $Vm
/*6161*/            OPC_CheckChild2Type, MVT::v16i8,
/*6163*/            OPC_MoveParent,
/*6164*/            OPC_CheckType, MVT::v16i8,
/*6166*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6168*/            OPC_EmitInteger, MVT::i32, 14, 
/*6171*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6174*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 241:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6186*/          /*Scope*/ 28, /*->6215*/
/*6187*/            OPC_CheckChild1Type, MVT::v8i16,
/*6189*/            OPC_RecordChild2, // #2 = $Vm
/*6190*/            OPC_CheckChild2Type, MVT::v8i16,
/*6192*/            OPC_MoveParent,
/*6193*/            OPC_CheckType, MVT::v8i16,
/*6195*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6197*/            OPC_EmitInteger, MVT::i32, 14, 
/*6200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 241:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6215*/          /*Scope*/ 28, /*->6244*/
/*6216*/            OPC_CheckChild1Type, MVT::v4i32,
/*6218*/            OPC_RecordChild2, // #2 = $Vm
/*6219*/            OPC_CheckChild2Type, MVT::v4i32,
/*6221*/            OPC_MoveParent,
/*6222*/            OPC_CheckType, MVT::v4i32,
/*6224*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6226*/            OPC_EmitInteger, MVT::i32, 14, 
/*6229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6244*/          0, /*End of Scope*/
/*6245*/        /*Scope*/ 52|128,1/*180*/, /*->6427*/
/*6247*/          OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*6250*/          OPC_RecordChild1, // #1 = $Vn
/*6251*/          OPC_Scope, 28, /*->6281*/ // 6 children in Scope
/*6253*/            OPC_CheckChild1Type, MVT::v8i8,
/*6255*/            OPC_RecordChild2, // #2 = $Vm
/*6256*/            OPC_CheckChild2Type, MVT::v8i8,
/*6258*/            OPC_MoveParent,
/*6259*/            OPC_CheckType, MVT::v8i8,
/*6261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6263*/            OPC_EmitInteger, MVT::i32, 14, 
/*6266*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6269*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6281*/          /*Scope*/ 28, /*->6310*/
/*6282*/            OPC_CheckChild1Type, MVT::v4i16,
/*6284*/            OPC_RecordChild2, // #2 = $Vm
/*6285*/            OPC_CheckChild2Type, MVT::v4i16,
/*6287*/            OPC_MoveParent,
/*6288*/            OPC_CheckType, MVT::v4i16,
/*6290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6292*/            OPC_EmitInteger, MVT::i32, 14, 
/*6295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6310*/          /*Scope*/ 28, /*->6339*/
/*6311*/            OPC_CheckChild1Type, MVT::v2i32,
/*6313*/            OPC_RecordChild2, // #2 = $Vm
/*6314*/            OPC_CheckChild2Type, MVT::v2i32,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_CheckType, MVT::v2i32,
/*6319*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6321*/            OPC_EmitInteger, MVT::i32, 14, 
/*6324*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6339*/          /*Scope*/ 28, /*->6368*/
/*6340*/            OPC_CheckChild1Type, MVT::v16i8,
/*6342*/            OPC_RecordChild2, // #2 = $Vm
/*6343*/            OPC_CheckChild2Type, MVT::v16i8,
/*6345*/            OPC_MoveParent,
/*6346*/            OPC_CheckType, MVT::v16i8,
/*6348*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6350*/            OPC_EmitInteger, MVT::i32, 14, 
/*6353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6356*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6368*/          /*Scope*/ 28, /*->6397*/
/*6369*/            OPC_CheckChild1Type, MVT::v8i16,
/*6371*/            OPC_RecordChild2, // #2 = $Vm
/*6372*/            OPC_CheckChild2Type, MVT::v8i16,
/*6374*/            OPC_MoveParent,
/*6375*/            OPC_CheckType, MVT::v8i16,
/*6377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6379*/            OPC_EmitInteger, MVT::i32, 14, 
/*6382*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6385*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6397*/          /*Scope*/ 28, /*->6426*/
/*6398*/            OPC_CheckChild1Type, MVT::v4i32,
/*6400*/            OPC_RecordChild2, // #2 = $Vm
/*6401*/            OPC_CheckChild2Type, MVT::v4i32,
/*6403*/            OPC_MoveParent,
/*6404*/            OPC_CheckType, MVT::v4i32,
/*6406*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6408*/            OPC_EmitInteger, MVT::i32, 14, 
/*6411*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6414*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6426*/          0, /*End of Scope*/
/*6427*/        0, /*End of Scope*/
/*6428*/      /*Scope*/ 90|128,4/*602*/, /*->7032*/
/*6430*/        OPC_MoveChild, 0,
/*6432*/        OPC_SwitchOpcode /*3 cases */, 122|128,2/*378*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->6815
/*6437*/          OPC_Scope, 58|128,1/*186*/, /*->6626*/ // 2 children in Scope
/*6440*/            OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*6443*/            OPC_RecordChild1, // #0 = $Vn
/*6444*/            OPC_Scope, 29, /*->6475*/ // 6 children in Scope
/*6446*/              OPC_CheckChild1Type, MVT::v8i8,
/*6448*/              OPC_RecordChild2, // #1 = $Vm
/*6449*/              OPC_CheckChild2Type, MVT::v8i8,
/*6451*/              OPC_MoveParent,
/*6452*/              OPC_RecordChild1, // #2 = $src1
/*6453*/              OPC_CheckType, MVT::v8i8,
/*6455*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6457*/              OPC_EmitInteger, MVT::i32, 14, 
/*6460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6463*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 241:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6475*/            /*Scope*/ 29, /*->6505*/
/*6476*/              OPC_CheckChild1Type, MVT::v4i16,
/*6478*/              OPC_RecordChild2, // #1 = $Vm
/*6479*/              OPC_CheckChild2Type, MVT::v4i16,
/*6481*/              OPC_MoveParent,
/*6482*/              OPC_RecordChild1, // #2 = $src1
/*6483*/              OPC_CheckType, MVT::v4i16,
/*6485*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6487*/              OPC_EmitInteger, MVT::i32, 14, 
/*6490*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6493*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 241:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6505*/            /*Scope*/ 29, /*->6535*/
/*6506*/              OPC_CheckChild1Type, MVT::v2i32,
/*6508*/              OPC_RecordChild2, // #1 = $Vm
/*6509*/              OPC_CheckChild2Type, MVT::v2i32,
/*6511*/              OPC_MoveParent,
/*6512*/              OPC_RecordChild1, // #2 = $src1
/*6513*/              OPC_CheckType, MVT::v2i32,
/*6515*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6517*/              OPC_EmitInteger, MVT::i32, 14, 
/*6520*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6523*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 241:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6535*/            /*Scope*/ 29, /*->6565*/
/*6536*/              OPC_CheckChild1Type, MVT::v16i8,
/*6538*/              OPC_RecordChild2, // #1 = $Vm
/*6539*/              OPC_CheckChild2Type, MVT::v16i8,
/*6541*/              OPC_MoveParent,
/*6542*/              OPC_RecordChild1, // #2 = $src1
/*6543*/              OPC_CheckType, MVT::v16i8,
/*6545*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6547*/              OPC_EmitInteger, MVT::i32, 14, 
/*6550*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6553*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 241:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6565*/            /*Scope*/ 29, /*->6595*/
/*6566*/              OPC_CheckChild1Type, MVT::v8i16,
/*6568*/              OPC_RecordChild2, // #1 = $Vm
/*6569*/              OPC_CheckChild2Type, MVT::v8i16,
/*6571*/              OPC_MoveParent,
/*6572*/              OPC_RecordChild1, // #2 = $src1
/*6573*/              OPC_CheckType, MVT::v8i16,
/*6575*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6577*/              OPC_EmitInteger, MVT::i32, 14, 
/*6580*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 241:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6595*/            /*Scope*/ 29, /*->6625*/
/*6596*/              OPC_CheckChild1Type, MVT::v4i32,
/*6598*/              OPC_RecordChild2, // #1 = $Vm
/*6599*/              OPC_CheckChild2Type, MVT::v4i32,
/*6601*/              OPC_MoveParent,
/*6602*/              OPC_RecordChild1, // #2 = $src1
/*6603*/              OPC_CheckType, MVT::v4i32,
/*6605*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6607*/              OPC_EmitInteger, MVT::i32, 14, 
/*6610*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6625*/            0, /*End of Scope*/
/*6626*/          /*Scope*/ 58|128,1/*186*/, /*->6814*/
/*6628*/            OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*6631*/            OPC_RecordChild1, // #0 = $Vn
/*6632*/            OPC_Scope, 29, /*->6663*/ // 6 children in Scope
/*6634*/              OPC_CheckChild1Type, MVT::v8i8,
/*6636*/              OPC_RecordChild2, // #1 = $Vm
/*6637*/              OPC_CheckChild2Type, MVT::v8i8,
/*6639*/              OPC_MoveParent,
/*6640*/              OPC_RecordChild1, // #2 = $src1
/*6641*/              OPC_CheckType, MVT::v8i8,
/*6643*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6645*/              OPC_EmitInteger, MVT::i32, 14, 
/*6648*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6651*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6663*/            /*Scope*/ 29, /*->6693*/
/*6664*/              OPC_CheckChild1Type, MVT::v4i16,
/*6666*/              OPC_RecordChild2, // #1 = $Vm
/*6667*/              OPC_CheckChild2Type, MVT::v4i16,
/*6669*/              OPC_MoveParent,
/*6670*/              OPC_RecordChild1, // #2 = $src1
/*6671*/              OPC_CheckType, MVT::v4i16,
/*6673*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6675*/              OPC_EmitInteger, MVT::i32, 14, 
/*6678*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6681*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6693*/            /*Scope*/ 29, /*->6723*/
/*6694*/              OPC_CheckChild1Type, MVT::v2i32,
/*6696*/              OPC_RecordChild2, // #1 = $Vm
/*6697*/              OPC_CheckChild2Type, MVT::v2i32,
/*6699*/              OPC_MoveParent,
/*6700*/              OPC_RecordChild1, // #2 = $src1
/*6701*/              OPC_CheckType, MVT::v2i32,
/*6703*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6705*/              OPC_EmitInteger, MVT::i32, 14, 
/*6708*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6711*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6723*/            /*Scope*/ 29, /*->6753*/
/*6724*/              OPC_CheckChild1Type, MVT::v16i8,
/*6726*/              OPC_RecordChild2, // #1 = $Vm
/*6727*/              OPC_CheckChild2Type, MVT::v16i8,
/*6729*/              OPC_MoveParent,
/*6730*/              OPC_RecordChild1, // #2 = $src1
/*6731*/              OPC_CheckType, MVT::v16i8,
/*6733*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6735*/              OPC_EmitInteger, MVT::i32, 14, 
/*6738*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6741*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6753*/            /*Scope*/ 29, /*->6783*/
/*6754*/              OPC_CheckChild1Type, MVT::v8i16,
/*6756*/              OPC_RecordChild2, // #1 = $Vm
/*6757*/              OPC_CheckChild2Type, MVT::v8i16,
/*6759*/              OPC_MoveParent,
/*6760*/              OPC_RecordChild1, // #2 = $src1
/*6761*/              OPC_CheckType, MVT::v8i16,
/*6763*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6765*/              OPC_EmitInteger, MVT::i32, 14, 
/*6768*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6771*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6783*/            /*Scope*/ 29, /*->6813*/
/*6784*/              OPC_CheckChild1Type, MVT::v4i32,
/*6786*/              OPC_RecordChild2, // #1 = $Vm
/*6787*/              OPC_CheckChild2Type, MVT::v4i32,
/*6789*/              OPC_MoveParent,
/*6790*/              OPC_RecordChild1, // #2 = $src1
/*6791*/              OPC_CheckType, MVT::v4i32,
/*6793*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6795*/              OPC_EmitInteger, MVT::i32, 14, 
/*6798*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6801*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6813*/            0, /*End of Scope*/
/*6814*/          0, /*End of Scope*/
/*6815*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->6923
/*6818*/          OPC_RecordChild0, // #0 = $Vn
/*6819*/          OPC_Scope, 33, /*->6854*/ // 3 children in Scope
/*6821*/            OPC_CheckChild0Type, MVT::v8i8,
/*6823*/            OPC_MoveParent,
/*6824*/            OPC_MoveChild, 1,
/*6826*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6829*/            OPC_RecordChild0, // #1 = $Vm
/*6830*/            OPC_CheckChild0Type, MVT::v8i8,
/*6832*/            OPC_MoveParent,
/*6833*/            OPC_CheckType, MVT::v8i16,
/*6835*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6837*/            OPC_EmitInteger, MVT::i32, 14, 
/*6840*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6843*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6854*/          /*Scope*/ 33, /*->6888*/
/*6855*/            OPC_CheckChild0Type, MVT::v4i16,
/*6857*/            OPC_MoveParent,
/*6858*/            OPC_MoveChild, 1,
/*6860*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6863*/            OPC_RecordChild0, // #1 = $Vm
/*6864*/            OPC_CheckChild0Type, MVT::v4i16,
/*6866*/            OPC_MoveParent,
/*6867*/            OPC_CheckType, MVT::v4i32,
/*6869*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6871*/            OPC_EmitInteger, MVT::i32, 14, 
/*6874*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6877*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6888*/          /*Scope*/ 33, /*->6922*/
/*6889*/            OPC_CheckChild0Type, MVT::v2i32,
/*6891*/            OPC_MoveParent,
/*6892*/            OPC_MoveChild, 1,
/*6894*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6897*/            OPC_RecordChild0, // #1 = $Vm
/*6898*/            OPC_CheckChild0Type, MVT::v2i32,
/*6900*/            OPC_MoveParent,
/*6901*/            OPC_CheckType, MVT::v2i64,
/*6903*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6905*/            OPC_EmitInteger, MVT::i32, 14, 
/*6908*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6911*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6922*/          0, /*End of Scope*/
/*6923*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->7031
/*6926*/          OPC_RecordChild0, // #0 = $Vn
/*6927*/          OPC_Scope, 33, /*->6962*/ // 3 children in Scope
/*6929*/            OPC_CheckChild0Type, MVT::v8i8,
/*6931*/            OPC_MoveParent,
/*6932*/            OPC_MoveChild, 1,
/*6934*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6937*/            OPC_RecordChild0, // #1 = $Vm
/*6938*/            OPC_CheckChild0Type, MVT::v8i8,
/*6940*/            OPC_MoveParent,
/*6941*/            OPC_CheckType, MVT::v8i16,
/*6943*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6945*/            OPC_EmitInteger, MVT::i32, 14, 
/*6948*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6951*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6962*/          /*Scope*/ 33, /*->6996*/
/*6963*/            OPC_CheckChild0Type, MVT::v4i16,
/*6965*/            OPC_MoveParent,
/*6966*/            OPC_MoveChild, 1,
/*6968*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6971*/            OPC_RecordChild0, // #1 = $Vm
/*6972*/            OPC_CheckChild0Type, MVT::v4i16,
/*6974*/            OPC_MoveParent,
/*6975*/            OPC_CheckType, MVT::v4i32,
/*6977*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6979*/            OPC_EmitInteger, MVT::i32, 14, 
/*6982*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6985*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6996*/          /*Scope*/ 33, /*->7030*/
/*6997*/            OPC_CheckChild0Type, MVT::v2i32,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveChild, 1,
/*7002*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7005*/            OPC_RecordChild0, // #1 = $Vm
/*7006*/            OPC_CheckChild0Type, MVT::v2i32,
/*7008*/            OPC_MoveParent,
/*7009*/            OPC_CheckType, MVT::v2i64,
/*7011*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7013*/            OPC_EmitInteger, MVT::i32, 14, 
/*7016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7030*/          0, /*End of Scope*/
/*7031*/        0, // EndSwitchOpcode
/*7032*/      /*Scope*/ 65|128,6/*833*/, /*->7867*/
/*7034*/        OPC_RecordChild0, // #0 = $src1
/*7035*/        OPC_MoveChild, 1,
/*7037*/        OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRs),// ->7245
/*7042*/          OPC_RecordChild0, // #1 = $Vm
/*7043*/          OPC_RecordChild1, // #2 = $SIMM
/*7044*/          OPC_MoveChild, 1,
/*7046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7049*/          OPC_MoveParent,
/*7050*/          OPC_MoveParent,
/*7051*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7076
/*7054*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7056*/            OPC_EmitConvertToTarget, 2,
/*7058*/            OPC_EmitInteger, MVT::i32, 14, 
/*7061*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7064*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7076*/          /*SwitchType*/ 22, MVT::v4i16,// ->7100
/*7078*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7080*/            OPC_EmitConvertToTarget, 2,
/*7082*/            OPC_EmitInteger, MVT::i32, 14, 
/*7085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7100*/          /*SwitchType*/ 22, MVT::v2i32,// ->7124
/*7102*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7104*/            OPC_EmitConvertToTarget, 2,
/*7106*/            OPC_EmitInteger, MVT::i32, 14, 
/*7109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7112*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7124*/          /*SwitchType*/ 22, MVT::v1i64,// ->7148
/*7126*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7128*/            OPC_EmitConvertToTarget, 2,
/*7130*/            OPC_EmitInteger, MVT::i32, 14, 
/*7133*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7136*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7148*/          /*SwitchType*/ 22, MVT::v16i8,// ->7172
/*7150*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7152*/            OPC_EmitConvertToTarget, 2,
/*7154*/            OPC_EmitInteger, MVT::i32, 14, 
/*7157*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7160*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7172*/          /*SwitchType*/ 22, MVT::v8i16,// ->7196
/*7174*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7176*/            OPC_EmitConvertToTarget, 2,
/*7178*/            OPC_EmitInteger, MVT::i32, 14, 
/*7181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7184*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7196*/          /*SwitchType*/ 22, MVT::v4i32,// ->7220
/*7198*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7200*/            OPC_EmitConvertToTarget, 2,
/*7202*/            OPC_EmitInteger, MVT::i32, 14, 
/*7205*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7208*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7220*/          /*SwitchType*/ 22, MVT::v2i64,// ->7244
/*7222*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7224*/            OPC_EmitConvertToTarget, 2,
/*7226*/            OPC_EmitInteger, MVT::i32, 14, 
/*7229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7244*/          0, // EndSwitchType
/*7245*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRu),// ->7452
/*7249*/          OPC_RecordChild0, // #1 = $Vm
/*7250*/          OPC_RecordChild1, // #2 = $SIMM
/*7251*/          OPC_MoveChild, 1,
/*7253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7256*/          OPC_MoveParent,
/*7257*/          OPC_MoveParent,
/*7258*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7283
/*7261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7263*/            OPC_EmitConvertToTarget, 2,
/*7265*/            OPC_EmitInteger, MVT::i32, 14, 
/*7268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7271*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7283*/          /*SwitchType*/ 22, MVT::v4i16,// ->7307
/*7285*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7287*/            OPC_EmitConvertToTarget, 2,
/*7289*/            OPC_EmitInteger, MVT::i32, 14, 
/*7292*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7307*/          /*SwitchType*/ 22, MVT::v2i32,// ->7331
/*7309*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7311*/            OPC_EmitConvertToTarget, 2,
/*7313*/            OPC_EmitInteger, MVT::i32, 14, 
/*7316*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7319*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7331*/          /*SwitchType*/ 22, MVT::v1i64,// ->7355
/*7333*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7335*/            OPC_EmitConvertToTarget, 2,
/*7337*/            OPC_EmitInteger, MVT::i32, 14, 
/*7340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7355*/          /*SwitchType*/ 22, MVT::v16i8,// ->7379
/*7357*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7359*/            OPC_EmitConvertToTarget, 2,
/*7361*/            OPC_EmitInteger, MVT::i32, 14, 
/*7364*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7367*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7379*/          /*SwitchType*/ 22, MVT::v8i16,// ->7403
/*7381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7383*/            OPC_EmitConvertToTarget, 2,
/*7385*/            OPC_EmitInteger, MVT::i32, 14, 
/*7388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7403*/          /*SwitchType*/ 22, MVT::v4i32,// ->7427
/*7405*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7407*/            OPC_EmitConvertToTarget, 2,
/*7409*/            OPC_EmitInteger, MVT::i32, 14, 
/*7412*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7415*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7427*/          /*SwitchType*/ 22, MVT::v2i64,// ->7451
/*7429*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7431*/            OPC_EmitConvertToTarget, 2,
/*7433*/            OPC_EmitInteger, MVT::i32, 14, 
/*7436*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7439*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7451*/          0, // EndSwitchType
/*7452*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRs),// ->7659
/*7456*/          OPC_RecordChild0, // #1 = $Vm
/*7457*/          OPC_RecordChild1, // #2 = $SIMM
/*7458*/          OPC_MoveChild, 1,
/*7460*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7463*/          OPC_MoveParent,
/*7464*/          OPC_MoveParent,
/*7465*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7490
/*7468*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7470*/            OPC_EmitConvertToTarget, 2,
/*7472*/            OPC_EmitInteger, MVT::i32, 14, 
/*7475*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7478*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7490*/          /*SwitchType*/ 22, MVT::v4i16,// ->7514
/*7492*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7494*/            OPC_EmitConvertToTarget, 2,
/*7496*/            OPC_EmitInteger, MVT::i32, 14, 
/*7499*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7502*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7514*/          /*SwitchType*/ 22, MVT::v2i32,// ->7538
/*7516*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7518*/            OPC_EmitConvertToTarget, 2,
/*7520*/            OPC_EmitInteger, MVT::i32, 14, 
/*7523*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7526*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7538*/          /*SwitchType*/ 22, MVT::v1i64,// ->7562
/*7540*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7542*/            OPC_EmitConvertToTarget, 2,
/*7544*/            OPC_EmitInteger, MVT::i32, 14, 
/*7547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7550*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7562*/          /*SwitchType*/ 22, MVT::v16i8,// ->7586
/*7564*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7566*/            OPC_EmitConvertToTarget, 2,
/*7568*/            OPC_EmitInteger, MVT::i32, 14, 
/*7571*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7574*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7586*/          /*SwitchType*/ 22, MVT::v8i16,// ->7610
/*7588*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7590*/            OPC_EmitConvertToTarget, 2,
/*7592*/            OPC_EmitInteger, MVT::i32, 14, 
/*7595*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7598*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7610*/          /*SwitchType*/ 22, MVT::v4i32,// ->7634
/*7612*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7614*/            OPC_EmitConvertToTarget, 2,
/*7616*/            OPC_EmitInteger, MVT::i32, 14, 
/*7619*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7622*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7634*/          /*SwitchType*/ 22, MVT::v2i64,// ->7658
/*7636*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7638*/            OPC_EmitConvertToTarget, 2,
/*7640*/            OPC_EmitInteger, MVT::i32, 14, 
/*7643*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7646*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7658*/          0, // EndSwitchType
/*7659*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRu),// ->7866
/*7663*/          OPC_RecordChild0, // #1 = $Vm
/*7664*/          OPC_RecordChild1, // #2 = $SIMM
/*7665*/          OPC_MoveChild, 1,
/*7667*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7670*/          OPC_MoveParent,
/*7671*/          OPC_MoveParent,
/*7672*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7697
/*7675*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7677*/            OPC_EmitConvertToTarget, 2,
/*7679*/            OPC_EmitInteger, MVT::i32, 14, 
/*7682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7697*/          /*SwitchType*/ 22, MVT::v4i16,// ->7721
/*7699*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7701*/            OPC_EmitConvertToTarget, 2,
/*7703*/            OPC_EmitInteger, MVT::i32, 14, 
/*7706*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7709*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7721*/          /*SwitchType*/ 22, MVT::v2i32,// ->7745
/*7723*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7725*/            OPC_EmitConvertToTarget, 2,
/*7727*/            OPC_EmitInteger, MVT::i32, 14, 
/*7730*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7733*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7745*/          /*SwitchType*/ 22, MVT::v1i64,// ->7769
/*7747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7749*/            OPC_EmitConvertToTarget, 2,
/*7751*/            OPC_EmitInteger, MVT::i32, 14, 
/*7754*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7757*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7769*/          /*SwitchType*/ 22, MVT::v16i8,// ->7793
/*7771*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7773*/            OPC_EmitConvertToTarget, 2,
/*7775*/            OPC_EmitInteger, MVT::i32, 14, 
/*7778*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7781*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7793*/          /*SwitchType*/ 22, MVT::v8i16,// ->7817
/*7795*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7797*/            OPC_EmitConvertToTarget, 2,
/*7799*/            OPC_EmitInteger, MVT::i32, 14, 
/*7802*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7805*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7817*/          /*SwitchType*/ 22, MVT::v4i32,// ->7841
/*7819*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7821*/            OPC_EmitConvertToTarget, 2,
/*7823*/            OPC_EmitInteger, MVT::i32, 14, 
/*7826*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7829*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7841*/          /*SwitchType*/ 22, MVT::v2i64,// ->7865
/*7843*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7845*/            OPC_EmitConvertToTarget, 2,
/*7847*/            OPC_EmitInteger, MVT::i32, 14, 
/*7850*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7853*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7865*/          0, // EndSwitchType
/*7866*/        0, // EndSwitchOpcode
/*7867*/      /*Scope*/ 68|128,6/*836*/, /*->8705*/
/*7869*/        OPC_MoveChild, 0,
/*7871*/        OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRs),// ->8080
/*7876*/          OPC_RecordChild0, // #0 = $Vm
/*7877*/          OPC_RecordChild1, // #1 = $SIMM
/*7878*/          OPC_MoveChild, 1,
/*7880*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7883*/          OPC_MoveParent,
/*7884*/          OPC_MoveParent,
/*7885*/          OPC_RecordChild1, // #2 = $src1
/*7886*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7911
/*7889*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7891*/            OPC_EmitConvertToTarget, 1,
/*7893*/            OPC_EmitInteger, MVT::i32, 14, 
/*7896*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7899*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7911*/          /*SwitchType*/ 22, MVT::v4i16,// ->7935
/*7913*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7915*/            OPC_EmitConvertToTarget, 1,
/*7917*/            OPC_EmitInteger, MVT::i32, 14, 
/*7920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7935*/          /*SwitchType*/ 22, MVT::v2i32,// ->7959
/*7937*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7939*/            OPC_EmitConvertToTarget, 1,
/*7941*/            OPC_EmitInteger, MVT::i32, 14, 
/*7944*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7947*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7959*/          /*SwitchType*/ 22, MVT::v1i64,// ->7983
/*7961*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7963*/            OPC_EmitConvertToTarget, 1,
/*7965*/            OPC_EmitInteger, MVT::i32, 14, 
/*7968*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7971*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7983*/          /*SwitchType*/ 22, MVT::v16i8,// ->8007
/*7985*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7987*/            OPC_EmitConvertToTarget, 1,
/*7989*/            OPC_EmitInteger, MVT::i32, 14, 
/*7992*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7995*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8007*/          /*SwitchType*/ 22, MVT::v8i16,// ->8031
/*8009*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitInteger, MVT::i32, 14, 
/*8016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8031*/          /*SwitchType*/ 22, MVT::v4i32,// ->8055
/*8033*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8035*/            OPC_EmitConvertToTarget, 1,
/*8037*/            OPC_EmitInteger, MVT::i32, 14, 
/*8040*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8043*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8055*/          /*SwitchType*/ 22, MVT::v2i64,// ->8079
/*8057*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8059*/            OPC_EmitConvertToTarget, 1,
/*8061*/            OPC_EmitInteger, MVT::i32, 14, 
/*8064*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8067*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8079*/          0, // EndSwitchType
/*8080*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRu),// ->8288
/*8084*/          OPC_RecordChild0, // #0 = $Vm
/*8085*/          OPC_RecordChild1, // #1 = $SIMM
/*8086*/          OPC_MoveChild, 1,
/*8088*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8091*/          OPC_MoveParent,
/*8092*/          OPC_MoveParent,
/*8093*/          OPC_RecordChild1, // #2 = $src1
/*8094*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8119
/*8097*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8099*/            OPC_EmitConvertToTarget, 1,
/*8101*/            OPC_EmitInteger, MVT::i32, 14, 
/*8104*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8107*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8119*/          /*SwitchType*/ 22, MVT::v4i16,// ->8143
/*8121*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8123*/            OPC_EmitConvertToTarget, 1,
/*8125*/            OPC_EmitInteger, MVT::i32, 14, 
/*8128*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8143*/          /*SwitchType*/ 22, MVT::v2i32,// ->8167
/*8145*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8147*/            OPC_EmitConvertToTarget, 1,
/*8149*/            OPC_EmitInteger, MVT::i32, 14, 
/*8152*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8155*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8167*/          /*SwitchType*/ 22, MVT::v1i64,// ->8191
/*8169*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8171*/            OPC_EmitConvertToTarget, 1,
/*8173*/            OPC_EmitInteger, MVT::i32, 14, 
/*8176*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8179*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8191*/          /*SwitchType*/ 22, MVT::v16i8,// ->8215
/*8193*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8195*/            OPC_EmitConvertToTarget, 1,
/*8197*/            OPC_EmitInteger, MVT::i32, 14, 
/*8200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8215*/          /*SwitchType*/ 22, MVT::v8i16,// ->8239
/*8217*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8219*/            OPC_EmitConvertToTarget, 1,
/*8221*/            OPC_EmitInteger, MVT::i32, 14, 
/*8224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8239*/          /*SwitchType*/ 22, MVT::v4i32,// ->8263
/*8241*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8243*/            OPC_EmitConvertToTarget, 1,
/*8245*/            OPC_EmitInteger, MVT::i32, 14, 
/*8248*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8251*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8263*/          /*SwitchType*/ 22, MVT::v2i64,// ->8287
/*8265*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8267*/            OPC_EmitConvertToTarget, 1,
/*8269*/            OPC_EmitInteger, MVT::i32, 14, 
/*8272*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8275*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8287*/          0, // EndSwitchType
/*8288*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRs),// ->8496
/*8292*/          OPC_RecordChild0, // #0 = $Vm
/*8293*/          OPC_RecordChild1, // #1 = $SIMM
/*8294*/          OPC_MoveChild, 1,
/*8296*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8299*/          OPC_MoveParent,
/*8300*/          OPC_MoveParent,
/*8301*/          OPC_RecordChild1, // #2 = $src1
/*8302*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8327
/*8305*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8307*/            OPC_EmitConvertToTarget, 1,
/*8309*/            OPC_EmitInteger, MVT::i32, 14, 
/*8312*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8315*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8327*/          /*SwitchType*/ 22, MVT::v4i16,// ->8351
/*8329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8331*/            OPC_EmitConvertToTarget, 1,
/*8333*/            OPC_EmitInteger, MVT::i32, 14, 
/*8336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8351*/          /*SwitchType*/ 22, MVT::v2i32,// ->8375
/*8353*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8355*/            OPC_EmitConvertToTarget, 1,
/*8357*/            OPC_EmitInteger, MVT::i32, 14, 
/*8360*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8375*/          /*SwitchType*/ 22, MVT::v1i64,// ->8399
/*8377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8379*/            OPC_EmitConvertToTarget, 1,
/*8381*/            OPC_EmitInteger, MVT::i32, 14, 
/*8384*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8387*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8399*/          /*SwitchType*/ 22, MVT::v16i8,// ->8423
/*8401*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8403*/            OPC_EmitConvertToTarget, 1,
/*8405*/            OPC_EmitInteger, MVT::i32, 14, 
/*8408*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8411*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8423*/          /*SwitchType*/ 22, MVT::v8i16,// ->8447
/*8425*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8427*/            OPC_EmitConvertToTarget, 1,
/*8429*/            OPC_EmitInteger, MVT::i32, 14, 
/*8432*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8435*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8447*/          /*SwitchType*/ 22, MVT::v4i32,// ->8471
/*8449*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8451*/            OPC_EmitConvertToTarget, 1,
/*8453*/            OPC_EmitInteger, MVT::i32, 14, 
/*8456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8459*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8471*/          /*SwitchType*/ 22, MVT::v2i64,// ->8495
/*8473*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8475*/            OPC_EmitConvertToTarget, 1,
/*8477*/            OPC_EmitInteger, MVT::i32, 14, 
/*8480*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8483*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8495*/          0, // EndSwitchType
/*8496*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRu),// ->8704
/*8500*/          OPC_RecordChild0, // #0 = $Vm
/*8501*/          OPC_RecordChild1, // #1 = $SIMM
/*8502*/          OPC_MoveChild, 1,
/*8504*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8507*/          OPC_MoveParent,
/*8508*/          OPC_MoveParent,
/*8509*/          OPC_RecordChild1, // #2 = $src1
/*8510*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8535
/*8513*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8515*/            OPC_EmitConvertToTarget, 1,
/*8517*/            OPC_EmitInteger, MVT::i32, 14, 
/*8520*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8523*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8535*/          /*SwitchType*/ 22, MVT::v4i16,// ->8559
/*8537*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8539*/            OPC_EmitConvertToTarget, 1,
/*8541*/            OPC_EmitInteger, MVT::i32, 14, 
/*8544*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8547*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8559*/          /*SwitchType*/ 22, MVT::v2i32,// ->8583
/*8561*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8563*/            OPC_EmitConvertToTarget, 1,
/*8565*/            OPC_EmitInteger, MVT::i32, 14, 
/*8568*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8571*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8583*/          /*SwitchType*/ 22, MVT::v1i64,// ->8607
/*8585*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8587*/            OPC_EmitConvertToTarget, 1,
/*8589*/            OPC_EmitInteger, MVT::i32, 14, 
/*8592*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8595*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8607*/          /*SwitchType*/ 22, MVT::v16i8,// ->8631
/*8609*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8611*/            OPC_EmitConvertToTarget, 1,
/*8613*/            OPC_EmitInteger, MVT::i32, 14, 
/*8616*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8631*/          /*SwitchType*/ 22, MVT::v8i16,// ->8655
/*8633*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8635*/            OPC_EmitConvertToTarget, 1,
/*8637*/            OPC_EmitInteger, MVT::i32, 14, 
/*8640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8655*/          /*SwitchType*/ 22, MVT::v4i32,// ->8679
/*8657*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8659*/            OPC_EmitConvertToTarget, 1,
/*8661*/            OPC_EmitInteger, MVT::i32, 14, 
/*8664*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8667*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8679*/          /*SwitchType*/ 22, MVT::v2i64,// ->8703
/*8681*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8683*/            OPC_EmitConvertToTarget, 1,
/*8685*/            OPC_EmitInteger, MVT::i32, 14, 
/*8688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8703*/          0, // EndSwitchType
/*8704*/        0, // EndSwitchOpcode
/*8705*/      /*Scope*/ 98|128,3/*482*/, /*->9189*/
/*8707*/        OPC_RecordChild0, // #0 = $Vn
/*8708*/        OPC_MoveChild, 1,
/*8710*/        OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->8792
/*8714*/          OPC_RecordChild0, // #1 = $Vm
/*8715*/          OPC_Scope, 24, /*->8741*/ // 3 children in Scope
/*8717*/            OPC_CheckChild0Type, MVT::v8i8,
/*8719*/            OPC_MoveParent,
/*8720*/            OPC_CheckType, MVT::v8i16,
/*8722*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8724*/            OPC_EmitInteger, MVT::i32, 14, 
/*8727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8741*/          /*Scope*/ 24, /*->8766*/
/*8742*/            OPC_CheckChild0Type, MVT::v4i16,
/*8744*/            OPC_MoveParent,
/*8745*/            OPC_CheckType, MVT::v4i32,
/*8747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8749*/            OPC_EmitInteger, MVT::i32, 14, 
/*8752*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8755*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8766*/          /*Scope*/ 24, /*->8791*/
/*8767*/            OPC_CheckChild0Type, MVT::v2i32,
/*8769*/            OPC_MoveParent,
/*8770*/            OPC_CheckType, MVT::v2i64,
/*8772*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8774*/            OPC_EmitInteger, MVT::i32, 14, 
/*8777*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8780*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8791*/          0, /*End of Scope*/
/*8792*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->8873
/*8795*/          OPC_RecordChild0, // #1 = $Vm
/*8796*/          OPC_Scope, 24, /*->8822*/ // 3 children in Scope
/*8798*/            OPC_CheckChild0Type, MVT::v8i8,
/*8800*/            OPC_MoveParent,
/*8801*/            OPC_CheckType, MVT::v8i16,
/*8803*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8805*/            OPC_EmitInteger, MVT::i32, 14, 
/*8808*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8811*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8822*/          /*Scope*/ 24, /*->8847*/
/*8823*/            OPC_CheckChild0Type, MVT::v4i16,
/*8825*/            OPC_MoveParent,
/*8826*/            OPC_CheckType, MVT::v4i32,
/*8828*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8830*/            OPC_EmitInteger, MVT::i32, 14, 
/*8833*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8836*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8847*/          /*Scope*/ 24, /*->8872*/
/*8848*/            OPC_CheckChild0Type, MVT::v2i32,
/*8850*/            OPC_MoveParent,
/*8851*/            OPC_CheckType, MVT::v2i64,
/*8853*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8855*/            OPC_EmitInteger, MVT::i32, 14, 
/*8858*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8861*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8872*/          0, /*End of Scope*/
/*8873*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->9014
/*8877*/          OPC_RecordChild0, // #1 = $Vn
/*8878*/          OPC_RecordChild1, // #2 = $Vm
/*8879*/          OPC_MoveParent,
/*8880*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8903
/*8883*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8885*/            OPC_EmitInteger, MVT::i32, 14, 
/*8888*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8891*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8903*/          /*SwitchType*/ 20, MVT::v4i16,// ->8925
/*8905*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8907*/            OPC_EmitInteger, MVT::i32, 14, 
/*8910*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8925*/          /*SwitchType*/ 20, MVT::v2i32,// ->8947
/*8927*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8929*/            OPC_EmitInteger, MVT::i32, 14, 
/*8932*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8935*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8947*/          /*SwitchType*/ 20, MVT::v16i8,// ->8969
/*8949*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8951*/            OPC_EmitInteger, MVT::i32, 14, 
/*8954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8957*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8969*/          /*SwitchType*/ 20, MVT::v8i16,// ->8991
/*8971*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8973*/            OPC_EmitInteger, MVT::i32, 14, 
/*8976*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8979*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8991*/          /*SwitchType*/ 20, MVT::v4i32,// ->9013
/*8993*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8995*/            OPC_EmitInteger, MVT::i32, 14, 
/*8998*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9013*/          0, // EndSwitchType
/*9014*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->9101
/*9017*/          OPC_RecordChild0, // #1 = $Vn
/*9018*/          OPC_Scope, 26, /*->9046*/ // 3 children in Scope
/*9020*/            OPC_CheckChild0Type, MVT::v8i8,
/*9022*/            OPC_RecordChild1, // #2 = $Vm
/*9023*/            OPC_MoveParent,
/*9024*/            OPC_CheckType, MVT::v8i16,
/*9026*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9028*/            OPC_EmitInteger, MVT::i32, 14, 
/*9031*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9034*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9046*/          /*Scope*/ 26, /*->9073*/
/*9047*/            OPC_CheckChild0Type, MVT::v4i16,
/*9049*/            OPC_RecordChild1, // #2 = $Vm
/*9050*/            OPC_MoveParent,
/*9051*/            OPC_CheckType, MVT::v4i32,
/*9053*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9055*/            OPC_EmitInteger, MVT::i32, 14, 
/*9058*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9061*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9073*/          /*Scope*/ 26, /*->9100*/
/*9074*/            OPC_CheckChild0Type, MVT::v2i32,
/*9076*/            OPC_RecordChild1, // #2 = $Vm
/*9077*/            OPC_MoveParent,
/*9078*/            OPC_CheckType, MVT::v2i64,
/*9080*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9082*/            OPC_EmitInteger, MVT::i32, 14, 
/*9085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9100*/          0, /*End of Scope*/
/*9101*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->9188
/*9104*/          OPC_RecordChild0, // #1 = $Vn
/*9105*/          OPC_Scope, 26, /*->9133*/ // 3 children in Scope
/*9107*/            OPC_CheckChild0Type, MVT::v8i8,
/*9109*/            OPC_RecordChild1, // #2 = $Vm
/*9110*/            OPC_MoveParent,
/*9111*/            OPC_CheckType, MVT::v8i16,
/*9113*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9115*/            OPC_EmitInteger, MVT::i32, 14, 
/*9118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9133*/          /*Scope*/ 26, /*->9160*/
/*9134*/            OPC_CheckChild0Type, MVT::v4i16,
/*9136*/            OPC_RecordChild1, // #2 = $Vm
/*9137*/            OPC_MoveParent,
/*9138*/            OPC_CheckType, MVT::v4i32,
/*9140*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9142*/            OPC_EmitInteger, MVT::i32, 14, 
/*9145*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9148*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9160*/          /*Scope*/ 26, /*->9187*/
/*9161*/            OPC_CheckChild0Type, MVT::v2i32,
/*9163*/            OPC_RecordChild1, // #2 = $Vm
/*9164*/            OPC_MoveParent,
/*9165*/            OPC_CheckType, MVT::v2i64,
/*9167*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9169*/            OPC_EmitInteger, MVT::i32, 14, 
/*9172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9175*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9187*/          0, /*End of Scope*/
/*9188*/        0, // EndSwitchOpcode
/*9189*/      /*Scope*/ 110|128,3/*494*/, /*->9685*/
/*9191*/        OPC_MoveChild, 0,
/*9193*/        OPC_SwitchOpcode /*5 cases */, 81, TARGET_VAL(ISD::SIGN_EXTEND),// ->9278
/*9197*/          OPC_RecordChild0, // #0 = $Vm
/*9198*/          OPC_Scope, 25, /*->9225*/ // 3 children in Scope
/*9200*/            OPC_CheckChild0Type, MVT::v8i8,
/*9202*/            OPC_MoveParent,
/*9203*/            OPC_RecordChild1, // #1 = $Vn
/*9204*/            OPC_CheckType, MVT::v8i16,
/*9206*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9208*/            OPC_EmitInteger, MVT::i32, 14, 
/*9211*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9214*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9225*/          /*Scope*/ 25, /*->9251*/
/*9226*/            OPC_CheckChild0Type, MVT::v4i16,
/*9228*/            OPC_MoveParent,
/*9229*/            OPC_RecordChild1, // #1 = $Vn
/*9230*/            OPC_CheckType, MVT::v4i32,
/*9232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9234*/            OPC_EmitInteger, MVT::i32, 14, 
/*9237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9251*/          /*Scope*/ 25, /*->9277*/
/*9252*/            OPC_CheckChild0Type, MVT::v2i32,
/*9254*/            OPC_MoveParent,
/*9255*/            OPC_RecordChild1, // #1 = $Vn
/*9256*/            OPC_CheckType, MVT::v2i64,
/*9258*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9260*/            OPC_EmitInteger, MVT::i32, 14, 
/*9263*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9266*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9277*/          0, /*End of Scope*/
/*9278*/        /*SwitchOpcode*/ 81, TARGET_VAL(ISD::ZERO_EXTEND),// ->9362
/*9281*/          OPC_RecordChild0, // #0 = $Vm
/*9282*/          OPC_Scope, 25, /*->9309*/ // 3 children in Scope
/*9284*/            OPC_CheckChild0Type, MVT::v8i8,
/*9286*/            OPC_MoveParent,
/*9287*/            OPC_RecordChild1, // #1 = $Vn
/*9288*/            OPC_CheckType, MVT::v8i16,
/*9290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9292*/            OPC_EmitInteger, MVT::i32, 14, 
/*9295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9309*/          /*Scope*/ 25, /*->9335*/
/*9310*/            OPC_CheckChild0Type, MVT::v4i16,
/*9312*/            OPC_MoveParent,
/*9313*/            OPC_RecordChild1, // #1 = $Vn
/*9314*/            OPC_CheckType, MVT::v4i32,
/*9316*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9318*/            OPC_EmitInteger, MVT::i32, 14, 
/*9321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9324*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9335*/          /*Scope*/ 25, /*->9361*/
/*9336*/            OPC_CheckChild0Type, MVT::v2i32,
/*9338*/            OPC_MoveParent,
/*9339*/            OPC_RecordChild1, // #1 = $Vn
/*9340*/            OPC_CheckType, MVT::v2i64,
/*9342*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9344*/            OPC_EmitInteger, MVT::i32, 14, 
/*9347*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9350*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9361*/          0, /*End of Scope*/
/*9362*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::MUL),// ->9504
/*9366*/          OPC_RecordChild0, // #0 = $Vn
/*9367*/          OPC_RecordChild1, // #1 = $Vm
/*9368*/          OPC_MoveParent,
/*9369*/          OPC_RecordChild1, // #2 = $src1
/*9370*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9393
/*9373*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9375*/            OPC_EmitInteger, MVT::i32, 14, 
/*9378*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9381*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9393*/          /*SwitchType*/ 20, MVT::v4i16,// ->9415
/*9395*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9397*/            OPC_EmitInteger, MVT::i32, 14, 
/*9400*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9403*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9415*/          /*SwitchType*/ 20, MVT::v2i32,// ->9437
/*9417*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9419*/            OPC_EmitInteger, MVT::i32, 14, 
/*9422*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9425*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9437*/          /*SwitchType*/ 20, MVT::v16i8,// ->9459
/*9439*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9441*/            OPC_EmitInteger, MVT::i32, 14, 
/*9444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9459*/          /*SwitchType*/ 20, MVT::v8i16,// ->9481
/*9461*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9463*/            OPC_EmitInteger, MVT::i32, 14, 
/*9466*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9469*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9481*/          /*SwitchType*/ 20, MVT::v4i32,// ->9503
/*9483*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9485*/            OPC_EmitInteger, MVT::i32, 14, 
/*9488*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9491*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9503*/          0, // EndSwitchType
/*9504*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->9594
/*9507*/          OPC_RecordChild0, // #0 = $Vn
/*9508*/          OPC_Scope, 27, /*->9537*/ // 3 children in Scope
/*9510*/            OPC_CheckChild0Type, MVT::v8i8,
/*9512*/            OPC_RecordChild1, // #1 = $Vm
/*9513*/            OPC_MoveParent,
/*9514*/            OPC_RecordChild1, // #2 = $src1
/*9515*/            OPC_CheckType, MVT::v8i16,
/*9517*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9519*/            OPC_EmitInteger, MVT::i32, 14, 
/*9522*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9537*/          /*Scope*/ 27, /*->9565*/
/*9538*/            OPC_CheckChild0Type, MVT::v4i16,
/*9540*/            OPC_RecordChild1, // #1 = $Vm
/*9541*/            OPC_MoveParent,
/*9542*/            OPC_RecordChild1, // #2 = $src1
/*9543*/            OPC_CheckType, MVT::v4i32,
/*9545*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9547*/            OPC_EmitInteger, MVT::i32, 14, 
/*9550*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9553*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9565*/          /*Scope*/ 27, /*->9593*/
/*9566*/            OPC_CheckChild0Type, MVT::v2i32,
/*9568*/            OPC_RecordChild1, // #1 = $Vm
/*9569*/            OPC_MoveParent,
/*9570*/            OPC_RecordChild1, // #2 = $src1
/*9571*/            OPC_CheckType, MVT::v2i64,
/*9573*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9575*/            OPC_EmitInteger, MVT::i32, 14, 
/*9578*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9581*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9593*/          0, /*End of Scope*/
/*9594*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->9684
/*9597*/          OPC_RecordChild0, // #0 = $Vn
/*9598*/          OPC_Scope, 27, /*->9627*/ // 3 children in Scope
/*9600*/            OPC_CheckChild0Type, MVT::v8i8,
/*9602*/            OPC_RecordChild1, // #1 = $Vm
/*9603*/            OPC_MoveParent,
/*9604*/            OPC_RecordChild1, // #2 = $src1
/*9605*/            OPC_CheckType, MVT::v8i16,
/*9607*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9609*/            OPC_EmitInteger, MVT::i32, 14, 
/*9612*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9615*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9627*/          /*Scope*/ 27, /*->9655*/
/*9628*/            OPC_CheckChild0Type, MVT::v4i16,
/*9630*/            OPC_RecordChild1, // #1 = $Vm
/*9631*/            OPC_MoveParent,
/*9632*/            OPC_RecordChild1, // #2 = $src1
/*9633*/            OPC_CheckType, MVT::v4i32,
/*9635*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9637*/            OPC_EmitInteger, MVT::i32, 14, 
/*9640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9655*/          /*Scope*/ 27, /*->9683*/
/*9656*/            OPC_CheckChild0Type, MVT::v2i32,
/*9658*/            OPC_RecordChild1, // #1 = $Vm
/*9659*/            OPC_MoveParent,
/*9660*/            OPC_RecordChild1, // #2 = $src1
/*9661*/            OPC_CheckType, MVT::v2i64,
/*9663*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9665*/            OPC_EmitInteger, MVT::i32, 14, 
/*9668*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9671*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9683*/          0, /*End of Scope*/
/*9684*/        0, // EndSwitchOpcode
/*9685*/      /*Scope*/ 44|128,1/*172*/, /*->9859*/
/*9687*/        OPC_RecordChild0, // #0 = $Vn
/*9688*/        OPC_RecordChild1, // #1 = $Vm
/*9689*/        OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->9711
/*9692*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9694*/          OPC_EmitInteger, MVT::i32, 14, 
/*9697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9700*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9711*/        /*SwitchType*/ 19, MVT::v4i16,// ->9732
/*9713*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9715*/          OPC_EmitInteger, MVT::i32, 14, 
/*9718*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9721*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9732*/        /*SwitchType*/ 19, MVT::v2i32,// ->9753
/*9734*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9736*/          OPC_EmitInteger, MVT::i32, 14, 
/*9739*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9742*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9753*/        /*SwitchType*/ 19, MVT::v16i8,// ->9774
/*9755*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9757*/          OPC_EmitInteger, MVT::i32, 14, 
/*9760*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9774*/        /*SwitchType*/ 19, MVT::v8i16,// ->9795
/*9776*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9778*/          OPC_EmitInteger, MVT::i32, 14, 
/*9781*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9784*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9795*/        /*SwitchType*/ 19, MVT::v4i32,// ->9816
/*9797*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9799*/          OPC_EmitInteger, MVT::i32, 14, 
/*9802*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9805*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9816*/        /*SwitchType*/ 19, MVT::v1i64,// ->9837
/*9818*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9820*/          OPC_EmitInteger, MVT::i32, 14, 
/*9823*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9826*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*9837*/        /*SwitchType*/ 19, MVT::v2i64,// ->9858
/*9839*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9841*/          OPC_EmitInteger, MVT::i32, 14, 
/*9844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*9858*/        0, // EndSwitchType
/*9859*/      0, /*End of Scope*/
/*9860*/    /*SwitchOpcode*/ 115|128,46/*6003*/, TARGET_VAL(ISD::OR),// ->15867
/*9864*/      OPC_Scope, 24|128,6/*792*/, /*->10659*/ // 17 children in Scope
/*9867*/        OPC_MoveChild, 0,
/*9869*/        OPC_Scope, 79, /*->9950*/ // 9 children in Scope
/*9871*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9874*/          OPC_MoveChild, 0,
/*9876*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9879*/          OPC_RecordChild0, // #0 = $Rm
/*9880*/          OPC_CheckChild1Integer, 24, 
/*9882*/          OPC_CheckChild1Type, MVT::i32,
/*9884*/          OPC_MoveParent,
/*9885*/          OPC_CheckChild1Integer, 16, 
/*9887*/          OPC_CheckChild1Type, MVT::i32,
/*9889*/          OPC_MoveParent,
/*9890*/          OPC_MoveChild, 1,
/*9892*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9895*/          OPC_MoveChild, 0,
/*9897*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9900*/          OPC_CheckChild0Same, 0,
/*9902*/          OPC_CheckChild1Integer, 8, 
/*9904*/          OPC_CheckChild1Type, MVT::i32,
/*9906*/          OPC_MoveParent,
/*9907*/          OPC_MoveParent,
/*9908*/          OPC_CheckType, MVT::i32,
/*9910*/          OPC_Scope, 18, /*->9930*/ // 2 children in Scope
/*9912*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9914*/            OPC_EmitInteger, MVT::i32, 14, 
/*9917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9920*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9930*/          /*Scope*/ 18, /*->9949*/
/*9931*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9933*/            OPC_EmitInteger, MVT::i32, 14, 
/*9936*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9939*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9949*/          0, /*End of Scope*/
/*9950*/        /*Scope*/ 79, /*->10030*/
/*9951*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9954*/          OPC_MoveChild, 0,
/*9956*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9959*/          OPC_RecordChild0, // #0 = $Rm
/*9960*/          OPC_CheckChild1Integer, 8, 
/*9962*/          OPC_CheckChild1Type, MVT::i32,
/*9964*/          OPC_MoveParent,
/*9965*/          OPC_MoveParent,
/*9966*/          OPC_MoveChild, 1,
/*9968*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9971*/          OPC_MoveChild, 0,
/*9973*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9976*/          OPC_CheckChild0Same, 0,
/*9978*/          OPC_CheckChild1Integer, 24, 
/*9980*/          OPC_CheckChild1Type, MVT::i32,
/*9982*/          OPC_MoveParent,
/*9983*/          OPC_CheckChild1Integer, 16, 
/*9985*/          OPC_CheckChild1Type, MVT::i32,
/*9987*/          OPC_MoveParent,
/*9988*/          OPC_CheckType, MVT::i32,
/*9990*/          OPC_Scope, 18, /*->10010*/ // 2 children in Scope
/*9992*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9994*/            OPC_EmitInteger, MVT::i32, 14, 
/*9997*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10010*/         /*Scope*/ 18, /*->10029*/
/*10011*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10013*/           OPC_EmitInteger, MVT::i32, 14, 
/*10016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10019*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10029*/         0, /*End of Scope*/
/*10030*/       /*Scope*/ 57, /*->10088*/
/*10031*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10035*/         OPC_RecordChild0, // #0 = $Rn
/*10036*/         OPC_MoveParent,
/*10037*/         OPC_MoveChild, 1,
/*10039*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10045*/         OPC_MoveChild, 0,
/*10047*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10050*/         OPC_RecordChild0, // #1 = $Rm
/*10051*/         OPC_RecordChild1, // #2 = $sh
/*10052*/         OPC_MoveChild, 1,
/*10054*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10057*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10059*/         OPC_CheckType, MVT::i32,
/*10061*/         OPC_MoveParent,
/*10062*/         OPC_MoveParent,
/*10063*/         OPC_MoveParent,
/*10064*/         OPC_CheckType, MVT::i32,
/*10066*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10068*/         OPC_EmitConvertToTarget, 2,
/*10070*/         OPC_EmitInteger, MVT::i32, 14, 
/*10073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10088*/       /*Scope*/ 100, /*->10189*/
/*10089*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10095*/         OPC_RecordChild0, // #0 = $Rn
/*10096*/         OPC_MoveParent,
/*10097*/         OPC_MoveChild, 1,
/*10099*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10103*/         OPC_MoveChild, 0,
/*10105*/         OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10147
/*10109*/           OPC_RecordChild0, // #1 = $Rm
/*10110*/           OPC_RecordChild1, // #2 = $sh
/*10111*/           OPC_MoveChild, 1,
/*10113*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10116*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10118*/           OPC_CheckType, MVT::i32,
/*10120*/           OPC_MoveParent,
/*10121*/           OPC_MoveParent,
/*10122*/           OPC_MoveParent,
/*10123*/           OPC_CheckType, MVT::i32,
/*10125*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10127*/           OPC_EmitConvertToTarget, 2,
/*10129*/           OPC_EmitInteger, MVT::i32, 14, 
/*10132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10135*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10147*/         /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10188
/*10150*/           OPC_RecordChild0, // #1 = $src2
/*10151*/           OPC_RecordChild1, // #2 = $sh
/*10152*/           OPC_MoveChild, 1,
/*10154*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10157*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10159*/           OPC_CheckType, MVT::i32,
/*10161*/           OPC_MoveParent,
/*10162*/           OPC_MoveParent,
/*10163*/           OPC_MoveParent,
/*10164*/           OPC_CheckType, MVT::i32,
/*10166*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10168*/           OPC_EmitConvertToTarget, 2,
/*10170*/           OPC_EmitInteger, MVT::i32, 14, 
/*10173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10176*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10188*/         0, // EndSwitchOpcode
/*10189*/       /*Scope*/ 57, /*->10247*/
/*10190*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10194*/         OPC_RecordChild0, // #0 = $Rn
/*10195*/         OPC_MoveParent,
/*10196*/         OPC_MoveChild, 1,
/*10198*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10204*/         OPC_MoveChild, 0,
/*10206*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10209*/         OPC_RecordChild0, // #1 = $Rm
/*10210*/         OPC_RecordChild1, // #2 = $sh
/*10211*/         OPC_MoveChild, 1,
/*10213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10216*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10218*/         OPC_CheckType, MVT::i32,
/*10220*/         OPC_MoveParent,
/*10221*/         OPC_MoveParent,
/*10222*/         OPC_MoveParent,
/*10223*/         OPC_CheckType, MVT::i32,
/*10225*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10227*/         OPC_EmitConvertToTarget, 2,
/*10229*/         OPC_EmitInteger, MVT::i32, 14, 
/*10232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10247*/       /*Scope*/ 27|128,1/*155*/, /*->10404*/
/*10249*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10255*/         OPC_Scope, 94, /*->10351*/ // 2 children in Scope
/*10257*/           OPC_RecordChild0, // #0 = $Rn
/*10258*/           OPC_MoveParent,
/*10259*/           OPC_MoveChild, 1,
/*10261*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10265*/           OPC_MoveChild, 0,
/*10267*/           OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10309
/*10271*/             OPC_RecordChild0, // #1 = $Rm
/*10272*/             OPC_RecordChild1, // #2 = $sh
/*10273*/             OPC_MoveChild, 1,
/*10275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10278*/             OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10280*/             OPC_CheckType, MVT::i32,
/*10282*/             OPC_MoveParent,
/*10283*/             OPC_MoveParent,
/*10284*/             OPC_MoveParent,
/*10285*/             OPC_CheckType, MVT::i32,
/*10287*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10289*/             OPC_EmitConvertToTarget, 2,
/*10291*/             OPC_EmitInteger, MVT::i32, 14, 
/*10294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10297*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10309*/           /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10350
/*10312*/             OPC_RecordChild0, // #1 = $src2
/*10313*/             OPC_RecordChild1, // #2 = $sh
/*10314*/             OPC_MoveChild, 1,
/*10316*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10319*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10321*/             OPC_CheckType, MVT::i32,
/*10323*/             OPC_MoveParent,
/*10324*/             OPC_MoveParent,
/*10325*/             OPC_MoveParent,
/*10326*/             OPC_CheckType, MVT::i32,
/*10328*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10330*/             OPC_EmitConvertToTarget, 2,
/*10332*/             OPC_EmitInteger, MVT::i32, 14, 
/*10335*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10338*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10350*/           0, // EndSwitchOpcode
/*10351*/         /*Scope*/ 51, /*->10403*/
/*10352*/           OPC_MoveChild, 0,
/*10354*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10357*/           OPC_RecordChild0, // #0 = $Rm
/*10358*/           OPC_RecordChild1, // #1 = $sh
/*10359*/           OPC_MoveChild, 1,
/*10361*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10364*/           OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10366*/           OPC_CheckType, MVT::i32,
/*10368*/           OPC_MoveParent,
/*10369*/           OPC_MoveParent,
/*10370*/           OPC_MoveParent,
/*10371*/           OPC_MoveChild, 1,
/*10373*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10377*/           OPC_RecordChild0, // #2 = $Rn
/*10378*/           OPC_MoveParent,
/*10379*/           OPC_CheckType, MVT::i32,
/*10381*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10383*/           OPC_EmitConvertToTarget, 1,
/*10385*/           OPC_EmitInteger, MVT::i32, 14, 
/*10388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10403*/         0, /*End of Scope*/
/*10404*/       /*Scope*/ 57, /*->10462*/
/*10405*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10409*/         OPC_MoveChild, 0,
/*10411*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10414*/         OPC_RecordChild0, // #0 = $Rm
/*10415*/         OPC_RecordChild1, // #1 = $sh
/*10416*/         OPC_MoveChild, 1,
/*10418*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10421*/         OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10423*/         OPC_CheckType, MVT::i32,
/*10425*/         OPC_MoveParent,
/*10426*/         OPC_MoveParent,
/*10427*/         OPC_MoveParent,
/*10428*/         OPC_MoveChild, 1,
/*10430*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10436*/         OPC_RecordChild0, // #2 = $Rn
/*10437*/         OPC_MoveParent,
/*10438*/         OPC_CheckType, MVT::i32,
/*10440*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10442*/         OPC_EmitConvertToTarget, 1,
/*10444*/         OPC_EmitInteger, MVT::i32, 14, 
/*10447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10462*/       /*Scope*/ 57, /*->10520*/
/*10463*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10469*/         OPC_MoveChild, 0,
/*10471*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10474*/         OPC_RecordChild0, // #0 = $Rm
/*10475*/         OPC_RecordChild1, // #1 = $sh
/*10476*/         OPC_MoveChild, 1,
/*10478*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10481*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10483*/         OPC_CheckType, MVT::i32,
/*10485*/         OPC_MoveParent,
/*10486*/         OPC_MoveParent,
/*10487*/         OPC_MoveParent,
/*10488*/         OPC_MoveChild, 1,
/*10490*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10494*/         OPC_RecordChild0, // #2 = $Rn
/*10495*/         OPC_MoveParent,
/*10496*/         OPC_CheckType, MVT::i32,
/*10498*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10500*/         OPC_EmitConvertToTarget, 1,
/*10502*/         OPC_EmitInteger, MVT::i32, 14, 
/*10505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10520*/       /*Scope*/ 8|128,1/*136*/, /*->10658*/
/*10522*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10526*/         OPC_MoveChild, 0,
/*10528*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->10580
/*10532*/           OPC_RecordChild0, // #0 = $Rm
/*10533*/           OPC_RecordChild1, // #1 = $sh
/*10534*/           OPC_MoveChild, 1,
/*10536*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10539*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10541*/           OPC_CheckType, MVT::i32,
/*10543*/           OPC_MoveParent,
/*10544*/           OPC_MoveParent,
/*10545*/           OPC_MoveParent,
/*10546*/           OPC_MoveChild, 1,
/*10548*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10554*/           OPC_RecordChild0, // #2 = $Rn
/*10555*/           OPC_MoveParent,
/*10556*/           OPC_CheckType, MVT::i32,
/*10558*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10560*/           OPC_EmitConvertToTarget, 1,
/*10562*/           OPC_EmitInteger, MVT::i32, 14, 
/*10565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10580*/         /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SRL),// ->10657
/*10583*/           OPC_RecordChild0, // #0 = $src2
/*10584*/           OPC_RecordChild1, // #1 = $sh
/*10585*/           OPC_MoveChild, 1,
/*10587*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10590*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10592*/           OPC_CheckType, MVT::i32,
/*10594*/           OPC_MoveParent,
/*10595*/           OPC_MoveParent,
/*10596*/           OPC_MoveParent,
/*10597*/           OPC_MoveChild, 1,
/*10599*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10605*/           OPC_RecordChild0, // #2 = $src1
/*10606*/           OPC_MoveParent,
/*10607*/           OPC_CheckType, MVT::i32,
/*10609*/           OPC_Scope, 22, /*->10633*/ // 2 children in Scope
/*10611*/             OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10613*/             OPC_EmitConvertToTarget, 1,
/*10615*/             OPC_EmitInteger, MVT::i32, 14, 
/*10618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10633*/           /*Scope*/ 22, /*->10656*/
/*10634*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10636*/             OPC_EmitConvertToTarget, 1,
/*10638*/             OPC_EmitInteger, MVT::i32, 14, 
/*10641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10656*/           0, /*End of Scope*/
/*10657*/         0, // EndSwitchOpcode
/*10658*/       0, /*End of Scope*/
/*10659*/     /*Scope*/ 48, /*->10708*/
/*10660*/       OPC_RecordChild0, // #0 = $Rn
/*10661*/       OPC_MoveChild, 1,
/*10663*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10666*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*10667*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10678*/       OPC_MoveParent,
/*10679*/       OPC_CheckType, MVT::i32,
/*10681*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10683*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10686*/       OPC_EmitInteger, MVT::i32, 14, 
/*10689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10708*/     /*Scope*/ 104|128,5/*744*/, /*->11454*/
/*10710*/       OPC_MoveChild, 0,
/*10712*/       OPC_Scope, 46, /*->10760*/ // 11 children in Scope
/*10714*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10717*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*10718*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10729*/         OPC_MoveParent,
/*10730*/         OPC_RecordChild1, // #1 = $Rn
/*10731*/         OPC_CheckType, MVT::i32,
/*10733*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10735*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10738*/         OPC_EmitInteger, MVT::i32, 14, 
/*10741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10760*/       /*Scope*/ 68, /*->10829*/
/*10761*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10765*/         OPC_RecordChild0, // #0 = $Rn
/*10766*/         OPC_MoveParent,
/*10767*/         OPC_MoveChild, 1,
/*10769*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10775*/         OPC_RecordChild0, // #1 = $Rm
/*10776*/         OPC_MoveParent,
/*10777*/         OPC_CheckType, MVT::i32,
/*10779*/         OPC_Scope, 23, /*->10804*/ // 2 children in Scope
/*10781*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10783*/           OPC_EmitInteger, MVT::i32, 0, 
/*10786*/           OPC_EmitInteger, MVT::i32, 14, 
/*10789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10804*/         /*Scope*/ 23, /*->10828*/
/*10805*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10807*/           OPC_EmitInteger, MVT::i32, 0, 
/*10810*/           OPC_EmitInteger, MVT::i32, 14, 
/*10813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10828*/         0, /*End of Scope*/
/*10829*/       /*Scope*/ 68, /*->10898*/
/*10830*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10836*/         OPC_RecordChild0, // #0 = $Rm
/*10837*/         OPC_MoveParent,
/*10838*/         OPC_MoveChild, 1,
/*10840*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10844*/         OPC_RecordChild0, // #1 = $Rn
/*10845*/         OPC_MoveParent,
/*10846*/         OPC_CheckType, MVT::i32,
/*10848*/         OPC_Scope, 23, /*->10873*/ // 2 children in Scope
/*10850*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10852*/           OPC_EmitInteger, MVT::i32, 0, 
/*10855*/           OPC_EmitInteger, MVT::i32, 14, 
/*10858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10861*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10873*/         /*Scope*/ 23, /*->10897*/
/*10874*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10876*/           OPC_EmitInteger, MVT::i32, 0, 
/*10879*/           OPC_EmitInteger, MVT::i32, 14, 
/*10882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10897*/         0, /*End of Scope*/
/*10898*/       /*Scope*/ 48, /*->10947*/
/*10899*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10903*/         OPC_RecordChild0, // #0 = $Rn
/*10904*/         OPC_MoveParent,
/*10905*/         OPC_MoveChild, 1,
/*10907*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10910*/         OPC_RecordChild0, // #1 = $Rm
/*10911*/         OPC_RecordChild1, // #2 = $sh
/*10912*/         OPC_MoveChild, 1,
/*10914*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10917*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10919*/         OPC_CheckType, MVT::i32,
/*10921*/         OPC_MoveParent,
/*10922*/         OPC_MoveParent,
/*10923*/         OPC_CheckType, MVT::i32,
/*10925*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10927*/         OPC_EmitConvertToTarget, 2,
/*10929*/         OPC_EmitInteger, MVT::i32, 14, 
/*10932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10947*/       /*Scope*/ 92, /*->11040*/
/*10948*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10954*/         OPC_RecordChild0, // #0 = $src1
/*10955*/         OPC_MoveParent,
/*10956*/         OPC_MoveChild, 1,
/*10958*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->10999
/*10962*/           OPC_RecordChild0, // #1 = $src2
/*10963*/           OPC_RecordChild1, // #2 = $sh
/*10964*/           OPC_MoveChild, 1,
/*10966*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10969*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10971*/           OPC_CheckType, MVT::i32,
/*10973*/           OPC_MoveParent,
/*10974*/           OPC_MoveParent,
/*10975*/           OPC_CheckType, MVT::i32,
/*10977*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10979*/           OPC_EmitConvertToTarget, 2,
/*10981*/           OPC_EmitInteger, MVT::i32, 14, 
/*10984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10987*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10999*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11039
/*11002*/           OPC_RecordChild0, // #1 = $src2
/*11003*/           OPC_RecordChild1, // #2 = $sh
/*11004*/           OPC_MoveChild, 1,
/*11006*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11009*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11011*/           OPC_CheckType, MVT::i32,
/*11013*/           OPC_MoveParent,
/*11014*/           OPC_MoveParent,
/*11015*/           OPC_CheckType, MVT::i32,
/*11017*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11019*/           OPC_EmitConvertToTarget, 2,
/*11021*/           OPC_EmitInteger, MVT::i32, 14, 
/*11024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11039*/         0, // EndSwitchOpcode
/*11040*/       /*Scope*/ 48, /*->11089*/
/*11041*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11045*/         OPC_RecordChild0, // #0 = $src1
/*11046*/         OPC_MoveParent,
/*11047*/         OPC_MoveChild, 1,
/*11049*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11052*/         OPC_RecordChild0, // #1 = $src2
/*11053*/         OPC_RecordChild1, // #2 = $sh
/*11054*/         OPC_MoveChild, 1,
/*11056*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11059*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11061*/         OPC_CheckType, MVT::i32,
/*11063*/         OPC_MoveParent,
/*11064*/         OPC_MoveParent,
/*11065*/         OPC_CheckType, MVT::i32,
/*11067*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11069*/         OPC_EmitConvertToTarget, 2,
/*11071*/         OPC_EmitInteger, MVT::i32, 14, 
/*11074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11089*/       /*Scope*/ 92, /*->11182*/
/*11090*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11096*/         OPC_RecordChild0, // #0 = $src1
/*11097*/         OPC_MoveParent,
/*11098*/         OPC_MoveChild, 1,
/*11100*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->11141
/*11104*/           OPC_RecordChild0, // #1 = $src2
/*11105*/           OPC_RecordChild1, // #2 = $sh
/*11106*/           OPC_MoveChild, 1,
/*11108*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11111*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*11113*/           OPC_CheckType, MVT::i32,
/*11115*/           OPC_MoveParent,
/*11116*/           OPC_MoveParent,
/*11117*/           OPC_CheckType, MVT::i32,
/*11119*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11121*/           OPC_EmitConvertToTarget, 2,
/*11123*/           OPC_EmitInteger, MVT::i32, 14, 
/*11126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11129*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11141*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11181
/*11144*/           OPC_RecordChild0, // #1 = $src2
/*11145*/           OPC_RecordChild1, // #2 = $sh
/*11146*/           OPC_MoveChild, 1,
/*11148*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11151*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11153*/           OPC_CheckType, MVT::i32,
/*11155*/           OPC_MoveParent,
/*11156*/           OPC_MoveParent,
/*11157*/           OPC_CheckType, MVT::i32,
/*11159*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11161*/           OPC_EmitConvertToTarget, 2,
/*11163*/           OPC_EmitInteger, MVT::i32, 14, 
/*11166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11181*/         0, // EndSwitchOpcode
/*11182*/       /*Scope*/ 74, /*->11257*/
/*11183*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11186*/         OPC_RecordChild0, // #0 = $Rm
/*11187*/         OPC_RecordChild1, // #1 = $sh
/*11188*/         OPC_MoveChild, 1,
/*11190*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11193*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11195*/         OPC_CheckType, MVT::i32,
/*11197*/         OPC_MoveParent,
/*11198*/         OPC_MoveParent,
/*11199*/         OPC_MoveChild, 1,
/*11201*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11205*/         OPC_RecordChild0, // #2 = $Rn
/*11206*/         OPC_MoveParent,
/*11207*/         OPC_CheckType, MVT::i32,
/*11209*/         OPC_Scope, 22, /*->11233*/ // 2 children in Scope
/*11211*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11213*/           OPC_EmitConvertToTarget, 1,
/*11215*/           OPC_EmitInteger, MVT::i32, 14, 
/*11218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11233*/         /*Scope*/ 22, /*->11256*/
/*11234*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11236*/           OPC_EmitConvertToTarget, 1,
/*11238*/           OPC_EmitInteger, MVT::i32, 14, 
/*11241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11256*/         0, /*End of Scope*/
/*11257*/       /*Scope*/ 76, /*->11334*/
/*11258*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11261*/         OPC_RecordChild0, // #0 = $src2
/*11262*/         OPC_RecordChild1, // #1 = $sh
/*11263*/         OPC_MoveChild, 1,
/*11265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11268*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*11270*/         OPC_CheckType, MVT::i32,
/*11272*/         OPC_MoveParent,
/*11273*/         OPC_MoveParent,
/*11274*/         OPC_MoveChild, 1,
/*11276*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11282*/         OPC_RecordChild0, // #2 = $src1
/*11283*/         OPC_MoveParent,
/*11284*/         OPC_CheckType, MVT::i32,
/*11286*/         OPC_Scope, 22, /*->11310*/ // 2 children in Scope
/*11288*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11290*/           OPC_EmitConvertToTarget, 1,
/*11292*/           OPC_EmitInteger, MVT::i32, 14, 
/*11295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11298*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11310*/         /*Scope*/ 22, /*->11333*/
/*11311*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11313*/           OPC_EmitConvertToTarget, 1,
/*11315*/           OPC_EmitInteger, MVT::i32, 14, 
/*11318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11333*/         0, /*End of Scope*/
/*11334*/       /*Scope*/ 76, /*->11411*/
/*11335*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11338*/         OPC_RecordChild0, // #0 = $src2
/*11339*/         OPC_RecordChild1, // #1 = $sh
/*11340*/         OPC_MoveChild, 1,
/*11342*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11345*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11347*/         OPC_CheckType, MVT::i32,
/*11349*/         OPC_MoveParent,
/*11350*/         OPC_MoveParent,
/*11351*/         OPC_MoveChild, 1,
/*11353*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11359*/         OPC_RecordChild0, // #2 = $src1
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_CheckType, MVT::i32,
/*11363*/         OPC_Scope, 22, /*->11387*/ // 2 children in Scope
/*11365*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11367*/           OPC_EmitConvertToTarget, 1,
/*11369*/           OPC_EmitInteger, MVT::i32, 14, 
/*11372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11387*/         /*Scope*/ 22, /*->11410*/
/*11388*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11390*/           OPC_EmitConvertToTarget, 1,
/*11392*/           OPC_EmitInteger, MVT::i32, 14, 
/*11395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11398*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11410*/         0, /*End of Scope*/
/*11411*/       /*Scope*/ 41, /*->11453*/
/*11412*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11416*/         OPC_RecordChild0, // #0 = $src
/*11417*/         OPC_MoveParent,
/*11418*/         OPC_RecordChild1, // #1 = $imm
/*11419*/         OPC_MoveChild, 1,
/*11421*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11424*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11426*/         OPC_MoveParent,
/*11427*/         OPC_CheckType, MVT::i32,
/*11429*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11431*/         OPC_EmitConvertToTarget, 1,
/*11433*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*11436*/         OPC_EmitInteger, MVT::i32, 14, 
/*11439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11453*/       0, /*End of Scope*/
/*11454*/     /*Scope*/ 32, /*->11487*/
/*11455*/       OPC_RecordChild0, // #0 = $Rn
/*11456*/       OPC_RecordChild1, // #1 = $shift
/*11457*/       OPC_CheckType, MVT::i32,
/*11459*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11461*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*11464*/       OPC_EmitInteger, MVT::i32, 14, 
/*11467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11487*/     /*Scope*/ 43, /*->11531*/
/*11488*/       OPC_MoveChild, 0,
/*11490*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11494*/       OPC_RecordChild0, // #0 = $src
/*11495*/       OPC_MoveParent,
/*11496*/       OPC_RecordChild1, // #1 = $imm
/*11497*/       OPC_MoveChild, 1,
/*11499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11502*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11504*/       OPC_MoveParent,
/*11505*/       OPC_CheckType, MVT::i32,
/*11507*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11509*/       OPC_EmitConvertToTarget, 1,
/*11511*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*11514*/       OPC_EmitInteger, MVT::i32, 14, 
/*11517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11531*/     /*Scope*/ 15|128,1/*143*/, /*->11676*/
/*11533*/       OPC_RecordChild0, // #0 = $Rn
/*11534*/       OPC_Scope, 53, /*->11589*/ // 3 children in Scope
/*11536*/         OPC_MoveChild, 1,
/*11538*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11541*/         OPC_RecordChild0, // #1 = $imm
/*11542*/         OPC_MoveChild, 0,
/*11544*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11547*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11549*/         OPC_MoveParent,
/*11550*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11561*/         OPC_MoveParent,
/*11562*/         OPC_CheckType, MVT::i32,
/*11564*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11566*/         OPC_EmitConvertToTarget, 1,
/*11568*/         OPC_EmitInteger, MVT::i32, 14, 
/*11571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11589*/       /*Scope*/ 31, /*->11621*/
/*11590*/         OPC_RecordChild1, // #1 = $Rn
/*11591*/         OPC_CheckType, MVT::i32,
/*11593*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11595*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*11598*/         OPC_EmitInteger, MVT::i32, 14, 
/*11601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11621*/       /*Scope*/ 53, /*->11675*/
/*11622*/         OPC_MoveChild, 1,
/*11624*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11627*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11638*/         OPC_RecordChild1, // #1 = $imm
/*11639*/         OPC_MoveChild, 1,
/*11641*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11644*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_CheckType, MVT::i32,
/*11650*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11652*/         OPC_EmitConvertToTarget, 1,
/*11654*/         OPC_EmitInteger, MVT::i32, 14, 
/*11657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11675*/       0, /*End of Scope*/
/*11676*/     /*Scope*/ 107, /*->11784*/
/*11677*/       OPC_MoveChild, 0,
/*11679*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11682*/       OPC_Scope, 49, /*->11733*/ // 2 children in Scope
/*11684*/         OPC_RecordChild0, // #0 = $imm
/*11685*/         OPC_MoveChild, 0,
/*11687*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11690*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11692*/         OPC_MoveParent,
/*11693*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11704*/         OPC_MoveParent,
/*11705*/         OPC_RecordChild1, // #1 = $Rn
/*11706*/         OPC_CheckType, MVT::i32,
/*11708*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11710*/         OPC_EmitConvertToTarget, 0,
/*11712*/         OPC_EmitInteger, MVT::i32, 14, 
/*11715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11733*/       /*Scope*/ 49, /*->11783*/
/*11734*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11745*/         OPC_RecordChild1, // #0 = $imm
/*11746*/         OPC_MoveChild, 1,
/*11748*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11751*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11753*/         OPC_MoveParent,
/*11754*/         OPC_MoveParent,
/*11755*/         OPC_RecordChild1, // #1 = $Rn
/*11756*/         OPC_CheckType, MVT::i32,
/*11758*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11760*/         OPC_EmitConvertToTarget, 0,
/*11762*/         OPC_EmitInteger, MVT::i32, 14, 
/*11765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11783*/       0, /*End of Scope*/
/*11784*/     /*Scope*/ 37|128,1/*165*/, /*->11951*/
/*11786*/       OPC_RecordChild0, // #0 = $Rn
/*11787*/       OPC_Scope, 117, /*->11906*/ // 2 children in Scope
/*11789*/         OPC_RecordChild1, // #1 = $shift
/*11790*/         OPC_CheckType, MVT::i32,
/*11792*/         OPC_Scope, 27, /*->11821*/ // 4 children in Scope
/*11794*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11796*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*11799*/           OPC_EmitInteger, MVT::i32, 14, 
/*11802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11821*/         /*Scope*/ 27, /*->11849*/
/*11822*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11824*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11827*/           OPC_EmitInteger, MVT::i32, 14, 
/*11830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11849*/         /*Scope*/ 27, /*->11877*/
/*11850*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11852*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*11855*/           OPC_EmitInteger, MVT::i32, 14, 
/*11858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11877*/         /*Scope*/ 27, /*->11905*/
/*11878*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11880*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11883*/           OPC_EmitInteger, MVT::i32, 14, 
/*11886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11892*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11905*/         0, /*End of Scope*/
/*11906*/       /*Scope*/ 43, /*->11950*/
/*11907*/         OPC_MoveChild, 1,
/*11909*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11912*/         OPC_RecordChild0, // #1 = $Rm
/*11913*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11924*/         OPC_MoveParent,
/*11925*/         OPC_CheckType, MVT::i32,
/*11927*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11929*/         OPC_EmitInteger, MVT::i32, 14, 
/*11932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11950*/       0, /*End of Scope*/
/*11951*/     /*Scope*/ 44, /*->11996*/
/*11952*/       OPC_MoveChild, 0,
/*11954*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11957*/       OPC_RecordChild0, // #0 = $Rm
/*11958*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11969*/       OPC_MoveParent,
/*11970*/       OPC_RecordChild1, // #1 = $Rn
/*11971*/       OPC_CheckType, MVT::i32,
/*11973*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11975*/       OPC_EmitInteger, MVT::i32, 14, 
/*11978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11996*/     /*Scope*/ 61, /*->12058*/
/*11997*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12003*/       OPC_RecordChild0, // #0 = $src
/*12004*/       OPC_CheckType, MVT::i32,
/*12006*/       OPC_Scope, 24, /*->12032*/ // 2 children in Scope
/*12008*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12010*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12015*/         OPC_EmitInteger, MVT::i32, 14, 
/*12018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12032*/       /*Scope*/ 24, /*->12057*/
/*12033*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12035*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12040*/         OPC_EmitInteger, MVT::i32, 14, 
/*12043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*12057*/       0, /*End of Scope*/
/*12058*/     /*Scope*/ 57|128,1/*185*/, /*->12245*/
/*12060*/       OPC_RecordChild0, // #0 = $Rn
/*12061*/       OPC_RecordChild1, // #1 = $imm
/*12062*/       OPC_Scope, 103, /*->12167*/ // 2 children in Scope
/*12064*/         OPC_MoveChild, 1,
/*12066*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12069*/         OPC_Scope, 30, /*->12101*/ // 3 children in Scope
/*12071*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*12073*/           OPC_MoveParent,
/*12074*/           OPC_CheckType, MVT::i32,
/*12076*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12078*/           OPC_EmitConvertToTarget, 1,
/*12080*/           OPC_EmitInteger, MVT::i32, 14, 
/*12083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*12101*/         /*Scope*/ 30, /*->12132*/
/*12102*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*12104*/           OPC_MoveParent,
/*12105*/           OPC_CheckType, MVT::i32,
/*12107*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12109*/           OPC_EmitConvertToTarget, 1,
/*12111*/           OPC_EmitInteger, MVT::i32, 14, 
/*12114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12132*/         /*Scope*/ 33, /*->12166*/
/*12133*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*12135*/           OPC_MoveParent,
/*12136*/           OPC_CheckType, MVT::i32,
/*12138*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12140*/           OPC_EmitConvertToTarget, 1,
/*12142*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*12145*/           OPC_EmitInteger, MVT::i32, 14, 
/*12148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12151*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12154*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*12166*/         0, /*End of Scope*/
/*12167*/       /*Scope*/ 76, /*->12244*/
/*12168*/         OPC_CheckType, MVT::i32,
/*12170*/         OPC_Scope, 23, /*->12195*/ // 3 children in Scope
/*12172*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12174*/           OPC_EmitInteger, MVT::i32, 14, 
/*12177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12183*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*12195*/         /*Scope*/ 23, /*->12219*/
/*12196*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*12198*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*12201*/           OPC_EmitInteger, MVT::i32, 14, 
/*12204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*12219*/         /*Scope*/ 23, /*->12243*/
/*12220*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12222*/           OPC_EmitInteger, MVT::i32, 14, 
/*12225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12243*/         0, /*End of Scope*/
/*12244*/       0, /*End of Scope*/
/*12245*/     /*Scope*/ 114|128,24/*3186*/, /*->15433*/
/*12247*/       OPC_MoveChild, 0,
/*12249*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12252*/       OPC_Scope, 66|128,5/*706*/, /*->12961*/ // 8 children in Scope
/*12255*/         OPC_RecordChild0, // #0 = $Vn
/*12256*/         OPC_Scope, 6|128,4/*518*/, /*->12777*/ // 2 children in Scope
/*12259*/           OPC_RecordChild1, // #1 = $Vd
/*12260*/           OPC_MoveParent,
/*12261*/           OPC_MoveChild, 1,
/*12263*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12266*/           OPC_Scope, 56|128,1/*184*/, /*->12453*/ // 4 children in Scope
/*12269*/             OPC_RecordChild0, // #2 = $Vm
/*12270*/             OPC_MoveChild, 1,
/*12272*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12275*/             OPC_Scope, 126, /*->12403*/ // 2 children in Scope
/*12277*/               OPC_CheckChild0Same, 1,
/*12279*/               OPC_MoveChild, 1,
/*12281*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12284*/               OPC_MoveChild, 0,
/*12286*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12289*/               OPC_MoveChild, 0,
/*12291*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12294*/               OPC_MoveParent,
/*12295*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12297*/               OPC_SwitchType /*2 cases */, 50, MVT::v8i8,// ->12350
/*12300*/                 OPC_MoveParent,
/*12301*/                 OPC_MoveParent,
/*12302*/                 OPC_MoveParent,
/*12303*/                 OPC_MoveParent,
/*12304*/                 OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->12327
/*12307*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12309*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12312*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12315*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12327*/                 /*SwitchType*/ 20, MVT::v1i64,// ->12349
/*12329*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12331*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12334*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12337*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12349*/                 0, // EndSwitchType
/*12350*/               /*SwitchType*/ 50, MVT::v16i8,// ->12402
/*12352*/                 OPC_MoveParent,
/*12353*/                 OPC_MoveParent,
/*12354*/                 OPC_MoveParent,
/*12355*/                 OPC_MoveParent,
/*12356*/                 OPC_SwitchType /*2 cases */, 20, MVT::v4i32,// ->12379
/*12359*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12361*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12364*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12367*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12379*/                 /*SwitchType*/ 20, MVT::v2i64,// ->12401
/*12381*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12383*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12386*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*12401*/                 0, // EndSwitchType
/*12402*/               0, // EndSwitchType
/*12403*/             /*Scope*/ 48, /*->12452*/
/*12404*/               OPC_MoveChild, 0,
/*12406*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12409*/               OPC_MoveChild, 0,
/*12411*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12414*/               OPC_MoveChild, 0,
/*12416*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12419*/               OPC_MoveParent,
/*12420*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12422*/               OPC_CheckType, MVT::v8i8,
/*12424*/               OPC_MoveParent,
/*12425*/               OPC_MoveParent,
/*12426*/               OPC_CheckChild1Same, 1,
/*12428*/               OPC_MoveParent,
/*12429*/               OPC_MoveParent,
/*12430*/               OPC_CheckType, MVT::v2i32,
/*12432*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12434*/               OPC_EmitInteger, MVT::i32, 14, 
/*12437*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12440*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12452*/             0, /*End of Scope*/
/*12453*/           /*Scope*/ 107, /*->12561*/
/*12454*/             OPC_MoveChild, 0,
/*12456*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12459*/             OPC_Scope, 49, /*->12510*/ // 2 children in Scope
/*12461*/               OPC_CheckChild0Same, 1,
/*12463*/               OPC_MoveChild, 1,
/*12465*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12468*/               OPC_MoveChild, 0,
/*12470*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12473*/               OPC_MoveChild, 0,
/*12475*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12478*/               OPC_MoveParent,
/*12479*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12481*/               OPC_CheckType, MVT::v8i8,
/*12483*/               OPC_MoveParent,
/*12484*/               OPC_MoveParent,
/*12485*/               OPC_MoveParent,
/*12486*/               OPC_RecordChild1, // #2 = $Vm
/*12487*/               OPC_MoveParent,
/*12488*/               OPC_CheckType, MVT::v2i32,
/*12490*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12492*/               OPC_EmitInteger, MVT::i32, 14, 
/*12495*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12498*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12510*/             /*Scope*/ 49, /*->12560*/
/*12511*/               OPC_MoveChild, 0,
/*12513*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12516*/               OPC_MoveChild, 0,
/*12518*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12521*/               OPC_MoveChild, 0,
/*12523*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12526*/               OPC_MoveParent,
/*12527*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12529*/               OPC_CheckType, MVT::v8i8,
/*12531*/               OPC_MoveParent,
/*12532*/               OPC_MoveParent,
/*12533*/               OPC_CheckChild1Same, 1,
/*12535*/               OPC_MoveParent,
/*12536*/               OPC_RecordChild1, // #2 = $Vm
/*12537*/               OPC_MoveParent,
/*12538*/               OPC_CheckType, MVT::v2i32,
/*12540*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12542*/               OPC_EmitInteger, MVT::i32, 14, 
/*12545*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12548*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12560*/             0, /*End of Scope*/
/*12561*/           /*Scope*/ 106, /*->12668*/
/*12562*/             OPC_RecordChild0, // #2 = $Vm
/*12563*/             OPC_MoveChild, 1,
/*12565*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12568*/             OPC_Scope, 48, /*->12618*/ // 2 children in Scope
/*12570*/               OPC_CheckChild0Same, 0,
/*12572*/               OPC_MoveChild, 1,
/*12574*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12577*/               OPC_MoveChild, 0,
/*12579*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12582*/               OPC_MoveChild, 0,
/*12584*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12587*/               OPC_MoveParent,
/*12588*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12590*/               OPC_CheckType, MVT::v8i8,
/*12592*/               OPC_MoveParent,
/*12593*/               OPC_MoveParent,
/*12594*/               OPC_MoveParent,
/*12595*/               OPC_MoveParent,
/*12596*/               OPC_CheckType, MVT::v2i32,
/*12598*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12600*/               OPC_EmitInteger, MVT::i32, 14, 
/*12603*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12606*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12618*/             /*Scope*/ 48, /*->12667*/
/*12619*/               OPC_MoveChild, 0,
/*12621*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12624*/               OPC_MoveChild, 0,
/*12626*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12629*/               OPC_MoveChild, 0,
/*12631*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12634*/               OPC_MoveParent,
/*12635*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12637*/               OPC_CheckType, MVT::v8i8,
/*12639*/               OPC_MoveParent,
/*12640*/               OPC_MoveParent,
/*12641*/               OPC_CheckChild1Same, 0,
/*12643*/               OPC_MoveParent,
/*12644*/               OPC_MoveParent,
/*12645*/               OPC_CheckType, MVT::v2i32,
/*12647*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12649*/               OPC_EmitInteger, MVT::i32, 14, 
/*12652*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12655*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12667*/             0, /*End of Scope*/
/*12668*/           /*Scope*/ 107, /*->12776*/
/*12669*/             OPC_MoveChild, 0,
/*12671*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12674*/             OPC_Scope, 49, /*->12725*/ // 2 children in Scope
/*12676*/               OPC_CheckChild0Same, 0,
/*12678*/               OPC_MoveChild, 1,
/*12680*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12683*/               OPC_MoveChild, 0,
/*12685*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12688*/               OPC_MoveChild, 0,
/*12690*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12693*/               OPC_MoveParent,
/*12694*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12696*/               OPC_CheckType, MVT::v8i8,
/*12698*/               OPC_MoveParent,
/*12699*/               OPC_MoveParent,
/*12700*/               OPC_MoveParent,
/*12701*/               OPC_RecordChild1, // #2 = $Vm
/*12702*/               OPC_MoveParent,
/*12703*/               OPC_CheckType, MVT::v2i32,
/*12705*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12707*/               OPC_EmitInteger, MVT::i32, 14, 
/*12710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12713*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12725*/             /*Scope*/ 49, /*->12775*/
/*12726*/               OPC_MoveChild, 0,
/*12728*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12731*/               OPC_MoveChild, 0,
/*12733*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12736*/               OPC_MoveChild, 0,
/*12738*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12741*/               OPC_MoveParent,
/*12742*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12744*/               OPC_CheckType, MVT::v8i8,
/*12746*/               OPC_MoveParent,
/*12747*/               OPC_MoveParent,
/*12748*/               OPC_CheckChild1Same, 0,
/*12750*/               OPC_MoveParent,
/*12751*/               OPC_RecordChild1, // #2 = $Vm
/*12752*/               OPC_MoveParent,
/*12753*/               OPC_CheckType, MVT::v2i32,
/*12755*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12757*/               OPC_EmitInteger, MVT::i32, 14, 
/*12760*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12763*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12775*/             0, /*End of Scope*/
/*12776*/           0, /*End of Scope*/
/*12777*/         /*Scope*/ 53|128,1/*181*/, /*->12960*/
/*12779*/           OPC_MoveChild, 1,
/*12781*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12784*/           OPC_Scope, 86, /*->12872*/ // 2 children in Scope
/*12786*/             OPC_RecordChild0, // #1 = $Vd
/*12787*/             OPC_MoveChild, 1,
/*12789*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12792*/             OPC_MoveChild, 0,
/*12794*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12797*/             OPC_MoveChild, 0,
/*12799*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12802*/             OPC_MoveParent,
/*12803*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12805*/             OPC_CheckType, MVT::v8i8,
/*12807*/             OPC_MoveParent,
/*12808*/             OPC_MoveParent,
/*12809*/             OPC_MoveParent,
/*12810*/             OPC_MoveParent,
/*12811*/             OPC_MoveChild, 1,
/*12813*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12816*/             OPC_Scope, 26, /*->12844*/ // 2 children in Scope
/*12818*/               OPC_RecordChild0, // #2 = $Vn
/*12819*/               OPC_CheckChild1Same, 1,
/*12821*/               OPC_MoveParent,
/*12822*/               OPC_CheckType, MVT::v2i32,
/*12824*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12826*/               OPC_EmitInteger, MVT::i32, 14, 
/*12829*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12832*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12844*/             /*Scope*/ 26, /*->12871*/
/*12845*/               OPC_CheckChild0Same, 1,
/*12847*/               OPC_RecordChild1, // #2 = $Vn
/*12848*/               OPC_MoveParent,
/*12849*/               OPC_CheckType, MVT::v2i32,
/*12851*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12853*/               OPC_EmitInteger, MVT::i32, 14, 
/*12856*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12859*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12871*/             0, /*End of Scope*/
/*12872*/           /*Scope*/ 86, /*->12959*/
/*12873*/             OPC_MoveChild, 0,
/*12875*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12878*/             OPC_MoveChild, 0,
/*12880*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12883*/             OPC_MoveChild, 0,
/*12885*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12888*/             OPC_MoveParent,
/*12889*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12891*/             OPC_CheckType, MVT::v8i8,
/*12893*/             OPC_MoveParent,
/*12894*/             OPC_MoveParent,
/*12895*/             OPC_RecordChild1, // #1 = $Vd
/*12896*/             OPC_MoveParent,
/*12897*/             OPC_MoveParent,
/*12898*/             OPC_MoveChild, 1,
/*12900*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12903*/             OPC_Scope, 26, /*->12931*/ // 2 children in Scope
/*12905*/               OPC_RecordChild0, // #2 = $Vn
/*12906*/               OPC_CheckChild1Same, 1,
/*12908*/               OPC_MoveParent,
/*12909*/               OPC_CheckType, MVT::v2i32,
/*12911*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12913*/               OPC_EmitInteger, MVT::i32, 14, 
/*12916*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12919*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12931*/             /*Scope*/ 26, /*->12958*/
/*12932*/               OPC_CheckChild0Same, 1,
/*12934*/               OPC_RecordChild1, // #2 = $Vn
/*12935*/               OPC_MoveParent,
/*12936*/               OPC_CheckType, MVT::v2i32,
/*12938*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12940*/               OPC_EmitInteger, MVT::i32, 14, 
/*12943*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12946*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12958*/             0, /*End of Scope*/
/*12959*/           0, /*End of Scope*/
/*12960*/         0, /*End of Scope*/
/*12961*/       /*Scope*/ 55|128,1/*183*/, /*->13146*/
/*12963*/         OPC_MoveChild, 0,
/*12965*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12968*/         OPC_Scope, 87, /*->13057*/ // 2 children in Scope
/*12970*/           OPC_RecordChild0, // #0 = $Vd
/*12971*/           OPC_MoveChild, 1,
/*12973*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12976*/           OPC_MoveChild, 0,
/*12978*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12981*/           OPC_MoveChild, 0,
/*12983*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12986*/           OPC_MoveParent,
/*12987*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12989*/           OPC_CheckType, MVT::v8i8,
/*12991*/           OPC_MoveParent,
/*12992*/           OPC_MoveParent,
/*12993*/           OPC_MoveParent,
/*12994*/           OPC_RecordChild1, // #1 = $Vm
/*12995*/           OPC_MoveParent,
/*12996*/           OPC_MoveChild, 1,
/*12998*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13001*/           OPC_Scope, 26, /*->13029*/ // 2 children in Scope
/*13003*/             OPC_RecordChild0, // #2 = $Vn
/*13004*/             OPC_CheckChild1Same, 0,
/*13006*/             OPC_MoveParent,
/*13007*/             OPC_CheckType, MVT::v2i32,
/*13009*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13011*/             OPC_EmitInteger, MVT::i32, 14, 
/*13014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13029*/           /*Scope*/ 26, /*->13056*/
/*13030*/             OPC_CheckChild0Same, 0,
/*13032*/             OPC_RecordChild1, // #2 = $Vn
/*13033*/             OPC_MoveParent,
/*13034*/             OPC_CheckType, MVT::v2i32,
/*13036*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13038*/             OPC_EmitInteger, MVT::i32, 14, 
/*13041*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13044*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13056*/           0, /*End of Scope*/
/*13057*/         /*Scope*/ 87, /*->13145*/
/*13058*/           OPC_MoveChild, 0,
/*13060*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13063*/           OPC_MoveChild, 0,
/*13065*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13068*/           OPC_MoveChild, 0,
/*13070*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13073*/           OPC_MoveParent,
/*13074*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13076*/           OPC_CheckType, MVT::v8i8,
/*13078*/           OPC_MoveParent,
/*13079*/           OPC_MoveParent,
/*13080*/           OPC_RecordChild1, // #0 = $Vd
/*13081*/           OPC_MoveParent,
/*13082*/           OPC_RecordChild1, // #1 = $Vm
/*13083*/           OPC_MoveParent,
/*13084*/           OPC_MoveChild, 1,
/*13086*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13089*/           OPC_Scope, 26, /*->13117*/ // 2 children in Scope
/*13091*/             OPC_RecordChild0, // #2 = $Vn
/*13092*/             OPC_CheckChild1Same, 0,
/*13094*/             OPC_MoveParent,
/*13095*/             OPC_CheckType, MVT::v2i32,
/*13097*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13099*/             OPC_EmitInteger, MVT::i32, 14, 
/*13102*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13105*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13117*/           /*Scope*/ 26, /*->13144*/
/*13118*/             OPC_CheckChild0Same, 0,
/*13120*/             OPC_RecordChild1, // #2 = $Vn
/*13121*/             OPC_MoveParent,
/*13122*/             OPC_CheckType, MVT::v2i32,
/*13124*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13126*/             OPC_EmitInteger, MVT::i32, 14, 
/*13129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13132*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13144*/           0, /*End of Scope*/
/*13145*/         0, /*End of Scope*/
/*13146*/       /*Scope*/ 63|128,4/*575*/, /*->13723*/
/*13148*/         OPC_RecordChild0, // #0 = $Vn
/*13149*/         OPC_Scope, 3|128,3/*387*/, /*->13539*/ // 2 children in Scope
/*13152*/           OPC_RecordChild1, // #1 = $Vd
/*13153*/           OPC_MoveParent,
/*13154*/           OPC_MoveChild, 1,
/*13156*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13159*/           OPC_Scope, 54, /*->13215*/ // 4 children in Scope
/*13161*/             OPC_RecordChild0, // #2 = $Vm
/*13162*/             OPC_MoveChild, 1,
/*13164*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13167*/             OPC_MoveChild, 0,
/*13169*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13172*/             OPC_MoveChild, 0,
/*13174*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13177*/             OPC_MoveChild, 0,
/*13179*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13182*/             OPC_MoveParent,
/*13183*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13185*/             OPC_CheckType, MVT::v8i8,
/*13187*/             OPC_MoveParent,
/*13188*/             OPC_MoveParent,
/*13189*/             OPC_CheckChild1Same, 1,
/*13191*/             OPC_MoveParent,
/*13192*/             OPC_MoveParent,
/*13193*/             OPC_CheckType, MVT::v1i64,
/*13195*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13197*/             OPC_EmitInteger, MVT::i32, 14, 
/*13200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13203*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13215*/           /*Scope*/ 107, /*->13323*/
/*13216*/             OPC_MoveChild, 0,
/*13218*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13221*/             OPC_Scope, 49, /*->13272*/ // 2 children in Scope
/*13223*/               OPC_CheckChild0Same, 1,
/*13225*/               OPC_MoveChild, 1,
/*13227*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13230*/               OPC_MoveChild, 0,
/*13232*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13235*/               OPC_MoveChild, 0,
/*13237*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13240*/               OPC_MoveParent,
/*13241*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13243*/               OPC_CheckType, MVT::v8i8,
/*13245*/               OPC_MoveParent,
/*13246*/               OPC_MoveParent,
/*13247*/               OPC_MoveParent,
/*13248*/               OPC_RecordChild1, // #2 = $Vm
/*13249*/               OPC_MoveParent,
/*13250*/               OPC_CheckType, MVT::v1i64,
/*13252*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13254*/               OPC_EmitInteger, MVT::i32, 14, 
/*13257*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13260*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13272*/             /*Scope*/ 49, /*->13322*/
/*13273*/               OPC_MoveChild, 0,
/*13275*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13278*/               OPC_MoveChild, 0,
/*13280*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13283*/               OPC_MoveChild, 0,
/*13285*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13288*/               OPC_MoveParent,
/*13289*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13291*/               OPC_CheckType, MVT::v8i8,
/*13293*/               OPC_MoveParent,
/*13294*/               OPC_MoveParent,
/*13295*/               OPC_CheckChild1Same, 1,
/*13297*/               OPC_MoveParent,
/*13298*/               OPC_RecordChild1, // #2 = $Vm
/*13299*/               OPC_MoveParent,
/*13300*/               OPC_CheckType, MVT::v1i64,
/*13302*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13304*/               OPC_EmitInteger, MVT::i32, 14, 
/*13307*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13310*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13322*/             0, /*End of Scope*/
/*13323*/           /*Scope*/ 106, /*->13430*/
/*13324*/             OPC_RecordChild0, // #2 = $Vm
/*13325*/             OPC_MoveChild, 1,
/*13327*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13330*/             OPC_Scope, 48, /*->13380*/ // 2 children in Scope
/*13332*/               OPC_CheckChild0Same, 0,
/*13334*/               OPC_MoveChild, 1,
/*13336*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13339*/               OPC_MoveChild, 0,
/*13341*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13344*/               OPC_MoveChild, 0,
/*13346*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13349*/               OPC_MoveParent,
/*13350*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13352*/               OPC_CheckType, MVT::v8i8,
/*13354*/               OPC_MoveParent,
/*13355*/               OPC_MoveParent,
/*13356*/               OPC_MoveParent,
/*13357*/               OPC_MoveParent,
/*13358*/               OPC_CheckType, MVT::v1i64,
/*13360*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13362*/               OPC_EmitInteger, MVT::i32, 14, 
/*13365*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13368*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13380*/             /*Scope*/ 48, /*->13429*/
/*13381*/               OPC_MoveChild, 0,
/*13383*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13386*/               OPC_MoveChild, 0,
/*13388*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13391*/               OPC_MoveChild, 0,
/*13393*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13396*/               OPC_MoveParent,
/*13397*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13399*/               OPC_CheckType, MVT::v8i8,
/*13401*/               OPC_MoveParent,
/*13402*/               OPC_MoveParent,
/*13403*/               OPC_CheckChild1Same, 0,
/*13405*/               OPC_MoveParent,
/*13406*/               OPC_MoveParent,
/*13407*/               OPC_CheckType, MVT::v1i64,
/*13409*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13411*/               OPC_EmitInteger, MVT::i32, 14, 
/*13414*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13417*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13429*/             0, /*End of Scope*/
/*13430*/           /*Scope*/ 107, /*->13538*/
/*13431*/             OPC_MoveChild, 0,
/*13433*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13436*/             OPC_Scope, 49, /*->13487*/ // 2 children in Scope
/*13438*/               OPC_CheckChild0Same, 0,
/*13440*/               OPC_MoveChild, 1,
/*13442*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13445*/               OPC_MoveChild, 0,
/*13447*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13450*/               OPC_MoveChild, 0,
/*13452*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13455*/               OPC_MoveParent,
/*13456*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13458*/               OPC_CheckType, MVT::v8i8,
/*13460*/               OPC_MoveParent,
/*13461*/               OPC_MoveParent,
/*13462*/               OPC_MoveParent,
/*13463*/               OPC_RecordChild1, // #2 = $Vm
/*13464*/               OPC_MoveParent,
/*13465*/               OPC_CheckType, MVT::v1i64,
/*13467*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13469*/               OPC_EmitInteger, MVT::i32, 14, 
/*13472*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13475*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13487*/             /*Scope*/ 49, /*->13537*/
/*13488*/               OPC_MoveChild, 0,
/*13490*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13493*/               OPC_MoveChild, 0,
/*13495*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13498*/               OPC_MoveChild, 0,
/*13500*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13503*/               OPC_MoveParent,
/*13504*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13506*/               OPC_CheckType, MVT::v8i8,
/*13508*/               OPC_MoveParent,
/*13509*/               OPC_MoveParent,
/*13510*/               OPC_CheckChild1Same, 0,
/*13512*/               OPC_MoveParent,
/*13513*/               OPC_RecordChild1, // #2 = $Vm
/*13514*/               OPC_MoveParent,
/*13515*/               OPC_CheckType, MVT::v1i64,
/*13517*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13519*/               OPC_EmitInteger, MVT::i32, 14, 
/*13522*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13525*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13537*/             0, /*End of Scope*/
/*13538*/           0, /*End of Scope*/
/*13539*/         /*Scope*/ 53|128,1/*181*/, /*->13722*/
/*13541*/           OPC_MoveChild, 1,
/*13543*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13546*/           OPC_Scope, 86, /*->13634*/ // 2 children in Scope
/*13548*/             OPC_RecordChild0, // #1 = $Vd
/*13549*/             OPC_MoveChild, 1,
/*13551*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13554*/             OPC_MoveChild, 0,
/*13556*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13559*/             OPC_MoveChild, 0,
/*13561*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13564*/             OPC_MoveParent,
/*13565*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13567*/             OPC_CheckType, MVT::v8i8,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_MoveParent,
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_MoveParent,
/*13573*/             OPC_MoveChild, 1,
/*13575*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13578*/             OPC_Scope, 26, /*->13606*/ // 2 children in Scope
/*13580*/               OPC_RecordChild0, // #2 = $Vn
/*13581*/               OPC_CheckChild1Same, 1,
/*13583*/               OPC_MoveParent,
/*13584*/               OPC_CheckType, MVT::v1i64,
/*13586*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13588*/               OPC_EmitInteger, MVT::i32, 14, 
/*13591*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13594*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13606*/             /*Scope*/ 26, /*->13633*/
/*13607*/               OPC_CheckChild0Same, 1,
/*13609*/               OPC_RecordChild1, // #2 = $Vn
/*13610*/               OPC_MoveParent,
/*13611*/               OPC_CheckType, MVT::v1i64,
/*13613*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13615*/               OPC_EmitInteger, MVT::i32, 14, 
/*13618*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13621*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13633*/             0, /*End of Scope*/
/*13634*/           /*Scope*/ 86, /*->13721*/
/*13635*/             OPC_MoveChild, 0,
/*13637*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13640*/             OPC_MoveChild, 0,
/*13642*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13645*/             OPC_MoveChild, 0,
/*13647*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13650*/             OPC_MoveParent,
/*13651*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13653*/             OPC_CheckType, MVT::v8i8,
/*13655*/             OPC_MoveParent,
/*13656*/             OPC_MoveParent,
/*13657*/             OPC_RecordChild1, // #1 = $Vd
/*13658*/             OPC_MoveParent,
/*13659*/             OPC_MoveParent,
/*13660*/             OPC_MoveChild, 1,
/*13662*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13665*/             OPC_Scope, 26, /*->13693*/ // 2 children in Scope
/*13667*/               OPC_RecordChild0, // #2 = $Vn
/*13668*/               OPC_CheckChild1Same, 1,
/*13670*/               OPC_MoveParent,
/*13671*/               OPC_CheckType, MVT::v1i64,
/*13673*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13675*/               OPC_EmitInteger, MVT::i32, 14, 
/*13678*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13681*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13693*/             /*Scope*/ 26, /*->13720*/
/*13694*/               OPC_CheckChild0Same, 1,
/*13696*/               OPC_RecordChild1, // #2 = $Vn
/*13697*/               OPC_MoveParent,
/*13698*/               OPC_CheckType, MVT::v1i64,
/*13700*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13702*/               OPC_EmitInteger, MVT::i32, 14, 
/*13705*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13708*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13720*/             0, /*End of Scope*/
/*13721*/           0, /*End of Scope*/
/*13722*/         0, /*End of Scope*/
/*13723*/       /*Scope*/ 55|128,1/*183*/, /*->13908*/
/*13725*/         OPC_MoveChild, 0,
/*13727*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13730*/         OPC_Scope, 87, /*->13819*/ // 2 children in Scope
/*13732*/           OPC_RecordChild0, // #0 = $Vd
/*13733*/           OPC_MoveChild, 1,
/*13735*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13738*/           OPC_MoveChild, 0,
/*13740*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13743*/           OPC_MoveChild, 0,
/*13745*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13748*/           OPC_MoveParent,
/*13749*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13751*/           OPC_CheckType, MVT::v8i8,
/*13753*/           OPC_MoveParent,
/*13754*/           OPC_MoveParent,
/*13755*/           OPC_MoveParent,
/*13756*/           OPC_RecordChild1, // #1 = $Vm
/*13757*/           OPC_MoveParent,
/*13758*/           OPC_MoveChild, 1,
/*13760*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13763*/           OPC_Scope, 26, /*->13791*/ // 2 children in Scope
/*13765*/             OPC_RecordChild0, // #2 = $Vn
/*13766*/             OPC_CheckChild1Same, 0,
/*13768*/             OPC_MoveParent,
/*13769*/             OPC_CheckType, MVT::v1i64,
/*13771*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13773*/             OPC_EmitInteger, MVT::i32, 14, 
/*13776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13779*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13791*/           /*Scope*/ 26, /*->13818*/
/*13792*/             OPC_CheckChild0Same, 0,
/*13794*/             OPC_RecordChild1, // #2 = $Vn
/*13795*/             OPC_MoveParent,
/*13796*/             OPC_CheckType, MVT::v1i64,
/*13798*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13800*/             OPC_EmitInteger, MVT::i32, 14, 
/*13803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13806*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13818*/           0, /*End of Scope*/
/*13819*/         /*Scope*/ 87, /*->13907*/
/*13820*/           OPC_MoveChild, 0,
/*13822*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13825*/           OPC_MoveChild, 0,
/*13827*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13830*/           OPC_MoveChild, 0,
/*13832*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13835*/           OPC_MoveParent,
/*13836*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13838*/           OPC_CheckType, MVT::v8i8,
/*13840*/           OPC_MoveParent,
/*13841*/           OPC_MoveParent,
/*13842*/           OPC_RecordChild1, // #0 = $Vd
/*13843*/           OPC_MoveParent,
/*13844*/           OPC_RecordChild1, // #1 = $Vm
/*13845*/           OPC_MoveParent,
/*13846*/           OPC_MoveChild, 1,
/*13848*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13851*/           OPC_Scope, 26, /*->13879*/ // 2 children in Scope
/*13853*/             OPC_RecordChild0, // #2 = $Vn
/*13854*/             OPC_CheckChild1Same, 0,
/*13856*/             OPC_MoveParent,
/*13857*/             OPC_CheckType, MVT::v1i64,
/*13859*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13861*/             OPC_EmitInteger, MVT::i32, 14, 
/*13864*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13867*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13879*/           /*Scope*/ 26, /*->13906*/
/*13880*/             OPC_CheckChild0Same, 0,
/*13882*/             OPC_RecordChild1, // #2 = $Vn
/*13883*/             OPC_MoveParent,
/*13884*/             OPC_CheckType, MVT::v1i64,
/*13886*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13888*/             OPC_EmitInteger, MVT::i32, 14, 
/*13891*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13894*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13906*/           0, /*End of Scope*/
/*13907*/         0, /*End of Scope*/
/*13908*/       /*Scope*/ 63|128,4/*575*/, /*->14485*/
/*13910*/         OPC_RecordChild0, // #0 = $Vn
/*13911*/         OPC_Scope, 3|128,3/*387*/, /*->14301*/ // 2 children in Scope
/*13914*/           OPC_RecordChild1, // #1 = $Vd
/*13915*/           OPC_MoveParent,
/*13916*/           OPC_MoveChild, 1,
/*13918*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13921*/           OPC_Scope, 54, /*->13977*/ // 4 children in Scope
/*13923*/             OPC_RecordChild0, // #2 = $Vm
/*13924*/             OPC_MoveChild, 1,
/*13926*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13929*/             OPC_MoveChild, 0,
/*13931*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13934*/             OPC_MoveChild, 0,
/*13936*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13939*/             OPC_MoveChild, 0,
/*13941*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13944*/             OPC_MoveParent,
/*13945*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13947*/             OPC_CheckType, MVT::v16i8,
/*13949*/             OPC_MoveParent,
/*13950*/             OPC_MoveParent,
/*13951*/             OPC_CheckChild1Same, 1,
/*13953*/             OPC_MoveParent,
/*13954*/             OPC_MoveParent,
/*13955*/             OPC_CheckType, MVT::v4i32,
/*13957*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13959*/             OPC_EmitInteger, MVT::i32, 14, 
/*13962*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13965*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13977*/           /*Scope*/ 107, /*->14085*/
/*13978*/             OPC_MoveChild, 0,
/*13980*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13983*/             OPC_Scope, 49, /*->14034*/ // 2 children in Scope
/*13985*/               OPC_CheckChild0Same, 1,
/*13987*/               OPC_MoveChild, 1,
/*13989*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13992*/               OPC_MoveChild, 0,
/*13994*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13997*/               OPC_MoveChild, 0,
/*13999*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14002*/               OPC_MoveParent,
/*14003*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14005*/               OPC_CheckType, MVT::v16i8,
/*14007*/               OPC_MoveParent,
/*14008*/               OPC_MoveParent,
/*14009*/               OPC_MoveParent,
/*14010*/               OPC_RecordChild1, // #2 = $Vm
/*14011*/               OPC_MoveParent,
/*14012*/               OPC_CheckType, MVT::v4i32,
/*14014*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14016*/               OPC_EmitInteger, MVT::i32, 14, 
/*14019*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14022*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14034*/             /*Scope*/ 49, /*->14084*/
/*14035*/               OPC_MoveChild, 0,
/*14037*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14040*/               OPC_MoveChild, 0,
/*14042*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14045*/               OPC_MoveChild, 0,
/*14047*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14050*/               OPC_MoveParent,
/*14051*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14053*/               OPC_CheckType, MVT::v16i8,
/*14055*/               OPC_MoveParent,
/*14056*/               OPC_MoveParent,
/*14057*/               OPC_CheckChild1Same, 1,
/*14059*/               OPC_MoveParent,
/*14060*/               OPC_RecordChild1, // #2 = $Vm
/*14061*/               OPC_MoveParent,
/*14062*/               OPC_CheckType, MVT::v4i32,
/*14064*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14066*/               OPC_EmitInteger, MVT::i32, 14, 
/*14069*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14072*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14084*/             0, /*End of Scope*/
/*14085*/           /*Scope*/ 106, /*->14192*/
/*14086*/             OPC_RecordChild0, // #2 = $Vm
/*14087*/             OPC_MoveChild, 1,
/*14089*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14092*/             OPC_Scope, 48, /*->14142*/ // 2 children in Scope
/*14094*/               OPC_CheckChild0Same, 0,
/*14096*/               OPC_MoveChild, 1,
/*14098*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14101*/               OPC_MoveChild, 0,
/*14103*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14106*/               OPC_MoveChild, 0,
/*14108*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14111*/               OPC_MoveParent,
/*14112*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14114*/               OPC_CheckType, MVT::v16i8,
/*14116*/               OPC_MoveParent,
/*14117*/               OPC_MoveParent,
/*14118*/               OPC_MoveParent,
/*14119*/               OPC_MoveParent,
/*14120*/               OPC_CheckType, MVT::v4i32,
/*14122*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14124*/               OPC_EmitInteger, MVT::i32, 14, 
/*14127*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14130*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14142*/             /*Scope*/ 48, /*->14191*/
/*14143*/               OPC_MoveChild, 0,
/*14145*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14148*/               OPC_MoveChild, 0,
/*14150*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14153*/               OPC_MoveChild, 0,
/*14155*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14158*/               OPC_MoveParent,
/*14159*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14161*/               OPC_CheckType, MVT::v16i8,
/*14163*/               OPC_MoveParent,
/*14164*/               OPC_MoveParent,
/*14165*/               OPC_CheckChild1Same, 0,
/*14167*/               OPC_MoveParent,
/*14168*/               OPC_MoveParent,
/*14169*/               OPC_CheckType, MVT::v4i32,
/*14171*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14173*/               OPC_EmitInteger, MVT::i32, 14, 
/*14176*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14179*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14191*/             0, /*End of Scope*/
/*14192*/           /*Scope*/ 107, /*->14300*/
/*14193*/             OPC_MoveChild, 0,
/*14195*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14198*/             OPC_Scope, 49, /*->14249*/ // 2 children in Scope
/*14200*/               OPC_CheckChild0Same, 0,
/*14202*/               OPC_MoveChild, 1,
/*14204*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14207*/               OPC_MoveChild, 0,
/*14209*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14212*/               OPC_MoveChild, 0,
/*14214*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14217*/               OPC_MoveParent,
/*14218*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14220*/               OPC_CheckType, MVT::v16i8,
/*14222*/               OPC_MoveParent,
/*14223*/               OPC_MoveParent,
/*14224*/               OPC_MoveParent,
/*14225*/               OPC_RecordChild1, // #2 = $Vm
/*14226*/               OPC_MoveParent,
/*14227*/               OPC_CheckType, MVT::v4i32,
/*14229*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14231*/               OPC_EmitInteger, MVT::i32, 14, 
/*14234*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14237*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14249*/             /*Scope*/ 49, /*->14299*/
/*14250*/               OPC_MoveChild, 0,
/*14252*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14255*/               OPC_MoveChild, 0,
/*14257*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14260*/               OPC_MoveChild, 0,
/*14262*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14265*/               OPC_MoveParent,
/*14266*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14268*/               OPC_CheckType, MVT::v16i8,
/*14270*/               OPC_MoveParent,
/*14271*/               OPC_MoveParent,
/*14272*/               OPC_CheckChild1Same, 0,
/*14274*/               OPC_MoveParent,
/*14275*/               OPC_RecordChild1, // #2 = $Vm
/*14276*/               OPC_MoveParent,
/*14277*/               OPC_CheckType, MVT::v4i32,
/*14279*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14281*/               OPC_EmitInteger, MVT::i32, 14, 
/*14284*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14287*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14299*/             0, /*End of Scope*/
/*14300*/           0, /*End of Scope*/
/*14301*/         /*Scope*/ 53|128,1/*181*/, /*->14484*/
/*14303*/           OPC_MoveChild, 1,
/*14305*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14308*/           OPC_Scope, 86, /*->14396*/ // 2 children in Scope
/*14310*/             OPC_RecordChild0, // #1 = $Vd
/*14311*/             OPC_MoveChild, 1,
/*14313*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14316*/             OPC_MoveChild, 0,
/*14318*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14321*/             OPC_MoveChild, 0,
/*14323*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14326*/             OPC_MoveParent,
/*14327*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14329*/             OPC_CheckType, MVT::v16i8,
/*14331*/             OPC_MoveParent,
/*14332*/             OPC_MoveParent,
/*14333*/             OPC_MoveParent,
/*14334*/             OPC_MoveParent,
/*14335*/             OPC_MoveChild, 1,
/*14337*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14340*/             OPC_Scope, 26, /*->14368*/ // 2 children in Scope
/*14342*/               OPC_RecordChild0, // #2 = $Vn
/*14343*/               OPC_CheckChild1Same, 1,
/*14345*/               OPC_MoveParent,
/*14346*/               OPC_CheckType, MVT::v4i32,
/*14348*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14350*/               OPC_EmitInteger, MVT::i32, 14, 
/*14353*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14356*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14368*/             /*Scope*/ 26, /*->14395*/
/*14369*/               OPC_CheckChild0Same, 1,
/*14371*/               OPC_RecordChild1, // #2 = $Vn
/*14372*/               OPC_MoveParent,
/*14373*/               OPC_CheckType, MVT::v4i32,
/*14375*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14377*/               OPC_EmitInteger, MVT::i32, 14, 
/*14380*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14383*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14395*/             0, /*End of Scope*/
/*14396*/           /*Scope*/ 86, /*->14483*/
/*14397*/             OPC_MoveChild, 0,
/*14399*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14402*/             OPC_MoveChild, 0,
/*14404*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14407*/             OPC_MoveChild, 0,
/*14409*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14412*/             OPC_MoveParent,
/*14413*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14415*/             OPC_CheckType, MVT::v16i8,
/*14417*/             OPC_MoveParent,
/*14418*/             OPC_MoveParent,
/*14419*/             OPC_RecordChild1, // #1 = $Vd
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveChild, 1,
/*14424*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14427*/             OPC_Scope, 26, /*->14455*/ // 2 children in Scope
/*14429*/               OPC_RecordChild0, // #2 = $Vn
/*14430*/               OPC_CheckChild1Same, 1,
/*14432*/               OPC_MoveParent,
/*14433*/               OPC_CheckType, MVT::v4i32,
/*14435*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14437*/               OPC_EmitInteger, MVT::i32, 14, 
/*14440*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14443*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14455*/             /*Scope*/ 26, /*->14482*/
/*14456*/               OPC_CheckChild0Same, 1,
/*14458*/               OPC_RecordChild1, // #2 = $Vn
/*14459*/               OPC_MoveParent,
/*14460*/               OPC_CheckType, MVT::v4i32,
/*14462*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14464*/               OPC_EmitInteger, MVT::i32, 14, 
/*14467*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14470*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14482*/             0, /*End of Scope*/
/*14483*/           0, /*End of Scope*/
/*14484*/         0, /*End of Scope*/
/*14485*/       /*Scope*/ 55|128,1/*183*/, /*->14670*/
/*14487*/         OPC_MoveChild, 0,
/*14489*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14492*/         OPC_Scope, 87, /*->14581*/ // 2 children in Scope
/*14494*/           OPC_RecordChild0, // #0 = $Vd
/*14495*/           OPC_MoveChild, 1,
/*14497*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14500*/           OPC_MoveChild, 0,
/*14502*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14505*/           OPC_MoveChild, 0,
/*14507*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14510*/           OPC_MoveParent,
/*14511*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14513*/           OPC_CheckType, MVT::v16i8,
/*14515*/           OPC_MoveParent,
/*14516*/           OPC_MoveParent,
/*14517*/           OPC_MoveParent,
/*14518*/           OPC_RecordChild1, // #1 = $Vm
/*14519*/           OPC_MoveParent,
/*14520*/           OPC_MoveChild, 1,
/*14522*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14525*/           OPC_Scope, 26, /*->14553*/ // 2 children in Scope
/*14527*/             OPC_RecordChild0, // #2 = $Vn
/*14528*/             OPC_CheckChild1Same, 0,
/*14530*/             OPC_MoveParent,
/*14531*/             OPC_CheckType, MVT::v4i32,
/*14533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14535*/             OPC_EmitInteger, MVT::i32, 14, 
/*14538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14553*/           /*Scope*/ 26, /*->14580*/
/*14554*/             OPC_CheckChild0Same, 0,
/*14556*/             OPC_RecordChild1, // #2 = $Vn
/*14557*/             OPC_MoveParent,
/*14558*/             OPC_CheckType, MVT::v4i32,
/*14560*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14562*/             OPC_EmitInteger, MVT::i32, 14, 
/*14565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14580*/           0, /*End of Scope*/
/*14581*/         /*Scope*/ 87, /*->14669*/
/*14582*/           OPC_MoveChild, 0,
/*14584*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14587*/           OPC_MoveChild, 0,
/*14589*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14592*/           OPC_MoveChild, 0,
/*14594*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14597*/           OPC_MoveParent,
/*14598*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14600*/           OPC_CheckType, MVT::v16i8,
/*14602*/           OPC_MoveParent,
/*14603*/           OPC_MoveParent,
/*14604*/           OPC_RecordChild1, // #0 = $Vd
/*14605*/           OPC_MoveParent,
/*14606*/           OPC_RecordChild1, // #1 = $Vm
/*14607*/           OPC_MoveParent,
/*14608*/           OPC_MoveChild, 1,
/*14610*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14613*/           OPC_Scope, 26, /*->14641*/ // 2 children in Scope
/*14615*/             OPC_RecordChild0, // #2 = $Vn
/*14616*/             OPC_CheckChild1Same, 0,
/*14618*/             OPC_MoveParent,
/*14619*/             OPC_CheckType, MVT::v4i32,
/*14621*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14623*/             OPC_EmitInteger, MVT::i32, 14, 
/*14626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14629*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14641*/           /*Scope*/ 26, /*->14668*/
/*14642*/             OPC_CheckChild0Same, 0,
/*14644*/             OPC_RecordChild1, // #2 = $Vn
/*14645*/             OPC_MoveParent,
/*14646*/             OPC_CheckType, MVT::v4i32,
/*14648*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14650*/             OPC_EmitInteger, MVT::i32, 14, 
/*14653*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14656*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14668*/           0, /*End of Scope*/
/*14669*/         0, /*End of Scope*/
/*14670*/       /*Scope*/ 63|128,4/*575*/, /*->15247*/
/*14672*/         OPC_RecordChild0, // #0 = $Vn
/*14673*/         OPC_Scope, 3|128,3/*387*/, /*->15063*/ // 2 children in Scope
/*14676*/           OPC_RecordChild1, // #1 = $Vd
/*14677*/           OPC_MoveParent,
/*14678*/           OPC_MoveChild, 1,
/*14680*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14683*/           OPC_Scope, 54, /*->14739*/ // 4 children in Scope
/*14685*/             OPC_RecordChild0, // #2 = $Vm
/*14686*/             OPC_MoveChild, 1,
/*14688*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14691*/             OPC_MoveChild, 0,
/*14693*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14696*/             OPC_MoveChild, 0,
/*14698*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14701*/             OPC_MoveChild, 0,
/*14703*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14706*/             OPC_MoveParent,
/*14707*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14709*/             OPC_CheckType, MVT::v16i8,
/*14711*/             OPC_MoveParent,
/*14712*/             OPC_MoveParent,
/*14713*/             OPC_CheckChild1Same, 1,
/*14715*/             OPC_MoveParent,
/*14716*/             OPC_MoveParent,
/*14717*/             OPC_CheckType, MVT::v2i64,
/*14719*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14721*/             OPC_EmitInteger, MVT::i32, 14, 
/*14724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14739*/           /*Scope*/ 107, /*->14847*/
/*14740*/             OPC_MoveChild, 0,
/*14742*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14745*/             OPC_Scope, 49, /*->14796*/ // 2 children in Scope
/*14747*/               OPC_CheckChild0Same, 1,
/*14749*/               OPC_MoveChild, 1,
/*14751*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14754*/               OPC_MoveChild, 0,
/*14756*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14759*/               OPC_MoveChild, 0,
/*14761*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14764*/               OPC_MoveParent,
/*14765*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14767*/               OPC_CheckType, MVT::v16i8,
/*14769*/               OPC_MoveParent,
/*14770*/               OPC_MoveParent,
/*14771*/               OPC_MoveParent,
/*14772*/               OPC_RecordChild1, // #2 = $Vm
/*14773*/               OPC_MoveParent,
/*14774*/               OPC_CheckType, MVT::v2i64,
/*14776*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14778*/               OPC_EmitInteger, MVT::i32, 14, 
/*14781*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14784*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14796*/             /*Scope*/ 49, /*->14846*/
/*14797*/               OPC_MoveChild, 0,
/*14799*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14802*/               OPC_MoveChild, 0,
/*14804*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14807*/               OPC_MoveChild, 0,
/*14809*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14812*/               OPC_MoveParent,
/*14813*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14815*/               OPC_CheckType, MVT::v16i8,
/*14817*/               OPC_MoveParent,
/*14818*/               OPC_MoveParent,
/*14819*/               OPC_CheckChild1Same, 1,
/*14821*/               OPC_MoveParent,
/*14822*/               OPC_RecordChild1, // #2 = $Vm
/*14823*/               OPC_MoveParent,
/*14824*/               OPC_CheckType, MVT::v2i64,
/*14826*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14828*/               OPC_EmitInteger, MVT::i32, 14, 
/*14831*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14834*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14846*/             0, /*End of Scope*/
/*14847*/           /*Scope*/ 106, /*->14954*/
/*14848*/             OPC_RecordChild0, // #2 = $Vm
/*14849*/             OPC_MoveChild, 1,
/*14851*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14854*/             OPC_Scope, 48, /*->14904*/ // 2 children in Scope
/*14856*/               OPC_CheckChild0Same, 0,
/*14858*/               OPC_MoveChild, 1,
/*14860*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14863*/               OPC_MoveChild, 0,
/*14865*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14868*/               OPC_MoveChild, 0,
/*14870*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14873*/               OPC_MoveParent,
/*14874*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14876*/               OPC_CheckType, MVT::v16i8,
/*14878*/               OPC_MoveParent,
/*14879*/               OPC_MoveParent,
/*14880*/               OPC_MoveParent,
/*14881*/               OPC_MoveParent,
/*14882*/               OPC_CheckType, MVT::v2i64,
/*14884*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14886*/               OPC_EmitInteger, MVT::i32, 14, 
/*14889*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14892*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14904*/             /*Scope*/ 48, /*->14953*/
/*14905*/               OPC_MoveChild, 0,
/*14907*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14910*/               OPC_MoveChild, 0,
/*14912*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14915*/               OPC_MoveChild, 0,
/*14917*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14920*/               OPC_MoveParent,
/*14921*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14923*/               OPC_CheckType, MVT::v16i8,
/*14925*/               OPC_MoveParent,
/*14926*/               OPC_MoveParent,
/*14927*/               OPC_CheckChild1Same, 0,
/*14929*/               OPC_MoveParent,
/*14930*/               OPC_MoveParent,
/*14931*/               OPC_CheckType, MVT::v2i64,
/*14933*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14935*/               OPC_EmitInteger, MVT::i32, 14, 
/*14938*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14941*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14953*/             0, /*End of Scope*/
/*14954*/           /*Scope*/ 107, /*->15062*/
/*14955*/             OPC_MoveChild, 0,
/*14957*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14960*/             OPC_Scope, 49, /*->15011*/ // 2 children in Scope
/*14962*/               OPC_CheckChild0Same, 0,
/*14964*/               OPC_MoveChild, 1,
/*14966*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14969*/               OPC_MoveChild, 0,
/*14971*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14974*/               OPC_MoveChild, 0,
/*14976*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14979*/               OPC_MoveParent,
/*14980*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14982*/               OPC_CheckType, MVT::v16i8,
/*14984*/               OPC_MoveParent,
/*14985*/               OPC_MoveParent,
/*14986*/               OPC_MoveParent,
/*14987*/               OPC_RecordChild1, // #2 = $Vm
/*14988*/               OPC_MoveParent,
/*14989*/               OPC_CheckType, MVT::v2i64,
/*14991*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14993*/               OPC_EmitInteger, MVT::i32, 14, 
/*14996*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14999*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15011*/             /*Scope*/ 49, /*->15061*/
/*15012*/               OPC_MoveChild, 0,
/*15014*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15017*/               OPC_MoveChild, 0,
/*15019*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15022*/               OPC_MoveChild, 0,
/*15024*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15027*/               OPC_MoveParent,
/*15028*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15030*/               OPC_CheckType, MVT::v16i8,
/*15032*/               OPC_MoveParent,
/*15033*/               OPC_MoveParent,
/*15034*/               OPC_CheckChild1Same, 0,
/*15036*/               OPC_MoveParent,
/*15037*/               OPC_RecordChild1, // #2 = $Vm
/*15038*/               OPC_MoveParent,
/*15039*/               OPC_CheckType, MVT::v2i64,
/*15041*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15043*/               OPC_EmitInteger, MVT::i32, 14, 
/*15046*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15049*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15061*/             0, /*End of Scope*/
/*15062*/           0, /*End of Scope*/
/*15063*/         /*Scope*/ 53|128,1/*181*/, /*->15246*/
/*15065*/           OPC_MoveChild, 1,
/*15067*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15070*/           OPC_Scope, 86, /*->15158*/ // 2 children in Scope
/*15072*/             OPC_RecordChild0, // #1 = $Vd
/*15073*/             OPC_MoveChild, 1,
/*15075*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15078*/             OPC_MoveChild, 0,
/*15080*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15083*/             OPC_MoveChild, 0,
/*15085*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15088*/             OPC_MoveParent,
/*15089*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15091*/             OPC_CheckType, MVT::v16i8,
/*15093*/             OPC_MoveParent,
/*15094*/             OPC_MoveParent,
/*15095*/             OPC_MoveParent,
/*15096*/             OPC_MoveParent,
/*15097*/             OPC_MoveChild, 1,
/*15099*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15102*/             OPC_Scope, 26, /*->15130*/ // 2 children in Scope
/*15104*/               OPC_RecordChild0, // #2 = $Vn
/*15105*/               OPC_CheckChild1Same, 1,
/*15107*/               OPC_MoveParent,
/*15108*/               OPC_CheckType, MVT::v2i64,
/*15110*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15112*/               OPC_EmitInteger, MVT::i32, 14, 
/*15115*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15118*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15130*/             /*Scope*/ 26, /*->15157*/
/*15131*/               OPC_CheckChild0Same, 1,
/*15133*/               OPC_RecordChild1, // #2 = $Vn
/*15134*/               OPC_MoveParent,
/*15135*/               OPC_CheckType, MVT::v2i64,
/*15137*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15139*/               OPC_EmitInteger, MVT::i32, 14, 
/*15142*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15145*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15157*/             0, /*End of Scope*/
/*15158*/           /*Scope*/ 86, /*->15245*/
/*15159*/             OPC_MoveChild, 0,
/*15161*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15164*/             OPC_MoveChild, 0,
/*15166*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15169*/             OPC_MoveChild, 0,
/*15171*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15174*/             OPC_MoveParent,
/*15175*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15177*/             OPC_CheckType, MVT::v16i8,
/*15179*/             OPC_MoveParent,
/*15180*/             OPC_MoveParent,
/*15181*/             OPC_RecordChild1, // #1 = $Vd
/*15182*/             OPC_MoveParent,
/*15183*/             OPC_MoveParent,
/*15184*/             OPC_MoveChild, 1,
/*15186*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15189*/             OPC_Scope, 26, /*->15217*/ // 2 children in Scope
/*15191*/               OPC_RecordChild0, // #2 = $Vn
/*15192*/               OPC_CheckChild1Same, 1,
/*15194*/               OPC_MoveParent,
/*15195*/               OPC_CheckType, MVT::v2i64,
/*15197*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15199*/               OPC_EmitInteger, MVT::i32, 14, 
/*15202*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15205*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15217*/             /*Scope*/ 26, /*->15244*/
/*15218*/               OPC_CheckChild0Same, 1,
/*15220*/               OPC_RecordChild1, // #2 = $Vn
/*15221*/               OPC_MoveParent,
/*15222*/               OPC_CheckType, MVT::v2i64,
/*15224*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15226*/               OPC_EmitInteger, MVT::i32, 14, 
/*15229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15244*/             0, /*End of Scope*/
/*15245*/           0, /*End of Scope*/
/*15246*/         0, /*End of Scope*/
/*15247*/       /*Scope*/ 55|128,1/*183*/, /*->15432*/
/*15249*/         OPC_MoveChild, 0,
/*15251*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15254*/         OPC_Scope, 87, /*->15343*/ // 2 children in Scope
/*15256*/           OPC_RecordChild0, // #0 = $Vd
/*15257*/           OPC_MoveChild, 1,
/*15259*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15262*/           OPC_MoveChild, 0,
/*15264*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15267*/           OPC_MoveChild, 0,
/*15269*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15272*/           OPC_MoveParent,
/*15273*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15275*/           OPC_CheckType, MVT::v16i8,
/*15277*/           OPC_MoveParent,
/*15278*/           OPC_MoveParent,
/*15279*/           OPC_MoveParent,
/*15280*/           OPC_RecordChild1, // #1 = $Vm
/*15281*/           OPC_MoveParent,
/*15282*/           OPC_MoveChild, 1,
/*15284*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15287*/           OPC_Scope, 26, /*->15315*/ // 2 children in Scope
/*15289*/             OPC_RecordChild0, // #2 = $Vn
/*15290*/             OPC_CheckChild1Same, 0,
/*15292*/             OPC_MoveParent,
/*15293*/             OPC_CheckType, MVT::v2i64,
/*15295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15297*/             OPC_EmitInteger, MVT::i32, 14, 
/*15300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15315*/           /*Scope*/ 26, /*->15342*/
/*15316*/             OPC_CheckChild0Same, 0,
/*15318*/             OPC_RecordChild1, // #2 = $Vn
/*15319*/             OPC_MoveParent,
/*15320*/             OPC_CheckType, MVT::v2i64,
/*15322*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15324*/             OPC_EmitInteger, MVT::i32, 14, 
/*15327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15342*/           0, /*End of Scope*/
/*15343*/         /*Scope*/ 87, /*->15431*/
/*15344*/           OPC_MoveChild, 0,
/*15346*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15349*/           OPC_MoveChild, 0,
/*15351*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15354*/           OPC_MoveChild, 0,
/*15356*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15359*/           OPC_MoveParent,
/*15360*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15362*/           OPC_CheckType, MVT::v16i8,
/*15364*/           OPC_MoveParent,
/*15365*/           OPC_MoveParent,
/*15366*/           OPC_RecordChild1, // #0 = $Vd
/*15367*/           OPC_MoveParent,
/*15368*/           OPC_RecordChild1, // #1 = $Vm
/*15369*/           OPC_MoveParent,
/*15370*/           OPC_MoveChild, 1,
/*15372*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15375*/           OPC_Scope, 26, /*->15403*/ // 2 children in Scope
/*15377*/             OPC_RecordChild0, // #2 = $Vn
/*15378*/             OPC_CheckChild1Same, 0,
/*15380*/             OPC_MoveParent,
/*15381*/             OPC_CheckType, MVT::v2i64,
/*15383*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15385*/             OPC_EmitInteger, MVT::i32, 14, 
/*15388*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15391*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15403*/           /*Scope*/ 26, /*->15430*/
/*15404*/             OPC_CheckChild0Same, 0,
/*15406*/             OPC_RecordChild1, // #2 = $Vn
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::v2i64,
/*15410*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15412*/             OPC_EmitInteger, MVT::i32, 14, 
/*15415*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15418*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15430*/           0, /*End of Scope*/
/*15431*/         0, /*End of Scope*/
/*15432*/       0, /*End of Scope*/
/*15433*/     /*Scope*/ 0|128,1/*128*/, /*->15563*/
/*15435*/       OPC_RecordChild0, // #0 = $Vn
/*15436*/       OPC_MoveChild, 1,
/*15438*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15441*/       OPC_Scope, 73, /*->15516*/ // 2 children in Scope
/*15443*/         OPC_RecordChild0, // #1 = $Vm
/*15444*/         OPC_MoveChild, 1,
/*15446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15449*/         OPC_MoveChild, 0,
/*15451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15454*/         OPC_MoveChild, 0,
/*15456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15459*/         OPC_MoveParent,
/*15460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15462*/         OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->15489
/*15465*/           OPC_MoveParent,
/*15466*/           OPC_MoveParent,
/*15467*/           OPC_MoveParent,
/*15468*/           OPC_CheckType, MVT::v2i32,
/*15470*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15472*/           OPC_EmitInteger, MVT::i32, 14, 
/*15475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15478*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15489*/         /*SwitchType*/ 24, MVT::v16i8,// ->15515
/*15491*/           OPC_MoveParent,
/*15492*/           OPC_MoveParent,
/*15493*/           OPC_MoveParent,
/*15494*/           OPC_CheckType, MVT::v4i32,
/*15496*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15498*/           OPC_EmitInteger, MVT::i32, 14, 
/*15501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15515*/         0, // EndSwitchType
/*15516*/       /*Scope*/ 45, /*->15562*/
/*15517*/         OPC_MoveChild, 0,
/*15519*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15522*/         OPC_MoveChild, 0,
/*15524*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15527*/         OPC_MoveChild, 0,
/*15529*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15532*/         OPC_MoveParent,
/*15533*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15535*/         OPC_CheckType, MVT::v8i8,
/*15537*/         OPC_MoveParent,
/*15538*/         OPC_MoveParent,
/*15539*/         OPC_RecordChild1, // #1 = $Vm
/*15540*/         OPC_MoveParent,
/*15541*/         OPC_CheckType, MVT::v2i32,
/*15543*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15545*/         OPC_EmitInteger, MVT::i32, 14, 
/*15548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15562*/       0, /*End of Scope*/
/*15563*/     /*Scope*/ 101, /*->15665*/
/*15564*/       OPC_MoveChild, 0,
/*15566*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15569*/       OPC_Scope, 46, /*->15617*/ // 2 children in Scope
/*15571*/         OPC_RecordChild0, // #0 = $Vm
/*15572*/         OPC_MoveChild, 1,
/*15574*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15577*/         OPC_MoveChild, 0,
/*15579*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15582*/         OPC_MoveChild, 0,
/*15584*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15587*/         OPC_MoveParent,
/*15588*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15590*/         OPC_CheckType, MVT::v8i8,
/*15592*/         OPC_MoveParent,
/*15593*/         OPC_MoveParent,
/*15594*/         OPC_MoveParent,
/*15595*/         OPC_RecordChild1, // #1 = $Vn
/*15596*/         OPC_CheckType, MVT::v2i32,
/*15598*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15600*/         OPC_EmitInteger, MVT::i32, 14, 
/*15603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15617*/       /*Scope*/ 46, /*->15664*/
/*15618*/         OPC_MoveChild, 0,
/*15620*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15623*/         OPC_MoveChild, 0,
/*15625*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15628*/         OPC_MoveChild, 0,
/*15630*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15633*/         OPC_MoveParent,
/*15634*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15636*/         OPC_CheckType, MVT::v8i8,
/*15638*/         OPC_MoveParent,
/*15639*/         OPC_MoveParent,
/*15640*/         OPC_RecordChild1, // #0 = $Vm
/*15641*/         OPC_MoveParent,
/*15642*/         OPC_RecordChild1, // #1 = $Vn
/*15643*/         OPC_CheckType, MVT::v2i32,
/*15645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15647*/         OPC_EmitInteger, MVT::i32, 14, 
/*15650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15664*/       0, /*End of Scope*/
/*15665*/     /*Scope*/ 51, /*->15717*/
/*15666*/       OPC_RecordChild0, // #0 = $Vn
/*15667*/       OPC_MoveChild, 1,
/*15669*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15672*/       OPC_MoveChild, 0,
/*15674*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15677*/       OPC_MoveChild, 0,
/*15679*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15682*/       OPC_MoveChild, 0,
/*15684*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15687*/       OPC_MoveParent,
/*15688*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15690*/       OPC_CheckType, MVT::v16i8,
/*15692*/       OPC_MoveParent,
/*15693*/       OPC_MoveParent,
/*15694*/       OPC_RecordChild1, // #1 = $Vm
/*15695*/       OPC_MoveParent,
/*15696*/       OPC_CheckType, MVT::v4i32,
/*15698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15700*/       OPC_EmitInteger, MVT::i32, 14, 
/*15703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15717*/     /*Scope*/ 101, /*->15819*/
/*15718*/       OPC_MoveChild, 0,
/*15720*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15723*/       OPC_Scope, 46, /*->15771*/ // 2 children in Scope
/*15725*/         OPC_RecordChild0, // #0 = $Vm
/*15726*/         OPC_MoveChild, 1,
/*15728*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15731*/         OPC_MoveChild, 0,
/*15733*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15736*/         OPC_MoveChild, 0,
/*15738*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15741*/         OPC_MoveParent,
/*15742*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15744*/         OPC_CheckType, MVT::v16i8,
/*15746*/         OPC_MoveParent,
/*15747*/         OPC_MoveParent,
/*15748*/         OPC_MoveParent,
/*15749*/         OPC_RecordChild1, // #1 = $Vn
/*15750*/         OPC_CheckType, MVT::v4i32,
/*15752*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15754*/         OPC_EmitInteger, MVT::i32, 14, 
/*15757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15771*/       /*Scope*/ 46, /*->15818*/
/*15772*/         OPC_MoveChild, 0,
/*15774*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15777*/         OPC_MoveChild, 0,
/*15779*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15782*/         OPC_MoveChild, 0,
/*15784*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15787*/         OPC_MoveParent,
/*15788*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15790*/         OPC_CheckType, MVT::v16i8,
/*15792*/         OPC_MoveParent,
/*15793*/         OPC_MoveParent,
/*15794*/         OPC_RecordChild1, // #0 = $Vm
/*15795*/         OPC_MoveParent,
/*15796*/         OPC_RecordChild1, // #1 = $Vn
/*15797*/         OPC_CheckType, MVT::v4i32,
/*15799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15801*/         OPC_EmitInteger, MVT::i32, 14, 
/*15804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15818*/       0, /*End of Scope*/
/*15819*/     /*Scope*/ 46, /*->15866*/
/*15820*/       OPC_RecordChild0, // #0 = $Vn
/*15821*/       OPC_RecordChild1, // #1 = $Vm
/*15822*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->15844
/*15825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15827*/         OPC_EmitInteger, MVT::i32, 14, 
/*15830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15844*/       /*SwitchType*/ 19, MVT::v4i32,// ->15865
/*15846*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15848*/         OPC_EmitInteger, MVT::i32, 14, 
/*15851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15865*/       0, // EndSwitchType
/*15866*/     0, /*End of Scope*/
/*15867*/   /*SwitchOpcode*/ 72|128,9/*1224*/, TARGET_VAL(ISD::MUL),// ->17095
/*15871*/     OPC_Scope, 65|128,2/*321*/, /*->16195*/ // 8 children in Scope
/*15874*/       OPC_MoveChild, 0,
/*15876*/       OPC_SwitchOpcode /*2 cases */, 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->16131
/*15881*/         OPC_Scope, 89, /*->15972*/ // 2 children in Scope
/*15883*/           OPC_MoveChild, 0,
/*15885*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15888*/           OPC_RecordChild0, // #0 = $a
/*15889*/           OPC_CheckChild1Integer, 16, 
/*15891*/           OPC_CheckChild1Type, MVT::i32,
/*15893*/           OPC_MoveParent,
/*15894*/           OPC_CheckChild1Integer, 16, 
/*15896*/           OPC_CheckChild1Type, MVT::i32,
/*15898*/           OPC_MoveParent,
/*15899*/           OPC_MoveChild, 1,
/*15901*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15904*/           OPC_Scope, 37, /*->15943*/ // 2 children in Scope
/*15906*/             OPC_MoveChild, 0,
/*15908*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15911*/             OPC_RecordChild0, // #1 = $b
/*15912*/             OPC_CheckChild1Integer, 16, 
/*15914*/             OPC_CheckChild1Type, MVT::i32,
/*15916*/             OPC_MoveParent,
/*15917*/             OPC_CheckChild1Integer, 16, 
/*15919*/             OPC_CheckChild1Type, MVT::i32,
/*15921*/             OPC_MoveParent,
/*15922*/             OPC_CheckType, MVT::i32,
/*15924*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15926*/             OPC_EmitInteger, MVT::i32, 14, 
/*15929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15943*/           /*Scope*/ 27, /*->15971*/
/*15944*/             OPC_RecordChild0, // #1 = $b
/*15945*/             OPC_CheckChild1Integer, 16, 
/*15947*/             OPC_CheckChild1Type, MVT::i32,
/*15949*/             OPC_MoveParent,
/*15950*/             OPC_CheckType, MVT::i32,
/*15952*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15954*/             OPC_EmitInteger, MVT::i32, 14, 
/*15957*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15960*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15971*/           0, /*End of Scope*/
/*15972*/         /*Scope*/ 28|128,1/*156*/, /*->16130*/
/*15974*/           OPC_RecordChild0, // #0 = $a
/*15975*/           OPC_CheckChild1Integer, 16, 
/*15977*/           OPC_CheckChild1Type, MVT::i32,
/*15979*/           OPC_MoveParent,
/*15980*/           OPC_MoveChild, 1,
/*15982*/           OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->16077
/*15986*/             OPC_Scope, 37, /*->16025*/ // 2 children in Scope
/*15988*/               OPC_MoveChild, 0,
/*15990*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15993*/               OPC_RecordChild0, // #1 = $b
/*15994*/               OPC_CheckChild1Integer, 16, 
/*15996*/               OPC_CheckChild1Type, MVT::i32,
/*15998*/               OPC_MoveParent,
/*15999*/               OPC_CheckChild1Integer, 16, 
/*16001*/               OPC_CheckChild1Type, MVT::i32,
/*16003*/               OPC_MoveParent,
/*16004*/               OPC_CheckType, MVT::i32,
/*16006*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16008*/               OPC_EmitInteger, MVT::i32, 14, 
/*16011*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16014*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16025*/             /*Scope*/ 50, /*->16076*/
/*16026*/               OPC_RecordChild0, // #1 = $Rm
/*16027*/               OPC_CheckChild1Integer, 16, 
/*16029*/               OPC_CheckChild1Type, MVT::i32,
/*16031*/               OPC_MoveParent,
/*16032*/               OPC_CheckType, MVT::i32,
/*16034*/               OPC_Scope, 19, /*->16055*/ // 2 children in Scope
/*16036*/                 OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16038*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16041*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16044*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16055*/               /*Scope*/ 19, /*->16075*/
/*16056*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16058*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16061*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16064*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16075*/               0, /*End of Scope*/
/*16076*/             0, /*End of Scope*/
/*16077*/           /*SwitchOpcode*/ 49, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16129
/*16080*/             OPC_RecordChild0, // #1 = $Rm
/*16081*/             OPC_MoveChild, 1,
/*16083*/             OPC_CheckValueType, MVT::i16,
/*16085*/             OPC_MoveParent,
/*16086*/             OPC_MoveParent,
/*16087*/             OPC_Scope, 19, /*->16108*/ // 2 children in Scope
/*16089*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16091*/               OPC_EmitInteger, MVT::i32, 14, 
/*16094*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16097*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16108*/             /*Scope*/ 19, /*->16128*/
/*16109*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16111*/               OPC_EmitInteger, MVT::i32, 14, 
/*16114*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16117*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16128*/             0, /*End of Scope*/
/*16129*/           0, // EndSwitchOpcode
/*16130*/         0, /*End of Scope*/
/*16131*/       /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16194
/*16134*/         OPC_RecordChild0, // #0 = $Rn
/*16135*/         OPC_MoveChild, 1,
/*16137*/         OPC_CheckValueType, MVT::i16,
/*16139*/         OPC_MoveParent,
/*16140*/         OPC_MoveParent,
/*16141*/         OPC_MoveChild, 1,
/*16143*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16146*/         OPC_RecordChild0, // #1 = $Rm
/*16147*/         OPC_CheckChild1Integer, 16, 
/*16149*/         OPC_CheckChild1Type, MVT::i32,
/*16151*/         OPC_MoveParent,
/*16152*/         OPC_Scope, 19, /*->16173*/ // 2 children in Scope
/*16154*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16156*/           OPC_EmitInteger, MVT::i32, 14, 
/*16159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16173*/         /*Scope*/ 19, /*->16193*/
/*16174*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16176*/           OPC_EmitInteger, MVT::i32, 14, 
/*16179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16193*/         0, /*End of Scope*/
/*16194*/       0, // EndSwitchOpcode
/*16195*/     /*Scope*/ 38, /*->16234*/
/*16196*/       OPC_RecordChild0, // #0 = $a
/*16197*/       OPC_MoveChild, 0,
/*16199*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16201*/       OPC_MoveParent,
/*16202*/       OPC_MoveChild, 1,
/*16204*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16207*/       OPC_RecordChild0, // #1 = $b
/*16208*/       OPC_CheckChild1Integer, 16, 
/*16210*/       OPC_CheckChild1Type, MVT::i32,
/*16212*/       OPC_MoveParent,
/*16213*/       OPC_CheckType, MVT::i32,
/*16215*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16217*/       OPC_EmitInteger, MVT::i32, 14, 
/*16220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*16234*/     /*Scope*/ 104, /*->16339*/
/*16235*/       OPC_MoveChild, 0,
/*16237*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::SRA),// ->16274
/*16241*/         OPC_RecordChild0, // #0 = $a
/*16242*/         OPC_CheckChild1Integer, 16, 
/*16244*/         OPC_CheckChild1Type, MVT::i32,
/*16246*/         OPC_MoveParent,
/*16247*/         OPC_RecordChild1, // #1 = $b
/*16248*/         OPC_MoveChild, 1,
/*16250*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16252*/         OPC_MoveParent,
/*16253*/         OPC_CheckType, MVT::i32,
/*16255*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16257*/         OPC_EmitInteger, MVT::i32, 14, 
/*16260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16274*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16338
/*16277*/         OPC_RecordChild0, // #0 = $Rn
/*16278*/         OPC_MoveChild, 1,
/*16280*/         OPC_CheckValueType, MVT::i16,
/*16282*/         OPC_MoveParent,
/*16283*/         OPC_MoveParent,
/*16284*/         OPC_MoveChild, 1,
/*16286*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16289*/         OPC_RecordChild0, // #1 = $Rm
/*16290*/         OPC_MoveChild, 1,
/*16292*/         OPC_CheckValueType, MVT::i16,
/*16294*/         OPC_MoveParent,
/*16295*/         OPC_MoveParent,
/*16296*/         OPC_Scope, 19, /*->16317*/ // 2 children in Scope
/*16298*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16300*/           OPC_EmitInteger, MVT::i32, 14, 
/*16303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16306*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16317*/         /*Scope*/ 19, /*->16337*/
/*16318*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16320*/           OPC_EmitInteger, MVT::i32, 14, 
/*16323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16337*/         0, /*End of Scope*/
/*16338*/       0, // EndSwitchOpcode
/*16339*/     /*Scope*/ 10|128,2/*266*/, /*->16607*/
/*16341*/       OPC_RecordChild0, // #0 = $a
/*16342*/       OPC_Scope, 32, /*->16376*/ // 3 children in Scope
/*16344*/         OPC_MoveChild, 0,
/*16346*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16348*/         OPC_MoveParent,
/*16349*/         OPC_RecordChild1, // #1 = $b
/*16350*/         OPC_MoveChild, 1,
/*16352*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16354*/         OPC_MoveParent,
/*16355*/         OPC_CheckType, MVT::i32,
/*16357*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16359*/         OPC_EmitInteger, MVT::i32, 14, 
/*16362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*16376*/       /*Scope*/ 97, /*->16474*/
/*16377*/         OPC_RecordChild1, // #1 = $Rm
/*16378*/         OPC_CheckType, MVT::i32,
/*16380*/         OPC_Scope, 23, /*->16405*/ // 4 children in Scope
/*16382*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16384*/           OPC_EmitInteger, MVT::i32, 14, 
/*16387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16393*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16405*/         /*Scope*/ 23, /*->16429*/
/*16406*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*16408*/           OPC_EmitInteger, MVT::i32, 14, 
/*16411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16429*/         /*Scope*/ 23, /*->16453*/
/*16430*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16432*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16435*/           OPC_EmitInteger, MVT::i32, 14, 
/*16438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16441*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*16453*/         /*Scope*/ 19, /*->16473*/
/*16454*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16456*/           OPC_EmitInteger, MVT::i32, 14, 
/*16459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16473*/         0, /*End of Scope*/
/*16474*/       /*Scope*/ 2|128,1/*130*/, /*->16606*/
/*16476*/         OPC_MoveChild, 1,
/*16478*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16481*/         OPC_RecordChild0, // #1 = $Vm
/*16482*/         OPC_Scope, 60, /*->16544*/ // 2 children in Scope
/*16484*/           OPC_CheckChild0Type, MVT::v4i16,
/*16486*/           OPC_RecordChild1, // #2 = $lane
/*16487*/           OPC_MoveChild, 1,
/*16489*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16492*/           OPC_MoveParent,
/*16493*/           OPC_MoveParent,
/*16494*/           OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16519
/*16497*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16499*/             OPC_EmitConvertToTarget, 2,
/*16501*/             OPC_EmitInteger, MVT::i32, 14, 
/*16504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16519*/           /*SwitchType*/ 22, MVT::v8i16,// ->16543
/*16521*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16523*/             OPC_EmitConvertToTarget, 2,
/*16525*/             OPC_EmitInteger, MVT::i32, 14, 
/*16528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16543*/           0, // EndSwitchType
/*16544*/         /*Scope*/ 60, /*->16605*/
/*16545*/           OPC_CheckChild0Type, MVT::v2i32,
/*16547*/           OPC_RecordChild1, // #2 = $lane
/*16548*/           OPC_MoveChild, 1,
/*16550*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16553*/           OPC_MoveParent,
/*16554*/           OPC_MoveParent,
/*16555*/           OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16580
/*16558*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16560*/             OPC_EmitConvertToTarget, 2,
/*16562*/             OPC_EmitInteger, MVT::i32, 14, 
/*16565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16580*/           /*SwitchType*/ 22, MVT::v4i32,// ->16604
/*16582*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16584*/             OPC_EmitConvertToTarget, 2,
/*16586*/             OPC_EmitInteger, MVT::i32, 14, 
/*16589*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16592*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16604*/           0, // EndSwitchType
/*16605*/         0, /*End of Scope*/
/*16606*/       0, /*End of Scope*/
/*16607*/     /*Scope*/ 4|128,1/*132*/, /*->16741*/
/*16609*/       OPC_MoveChild, 0,
/*16611*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16614*/       OPC_RecordChild0, // #0 = $Vm
/*16615*/       OPC_Scope, 61, /*->16678*/ // 2 children in Scope
/*16617*/         OPC_CheckChild0Type, MVT::v4i16,
/*16619*/         OPC_RecordChild1, // #1 = $lane
/*16620*/         OPC_MoveChild, 1,
/*16622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16625*/         OPC_MoveParent,
/*16626*/         OPC_MoveParent,
/*16627*/         OPC_RecordChild1, // #2 = $Vn
/*16628*/         OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16653
/*16631*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16633*/           OPC_EmitConvertToTarget, 1,
/*16635*/           OPC_EmitInteger, MVT::i32, 14, 
/*16638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16653*/         /*SwitchType*/ 22, MVT::v8i16,// ->16677
/*16655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16657*/           OPC_EmitConvertToTarget, 1,
/*16659*/           OPC_EmitInteger, MVT::i32, 14, 
/*16662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16677*/         0, // EndSwitchType
/*16678*/       /*Scope*/ 61, /*->16740*/
/*16679*/         OPC_CheckChild0Type, MVT::v2i32,
/*16681*/         OPC_RecordChild1, // #1 = $lane
/*16682*/         OPC_MoveChild, 1,
/*16684*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16687*/         OPC_MoveParent,
/*16688*/         OPC_MoveParent,
/*16689*/         OPC_RecordChild1, // #2 = $Vn
/*16690*/         OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16715
/*16693*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16695*/           OPC_EmitConvertToTarget, 1,
/*16697*/           OPC_EmitInteger, MVT::i32, 14, 
/*16700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16703*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16715*/         /*SwitchType*/ 22, MVT::v4i32,// ->16739
/*16717*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16719*/           OPC_EmitConvertToTarget, 1,
/*16721*/           OPC_EmitInteger, MVT::i32, 14, 
/*16724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16727*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16739*/         0, // EndSwitchType
/*16740*/       0, /*End of Scope*/
/*16741*/     /*Scope*/ 109, /*->16851*/
/*16742*/       OPC_RecordChild0, // #0 = $src1
/*16743*/       OPC_MoveChild, 1,
/*16745*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16748*/       OPC_RecordChild0, // #1 = $src2
/*16749*/       OPC_Scope, 49, /*->16800*/ // 2 children in Scope
/*16751*/         OPC_CheckChild0Type, MVT::v8i16,
/*16753*/         OPC_RecordChild1, // #2 = $lane
/*16754*/         OPC_MoveChild, 1,
/*16756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16759*/         OPC_MoveParent,
/*16760*/         OPC_MoveParent,
/*16761*/         OPC_CheckType, MVT::v8i16,
/*16763*/         OPC_EmitConvertToTarget, 2,
/*16765*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16768*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*16777*/         OPC_EmitConvertToTarget, 2,
/*16779*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16782*/         OPC_EmitInteger, MVT::i32, 14, 
/*16785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16800*/       /*Scope*/ 49, /*->16850*/
/*16801*/         OPC_CheckChild0Type, MVT::v4i32,
/*16803*/         OPC_RecordChild1, // #2 = $lane
/*16804*/         OPC_MoveChild, 1,
/*16806*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16809*/         OPC_MoveParent,
/*16810*/         OPC_MoveParent,
/*16811*/         OPC_CheckType, MVT::v4i32,
/*16813*/         OPC_EmitConvertToTarget, 2,
/*16815*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16818*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*16827*/         OPC_EmitConvertToTarget, 2,
/*16829*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16832*/         OPC_EmitInteger, MVT::i32, 14, 
/*16835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16850*/       0, /*End of Scope*/
/*16851*/     /*Scope*/ 110, /*->16962*/
/*16852*/       OPC_MoveChild, 0,
/*16854*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16857*/       OPC_RecordChild0, // #0 = $src2
/*16858*/       OPC_Scope, 50, /*->16910*/ // 2 children in Scope
/*16860*/         OPC_CheckChild0Type, MVT::v8i16,
/*16862*/         OPC_RecordChild1, // #1 = $lane
/*16863*/         OPC_MoveChild, 1,
/*16865*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16868*/         OPC_MoveParent,
/*16869*/         OPC_MoveParent,
/*16870*/         OPC_RecordChild1, // #2 = $src1
/*16871*/         OPC_CheckType, MVT::v8i16,
/*16873*/         OPC_EmitConvertToTarget, 1,
/*16875*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16878*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*16887*/         OPC_EmitConvertToTarget, 1,
/*16889*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16892*/         OPC_EmitInteger, MVT::i32, 14, 
/*16895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16910*/       /*Scope*/ 50, /*->16961*/
/*16911*/         OPC_CheckChild0Type, MVT::v4i32,
/*16913*/         OPC_RecordChild1, // #1 = $lane
/*16914*/         OPC_MoveChild, 1,
/*16916*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16919*/         OPC_MoveParent,
/*16920*/         OPC_MoveParent,
/*16921*/         OPC_RecordChild1, // #2 = $src1
/*16922*/         OPC_CheckType, MVT::v4i32,
/*16924*/         OPC_EmitConvertToTarget, 1,
/*16926*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16929*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*16938*/         OPC_EmitConvertToTarget, 1,
/*16940*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16943*/         OPC_EmitInteger, MVT::i32, 14, 
/*16946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16961*/       0, /*End of Scope*/
/*16962*/     /*Scope*/ 2|128,1/*130*/, /*->17094*/
/*16964*/       OPC_RecordChild0, // #0 = $Vn
/*16965*/       OPC_RecordChild1, // #1 = $Vm
/*16966*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->16988
/*16969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16971*/         OPC_EmitInteger, MVT::i32, 14, 
/*16974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*16988*/       /*SwitchType*/ 19, MVT::v4i16,// ->17009
/*16990*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16992*/         OPC_EmitInteger, MVT::i32, 14, 
/*16995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*17009*/       /*SwitchType*/ 19, MVT::v2i32,// ->17030
/*17011*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17013*/         OPC_EmitInteger, MVT::i32, 14, 
/*17016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17030*/       /*SwitchType*/ 19, MVT::v16i8,// ->17051
/*17032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17034*/         OPC_EmitInteger, MVT::i32, 14, 
/*17037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*17051*/       /*SwitchType*/ 19, MVT::v8i16,// ->17072
/*17053*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17055*/         OPC_EmitInteger, MVT::i32, 14, 
/*17058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*17072*/       /*SwitchType*/ 19, MVT::v4i32,// ->17093
/*17074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17076*/         OPC_EmitInteger, MVT::i32, 14, 
/*17079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17093*/       0, // EndSwitchType
/*17094*/     0, /*End of Scope*/
/*17095*/   /*SwitchOpcode*/ 34|128,20/*2594*/, TARGET_VAL(ISD::AND),// ->19693
/*17099*/     OPC_Scope, 66, /*->17167*/ // 34 children in Scope
/*17101*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17106*/       OPC_MoveChild, 0,
/*17108*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*17111*/       OPC_RecordChild0, // #0 = $Src
/*17112*/       OPC_CheckChild1Integer, 8, 
/*17114*/       OPC_CheckChild1Type, MVT::i32,
/*17116*/       OPC_MoveParent,
/*17117*/       OPC_CheckType, MVT::i32,
/*17119*/       OPC_Scope, 22, /*->17143*/ // 2 children in Scope
/*17121*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17123*/         OPC_EmitInteger, MVT::i32, 1, 
/*17126*/         OPC_EmitInteger, MVT::i32, 14, 
/*17129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*17143*/       /*Scope*/ 22, /*->17166*/
/*17144*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17146*/         OPC_EmitInteger, MVT::i32, 1, 
/*17149*/         OPC_EmitInteger, MVT::i32, 14, 
/*17152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*17166*/       0, /*End of Scope*/
/*17167*/     /*Scope*/ 47, /*->17215*/
/*17168*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17171*/       OPC_MoveChild, 0,
/*17173*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17176*/       OPC_RecordChild0, // #0 = $Rm
/*17177*/       OPC_RecordChild1, // #1 = $rot
/*17178*/       OPC_MoveChild, 1,
/*17180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17183*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17185*/       OPC_CheckType, MVT::i32,
/*17187*/       OPC_MoveParent,
/*17188*/       OPC_MoveParent,
/*17189*/       OPC_CheckType, MVT::i32,
/*17191*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17193*/       OPC_EmitConvertToTarget, 1,
/*17195*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17198*/       OPC_EmitInteger, MVT::i32, 14, 
/*17201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17215*/     /*Scope*/ 48, /*->17264*/
/*17216*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17220*/       OPC_MoveChild, 0,
/*17222*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17225*/       OPC_RecordChild0, // #0 = $Rm
/*17226*/       OPC_RecordChild1, // #1 = $rot
/*17227*/       OPC_MoveChild, 1,
/*17229*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17232*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17234*/       OPC_CheckType, MVT::i32,
/*17236*/       OPC_MoveParent,
/*17237*/       OPC_MoveParent,
/*17238*/       OPC_CheckType, MVT::i32,
/*17240*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17242*/       OPC_EmitConvertToTarget, 1,
/*17244*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17247*/       OPC_EmitInteger, MVT::i32, 14, 
/*17250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17264*/     /*Scope*/ 49, /*->17314*/
/*17265*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17270*/       OPC_MoveChild, 0,
/*17272*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17275*/       OPC_RecordChild0, // #0 = $Rm
/*17276*/       OPC_RecordChild1, // #1 = $rot
/*17277*/       OPC_MoveChild, 1,
/*17279*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17282*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17284*/       OPC_CheckType, MVT::i32,
/*17286*/       OPC_MoveParent,
/*17287*/       OPC_MoveParent,
/*17288*/       OPC_CheckType, MVT::i32,
/*17290*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17292*/       OPC_EmitConvertToTarget, 1,
/*17294*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17297*/       OPC_EmitInteger, MVT::i32, 14, 
/*17300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17314*/     /*Scope*/ 47, /*->17362*/
/*17315*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17318*/       OPC_MoveChild, 0,
/*17320*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17323*/       OPC_RecordChild0, // #0 = $Rm
/*17324*/       OPC_RecordChild1, // #1 = $rot
/*17325*/       OPC_MoveChild, 1,
/*17327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17330*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17332*/       OPC_CheckType, MVT::i32,
/*17334*/       OPC_MoveParent,
/*17335*/       OPC_MoveParent,
/*17336*/       OPC_CheckType, MVT::i32,
/*17338*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17340*/       OPC_EmitConvertToTarget, 1,
/*17342*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17345*/       OPC_EmitInteger, MVT::i32, 14, 
/*17348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17362*/     /*Scope*/ 48, /*->17411*/
/*17363*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17367*/       OPC_MoveChild, 0,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17372*/       OPC_RecordChild0, // #0 = $Rm
/*17373*/       OPC_RecordChild1, // #1 = $rot
/*17374*/       OPC_MoveChild, 1,
/*17376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17379*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17381*/       OPC_CheckType, MVT::i32,
/*17383*/       OPC_MoveParent,
/*17384*/       OPC_MoveParent,
/*17385*/       OPC_CheckType, MVT::i32,
/*17387*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17389*/       OPC_EmitConvertToTarget, 1,
/*17391*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17394*/       OPC_EmitInteger, MVT::i32, 14, 
/*17397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17411*/     /*Scope*/ 49, /*->17461*/
/*17412*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17417*/       OPC_MoveChild, 0,
/*17419*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17422*/       OPC_RecordChild0, // #0 = $Rm
/*17423*/       OPC_RecordChild1, // #1 = $rot
/*17424*/       OPC_MoveChild, 1,
/*17426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17429*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17431*/       OPC_CheckType, MVT::i32,
/*17433*/       OPC_MoveParent,
/*17434*/       OPC_MoveParent,
/*17435*/       OPC_CheckType, MVT::i32,
/*17437*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17439*/       OPC_EmitConvertToTarget, 1,
/*17441*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17444*/       OPC_EmitInteger, MVT::i32, 14, 
/*17447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17461*/     /*Scope*/ 28, /*->17490*/
/*17462*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17465*/       OPC_RecordChild0, // #0 = $Src
/*17466*/       OPC_CheckType, MVT::i32,
/*17468*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17470*/       OPC_EmitInteger, MVT::i32, 0, 
/*17473*/       OPC_EmitInteger, MVT::i32, 14, 
/*17476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*17490*/     /*Scope*/ 29, /*->17520*/
/*17491*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17495*/       OPC_RecordChild0, // #0 = $Src
/*17496*/       OPC_CheckType, MVT::i32,
/*17498*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17500*/       OPC_EmitInteger, MVT::i32, 0, 
/*17503*/       OPC_EmitInteger, MVT::i32, 14, 
/*17506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*17520*/     /*Scope*/ 30, /*->17551*/
/*17521*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17526*/       OPC_RecordChild0, // #0 = $Src
/*17527*/       OPC_CheckType, MVT::i32,
/*17529*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17531*/       OPC_EmitInteger, MVT::i32, 0, 
/*17534*/       OPC_EmitInteger, MVT::i32, 14, 
/*17537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*17551*/     /*Scope*/ 28, /*->17580*/
/*17552*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17555*/       OPC_RecordChild0, // #0 = $Rm
/*17556*/       OPC_CheckType, MVT::i32,
/*17558*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17560*/       OPC_EmitInteger, MVT::i32, 0, 
/*17563*/       OPC_EmitInteger, MVT::i32, 14, 
/*17566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*17580*/     /*Scope*/ 29, /*->17610*/
/*17581*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17585*/       OPC_RecordChild0, // #0 = $Rm
/*17586*/       OPC_CheckType, MVT::i32,
/*17588*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17590*/       OPC_EmitInteger, MVT::i32, 0, 
/*17593*/       OPC_EmitInteger, MVT::i32, 14, 
/*17596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*17610*/     /*Scope*/ 30, /*->17641*/
/*17611*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17616*/       OPC_RecordChild0, // #0 = $Rm
/*17617*/       OPC_CheckType, MVT::i32,
/*17619*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17621*/       OPC_EmitInteger, MVT::i32, 0, 
/*17624*/       OPC_EmitInteger, MVT::i32, 14, 
/*17627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*17641*/     /*Scope*/ 49, /*->17691*/
/*17642*/       OPC_RecordChild0, // #0 = $Rn
/*17643*/       OPC_MoveChild, 1,
/*17645*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17648*/       OPC_RecordChild0, // #1 = $shift
/*17649*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17660*/       OPC_MoveParent,
/*17661*/       OPC_CheckType, MVT::i32,
/*17663*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17665*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17668*/       OPC_EmitInteger, MVT::i32, 14, 
/*17671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17691*/     /*Scope*/ 41, /*->17733*/
/*17692*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17695*/       OPC_MoveChild, 0,
/*17697*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17700*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17701*/       OPC_CheckFoldableChainNode,
/*17702*/       OPC_CheckChild1Integer, 91|128,1/*219*/, 
/*17705*/       OPC_RecordChild2, // #1 = $addr
/*17706*/       OPC_CheckChild2Type, MVT::i32,
/*17708*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*17710*/       OPC_MoveParent,
/*17711*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17713*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17716*/       OPC_EmitMergeInputChains1_0,
/*17717*/       OPC_EmitInteger, MVT::i32, 14, 
/*17720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*17733*/     /*Scope*/ 42, /*->17776*/
/*17734*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17738*/       OPC_MoveChild, 0,
/*17740*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17743*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17744*/       OPC_CheckFoldableChainNode,
/*17745*/       OPC_CheckChild1Integer, 91|128,1/*219*/, 
/*17748*/       OPC_RecordChild2, // #1 = $addr
/*17749*/       OPC_CheckChild2Type, MVT::i32,
/*17751*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*17753*/       OPC_MoveParent,
/*17754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17756*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17759*/       OPC_EmitMergeInputChains1_0,
/*17760*/       OPC_EmitInteger, MVT::i32, 14, 
/*17763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*17776*/     /*Scope*/ 41, /*->17818*/
/*17777*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17780*/       OPC_MoveChild, 0,
/*17782*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17785*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17786*/       OPC_CheckFoldableChainNode,
/*17787*/       OPC_CheckChild1Integer, 89|128,1/*217*/, 
/*17790*/       OPC_RecordChild2, // #1 = $addr
/*17791*/       OPC_CheckChild2Type, MVT::i32,
/*17793*/       OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*17795*/       OPC_MoveParent,
/*17796*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17798*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17801*/       OPC_EmitMergeInputChains1_0,
/*17802*/       OPC_EmitInteger, MVT::i32, 14, 
/*17805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 217:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*17818*/     /*Scope*/ 42, /*->17861*/
/*17819*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17823*/       OPC_MoveChild, 0,
/*17825*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17828*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17829*/       OPC_CheckFoldableChainNode,
/*17830*/       OPC_CheckChild1Integer, 89|128,1/*217*/, 
/*17833*/       OPC_RecordChild2, // #1 = $addr
/*17834*/       OPC_CheckChild2Type, MVT::i32,
/*17836*/       OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*17838*/       OPC_MoveParent,
/*17839*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17841*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17844*/       OPC_EmitMergeInputChains1_0,
/*17845*/       OPC_EmitInteger, MVT::i32, 14, 
/*17848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 217:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*17861*/     /*Scope*/ 49, /*->17911*/
/*17862*/       OPC_MoveChild, 0,
/*17864*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17867*/       OPC_RecordChild0, // #0 = $shift
/*17868*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17879*/       OPC_MoveParent,
/*17880*/       OPC_RecordChild1, // #1 = $Rn
/*17881*/       OPC_CheckType, MVT::i32,
/*17883*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17885*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17888*/       OPC_EmitInteger, MVT::i32, 14, 
/*17891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17911*/     /*Scope*/ 79, /*->17991*/
/*17912*/       OPC_RecordChild0, // #0 = $Rn
/*17913*/       OPC_MoveChild, 1,
/*17915*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17918*/       OPC_RecordChild0, // #1 = $shift
/*17919*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17930*/       OPC_MoveParent,
/*17931*/       OPC_CheckType, MVT::i32,
/*17933*/       OPC_Scope, 27, /*->17962*/ // 2 children in Scope
/*17935*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17937*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17940*/         OPC_EmitInteger, MVT::i32, 14, 
/*17943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17962*/       /*Scope*/ 27, /*->17990*/
/*17963*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17965*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17968*/         OPC_EmitInteger, MVT::i32, 14, 
/*17971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17990*/       0, /*End of Scope*/
/*17991*/     /*Scope*/ 79, /*->18071*/
/*17992*/       OPC_MoveChild, 0,
/*17994*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17997*/       OPC_RecordChild0, // #0 = $shift
/*17998*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18009*/       OPC_MoveParent,
/*18010*/       OPC_RecordChild1, // #1 = $Rn
/*18011*/       OPC_CheckType, MVT::i32,
/*18013*/       OPC_Scope, 27, /*->18042*/ // 2 children in Scope
/*18015*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18017*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18020*/         OPC_EmitInteger, MVT::i32, 14, 
/*18023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18042*/       /*Scope*/ 27, /*->18070*/
/*18043*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18045*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18048*/         OPC_EmitInteger, MVT::i32, 14, 
/*18051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18070*/       0, /*End of Scope*/
/*18071*/     /*Scope*/ 93|128,1/*221*/, /*->18294*/
/*18073*/       OPC_RecordChild0, // #0 = $Rn
/*18074*/       OPC_Scope, 31, /*->18107*/ // 4 children in Scope
/*18076*/         OPC_RecordChild1, // #1 = $shift
/*18077*/         OPC_CheckType, MVT::i32,
/*18079*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18081*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18084*/         OPC_EmitInteger, MVT::i32, 14, 
/*18087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18107*/       /*Scope*/ 99, /*->18207*/
/*18108*/         OPC_MoveChild, 1,
/*18110*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18113*/         OPC_RecordChild0, // #1 = $imm
/*18114*/         OPC_MoveChild, 0,
/*18116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18119*/         OPC_Scope, 42, /*->18163*/ // 2 children in Scope
/*18121*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*18123*/           OPC_MoveParent,
/*18124*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18135*/           OPC_MoveParent,
/*18136*/           OPC_CheckType, MVT::i32,
/*18138*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18140*/           OPC_EmitConvertToTarget, 1,
/*18142*/           OPC_EmitInteger, MVT::i32, 14, 
/*18145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18163*/         /*Scope*/ 42, /*->18206*/
/*18164*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18166*/           OPC_MoveParent,
/*18167*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18178*/           OPC_MoveParent,
/*18179*/           OPC_CheckType, MVT::i32,
/*18181*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18183*/           OPC_EmitConvertToTarget, 1,
/*18185*/           OPC_EmitInteger, MVT::i32, 14, 
/*18188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18206*/         0, /*End of Scope*/
/*18207*/       /*Scope*/ 31, /*->18239*/
/*18208*/         OPC_RecordChild1, // #1 = $Rn
/*18209*/         OPC_CheckType, MVT::i32,
/*18211*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18213*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18216*/         OPC_EmitInteger, MVT::i32, 14, 
/*18219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18239*/       /*Scope*/ 53, /*->18293*/
/*18240*/         OPC_MoveChild, 1,
/*18242*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18245*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18256*/         OPC_RecordChild1, // #1 = $imm
/*18257*/         OPC_MoveChild, 1,
/*18259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18262*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*18264*/         OPC_MoveParent,
/*18265*/         OPC_MoveParent,
/*18266*/         OPC_CheckType, MVT::i32,
/*18268*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18270*/         OPC_EmitConvertToTarget, 1,
/*18272*/         OPC_EmitInteger, MVT::i32, 14, 
/*18275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18293*/       0, /*End of Scope*/
/*18294*/     /*Scope*/ 107, /*->18402*/
/*18295*/       OPC_MoveChild, 0,
/*18297*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18300*/       OPC_Scope, 49, /*->18351*/ // 2 children in Scope
/*18302*/         OPC_RecordChild0, // #0 = $imm
/*18303*/         OPC_MoveChild, 0,
/*18305*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18308*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*18310*/         OPC_MoveParent,
/*18311*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18322*/         OPC_MoveParent,
/*18323*/         OPC_RecordChild1, // #1 = $Rn
/*18324*/         OPC_CheckType, MVT::i32,
/*18326*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18328*/         OPC_EmitConvertToTarget, 0,
/*18330*/         OPC_EmitInteger, MVT::i32, 14, 
/*18333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18351*/       /*Scope*/ 49, /*->18401*/
/*18352*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18363*/         OPC_RecordChild1, // #0 = $imm
/*18364*/         OPC_MoveChild, 1,
/*18366*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18369*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*18371*/         OPC_MoveParent,
/*18372*/         OPC_MoveParent,
/*18373*/         OPC_RecordChild1, // #1 = $Rn
/*18374*/         OPC_CheckType, MVT::i32,
/*18376*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18378*/         OPC_EmitConvertToTarget, 0,
/*18380*/         OPC_EmitInteger, MVT::i32, 14, 
/*18383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18401*/       0, /*End of Scope*/
/*18402*/     /*Scope*/ 54, /*->18457*/
/*18403*/       OPC_RecordChild0, // #0 = $Rn
/*18404*/       OPC_MoveChild, 1,
/*18406*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18409*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18420*/       OPC_RecordChild1, // #1 = $imm
/*18421*/       OPC_MoveChild, 1,
/*18423*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18426*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18428*/       OPC_MoveParent,
/*18429*/       OPC_MoveParent,
/*18430*/       OPC_CheckType, MVT::i32,
/*18432*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18434*/       OPC_EmitConvertToTarget, 1,
/*18436*/       OPC_EmitInteger, MVT::i32, 14, 
/*18439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18457*/     /*Scope*/ 107, /*->18565*/
/*18458*/       OPC_MoveChild, 0,
/*18460*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18463*/       OPC_Scope, 49, /*->18514*/ // 2 children in Scope
/*18465*/         OPC_RecordChild0, // #0 = $imm
/*18466*/         OPC_MoveChild, 0,
/*18468*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18471*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18473*/         OPC_MoveParent,
/*18474*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18485*/         OPC_MoveParent,
/*18486*/         OPC_RecordChild1, // #1 = $Rn
/*18487*/         OPC_CheckType, MVT::i32,
/*18489*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18491*/         OPC_EmitConvertToTarget, 0,
/*18493*/         OPC_EmitInteger, MVT::i32, 14, 
/*18496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18514*/       /*Scope*/ 49, /*->18564*/
/*18515*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18526*/         OPC_RecordChild1, // #0 = $imm
/*18527*/         OPC_MoveChild, 1,
/*18529*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18532*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18534*/         OPC_MoveParent,
/*18535*/         OPC_MoveParent,
/*18536*/         OPC_RecordChild1, // #1 = $Rn
/*18537*/         OPC_CheckType, MVT::i32,
/*18539*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18541*/         OPC_EmitConvertToTarget, 0,
/*18543*/         OPC_EmitInteger, MVT::i32, 14, 
/*18546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18564*/       0, /*End of Scope*/
/*18565*/     /*Scope*/ 88|128,1/*216*/, /*->18783*/
/*18567*/       OPC_RecordChild0, // #0 = $Rn
/*18568*/       OPC_Scope, 117, /*->18687*/ // 2 children in Scope
/*18570*/         OPC_RecordChild1, // #1 = $shift
/*18571*/         OPC_CheckType, MVT::i32,
/*18573*/         OPC_Scope, 27, /*->18602*/ // 4 children in Scope
/*18575*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18577*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18580*/           OPC_EmitInteger, MVT::i32, 14, 
/*18583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18589*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18602*/         /*Scope*/ 27, /*->18630*/
/*18603*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18605*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18608*/           OPC_EmitInteger, MVT::i32, 14, 
/*18611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18630*/         /*Scope*/ 27, /*->18658*/
/*18631*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18633*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18636*/           OPC_EmitInteger, MVT::i32, 14, 
/*18639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18658*/         /*Scope*/ 27, /*->18686*/
/*18659*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18661*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18664*/           OPC_EmitInteger, MVT::i32, 14, 
/*18667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18673*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18686*/         0, /*End of Scope*/
/*18687*/       /*Scope*/ 94, /*->18782*/
/*18688*/         OPC_MoveChild, 1,
/*18690*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18693*/         OPC_RecordChild0, // #1 = $Rm
/*18694*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18705*/         OPC_MoveParent,
/*18706*/         OPC_CheckType, MVT::i32,
/*18708*/         OPC_Scope, 23, /*->18733*/ // 3 children in Scope
/*18710*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18712*/           OPC_EmitInteger, MVT::i32, 14, 
/*18715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18733*/         /*Scope*/ 23, /*->18757*/
/*18734*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18736*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18739*/           OPC_EmitInteger, MVT::i32, 14, 
/*18742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18757*/         /*Scope*/ 23, /*->18781*/
/*18758*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18760*/           OPC_EmitInteger, MVT::i32, 14, 
/*18763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18781*/         0, /*End of Scope*/
/*18782*/       0, /*End of Scope*/
/*18783*/     /*Scope*/ 95, /*->18879*/
/*18784*/       OPC_MoveChild, 0,
/*18786*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18789*/       OPC_RecordChild0, // #0 = $Rm
/*18790*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18801*/       OPC_MoveParent,
/*18802*/       OPC_RecordChild1, // #1 = $Rn
/*18803*/       OPC_CheckType, MVT::i32,
/*18805*/       OPC_Scope, 23, /*->18830*/ // 3 children in Scope
/*18807*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18809*/         OPC_EmitInteger, MVT::i32, 14, 
/*18812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18830*/       /*Scope*/ 23, /*->18854*/
/*18831*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18833*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18836*/         OPC_EmitInteger, MVT::i32, 14, 
/*18839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18854*/       /*Scope*/ 23, /*->18878*/
/*18855*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18857*/         OPC_EmitInteger, MVT::i32, 14, 
/*18860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18878*/       0, /*End of Scope*/
/*18879*/     /*Scope*/ 24, /*->18904*/
/*18880*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18883*/       OPC_RecordChild0, // #0 = $Rm
/*18884*/       OPC_CheckType, MVT::i32,
/*18886*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18888*/       OPC_EmitInteger, MVT::i32, 14, 
/*18891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18904*/     /*Scope*/ 25, /*->18930*/
/*18905*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18909*/       OPC_RecordChild0, // #0 = $Rm
/*18910*/       OPC_CheckType, MVT::i32,
/*18912*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18914*/       OPC_EmitInteger, MVT::i32, 14, 
/*18917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18930*/     /*Scope*/ 73|128,3/*457*/, /*->19389*/
/*18932*/       OPC_RecordChild0, // #0 = $src
/*18933*/       OPC_Scope, 39, /*->18974*/ // 4 children in Scope
/*18935*/         OPC_RecordChild1, // #1 = $imm
/*18936*/         OPC_MoveChild, 1,
/*18938*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18941*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*18943*/         OPC_MoveParent,
/*18944*/         OPC_CheckType, MVT::i32,
/*18946*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18948*/         OPC_EmitConvertToTarget, 1,
/*18950*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*18953*/         OPC_EmitInteger, MVT::i32, 14, 
/*18956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18974*/       /*Scope*/ 44, /*->19019*/
/*18975*/         OPC_MoveChild, 0,
/*18977*/         OPC_CheckPredicate, 27, // Predicate_top16Zero
/*18979*/         OPC_MoveParent,
/*18980*/         OPC_RecordChild1, // #1 = $imm
/*18981*/         OPC_MoveChild, 1,
/*18983*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18986*/         OPC_CheckPredicate, 28, // Predicate_t2_so_imm_notSext
/*18988*/         OPC_MoveParent,
/*18989*/         OPC_CheckType, MVT::i32,
/*18991*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18993*/         OPC_EmitConvertToTarget, 1,
/*18995*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*18998*/         OPC_EmitInteger, MVT::i32, 14, 
/*19001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*19019*/       /*Scope*/ 111|128,1/*239*/, /*->19260*/
/*19021*/         OPC_RecordChild1, // #1 = $imm
/*19022*/         OPC_Scope, 29|128,1/*157*/, /*->19182*/ // 2 children in Scope
/*19025*/           OPC_MoveChild, 1,
/*19027*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19030*/           OPC_Scope, 30, /*->19062*/ // 5 children in Scope
/*19032*/             OPC_CheckPredicate, 4, // Predicate_so_imm
/*19034*/             OPC_MoveParent,
/*19035*/             OPC_CheckType, MVT::i32,
/*19037*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19039*/             OPC_EmitConvertToTarget, 1,
/*19041*/             OPC_EmitInteger, MVT::i32, 14, 
/*19044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19062*/           /*Scope*/ 26, /*->19089*/
/*19063*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*19065*/             OPC_MoveParent,
/*19066*/             OPC_CheckType, MVT::i32,
/*19068*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*19070*/             OPC_EmitConvertToTarget, 1,
/*19072*/             OPC_EmitInteger, MVT::i32, 14, 
/*19075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19078*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*19089*/           /*Scope*/ 33, /*->19123*/
/*19090*/             OPC_CheckPredicate, 30, // Predicate_so_imm_not
/*19092*/             OPC_MoveParent,
/*19093*/             OPC_CheckType, MVT::i32,
/*19095*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19097*/             OPC_EmitConvertToTarget, 1,
/*19099*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*19102*/             OPC_EmitInteger, MVT::i32, 14, 
/*19105*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19111*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*19123*/           /*Scope*/ 30, /*->19154*/
/*19124*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*19126*/             OPC_MoveParent,
/*19127*/             OPC_CheckType, MVT::i32,
/*19129*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19131*/             OPC_EmitConvertToTarget, 1,
/*19133*/             OPC_EmitInteger, MVT::i32, 14, 
/*19136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19139*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19142*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19154*/           /*Scope*/ 26, /*->19181*/
/*19155*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*19157*/             OPC_MoveParent,
/*19158*/             OPC_CheckType, MVT::i32,
/*19160*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19162*/             OPC_EmitConvertToTarget, 1,
/*19164*/             OPC_EmitInteger, MVT::i32, 14, 
/*19167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*19181*/           0, /*End of Scope*/
/*19182*/         /*Scope*/ 76, /*->19259*/
/*19183*/           OPC_CheckType, MVT::i32,
/*19185*/           OPC_Scope, 23, /*->19210*/ // 3 children in Scope
/*19187*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19189*/             OPC_EmitInteger, MVT::i32, 14, 
/*19192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19210*/           /*Scope*/ 23, /*->19234*/
/*19211*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19213*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19216*/             OPC_EmitInteger, MVT::i32, 14, 
/*19219*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19222*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19234*/           /*Scope*/ 23, /*->19258*/
/*19235*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19237*/             OPC_EmitInteger, MVT::i32, 14, 
/*19240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19258*/           0, /*End of Scope*/
/*19259*/         0, /*End of Scope*/
/*19260*/       /*Scope*/ 127, /*->19388*/
/*19261*/         OPC_MoveChild, 1,
/*19263*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19266*/         OPC_Scope, 73, /*->19341*/ // 2 children in Scope
/*19268*/           OPC_RecordChild0, // #1 = $Vm
/*19269*/           OPC_MoveChild, 1,
/*19271*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19274*/           OPC_MoveChild, 0,
/*19276*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19279*/           OPC_MoveChild, 0,
/*19281*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19284*/           OPC_MoveParent,
/*19285*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19287*/           OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->19314
/*19290*/             OPC_MoveParent,
/*19291*/             OPC_MoveParent,
/*19292*/             OPC_MoveParent,
/*19293*/             OPC_CheckType, MVT::v2i32,
/*19295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19297*/             OPC_EmitInteger, MVT::i32, 14, 
/*19300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19314*/           /*SwitchType*/ 24, MVT::v16i8,// ->19340
/*19316*/             OPC_MoveParent,
/*19317*/             OPC_MoveParent,
/*19318*/             OPC_MoveParent,
/*19319*/             OPC_CheckType, MVT::v4i32,
/*19321*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19323*/             OPC_EmitInteger, MVT::i32, 14, 
/*19326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19329*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19340*/           0, // EndSwitchType
/*19341*/         /*Scope*/ 45, /*->19387*/
/*19342*/           OPC_MoveChild, 0,
/*19344*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19347*/           OPC_MoveChild, 0,
/*19349*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19352*/           OPC_MoveChild, 0,
/*19354*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19357*/           OPC_MoveParent,
/*19358*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19360*/           OPC_CheckType, MVT::v8i8,
/*19362*/           OPC_MoveParent,
/*19363*/           OPC_MoveParent,
/*19364*/           OPC_RecordChild1, // #1 = $Vm
/*19365*/           OPC_MoveParent,
/*19366*/           OPC_CheckType, MVT::v2i32,
/*19368*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19370*/           OPC_EmitInteger, MVT::i32, 14, 
/*19373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19387*/         0, /*End of Scope*/
/*19388*/       0, /*End of Scope*/
/*19389*/     /*Scope*/ 101, /*->19491*/
/*19390*/       OPC_MoveChild, 0,
/*19392*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19395*/       OPC_Scope, 46, /*->19443*/ // 2 children in Scope
/*19397*/         OPC_RecordChild0, // #0 = $Vm
/*19398*/         OPC_MoveChild, 1,
/*19400*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19403*/         OPC_MoveChild, 0,
/*19405*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19408*/         OPC_MoveChild, 0,
/*19410*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19413*/         OPC_MoveParent,
/*19414*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19416*/         OPC_CheckType, MVT::v8i8,
/*19418*/         OPC_MoveParent,
/*19419*/         OPC_MoveParent,
/*19420*/         OPC_MoveParent,
/*19421*/         OPC_RecordChild1, // #1 = $Vn
/*19422*/         OPC_CheckType, MVT::v2i32,
/*19424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19426*/         OPC_EmitInteger, MVT::i32, 14, 
/*19429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19443*/       /*Scope*/ 46, /*->19490*/
/*19444*/         OPC_MoveChild, 0,
/*19446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19449*/         OPC_MoveChild, 0,
/*19451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19454*/         OPC_MoveChild, 0,
/*19456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19459*/         OPC_MoveParent,
/*19460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19462*/         OPC_CheckType, MVT::v8i8,
/*19464*/         OPC_MoveParent,
/*19465*/         OPC_MoveParent,
/*19466*/         OPC_RecordChild1, // #0 = $Vm
/*19467*/         OPC_MoveParent,
/*19468*/         OPC_RecordChild1, // #1 = $Vn
/*19469*/         OPC_CheckType, MVT::v2i32,
/*19471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19473*/         OPC_EmitInteger, MVT::i32, 14, 
/*19476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19490*/       0, /*End of Scope*/
/*19491*/     /*Scope*/ 51, /*->19543*/
/*19492*/       OPC_RecordChild0, // #0 = $Vn
/*19493*/       OPC_MoveChild, 1,
/*19495*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19498*/       OPC_MoveChild, 0,
/*19500*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19503*/       OPC_MoveChild, 0,
/*19505*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19508*/       OPC_MoveChild, 0,
/*19510*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19513*/       OPC_MoveParent,
/*19514*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19516*/       OPC_CheckType, MVT::v16i8,
/*19518*/       OPC_MoveParent,
/*19519*/       OPC_MoveParent,
/*19520*/       OPC_RecordChild1, // #1 = $Vm
/*19521*/       OPC_MoveParent,
/*19522*/       OPC_CheckType, MVT::v4i32,
/*19524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19526*/       OPC_EmitInteger, MVT::i32, 14, 
/*19529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19543*/     /*Scope*/ 101, /*->19645*/
/*19544*/       OPC_MoveChild, 0,
/*19546*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19549*/       OPC_Scope, 46, /*->19597*/ // 2 children in Scope
/*19551*/         OPC_RecordChild0, // #0 = $Vm
/*19552*/         OPC_MoveChild, 1,
/*19554*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19557*/         OPC_MoveChild, 0,
/*19559*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19562*/         OPC_MoveChild, 0,
/*19564*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19567*/         OPC_MoveParent,
/*19568*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19570*/         OPC_CheckType, MVT::v16i8,
/*19572*/         OPC_MoveParent,
/*19573*/         OPC_MoveParent,
/*19574*/         OPC_MoveParent,
/*19575*/         OPC_RecordChild1, // #1 = $Vn
/*19576*/         OPC_CheckType, MVT::v4i32,
/*19578*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19580*/         OPC_EmitInteger, MVT::i32, 14, 
/*19583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19597*/       /*Scope*/ 46, /*->19644*/
/*19598*/         OPC_MoveChild, 0,
/*19600*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19603*/         OPC_MoveChild, 0,
/*19605*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19608*/         OPC_MoveChild, 0,
/*19610*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19613*/         OPC_MoveParent,
/*19614*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19616*/         OPC_CheckType, MVT::v16i8,
/*19618*/         OPC_MoveParent,
/*19619*/         OPC_MoveParent,
/*19620*/         OPC_RecordChild1, // #0 = $Vm
/*19621*/         OPC_MoveParent,
/*19622*/         OPC_RecordChild1, // #1 = $Vn
/*19623*/         OPC_CheckType, MVT::v4i32,
/*19625*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19627*/         OPC_EmitInteger, MVT::i32, 14, 
/*19630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19644*/       0, /*End of Scope*/
/*19645*/     /*Scope*/ 46, /*->19692*/
/*19646*/       OPC_RecordChild0, // #0 = $Vn
/*19647*/       OPC_RecordChild1, // #1 = $Vm
/*19648*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->19670
/*19651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19653*/         OPC_EmitInteger, MVT::i32, 14, 
/*19656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19670*/       /*SwitchType*/ 19, MVT::v4i32,// ->19691
/*19672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19674*/         OPC_EmitInteger, MVT::i32, 14, 
/*19677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19691*/       0, // EndSwitchType
/*19692*/     0, /*End of Scope*/
/*19693*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::SRL),// ->20048
/*19697*/     OPC_Scope, 26|128,1/*154*/, /*->19854*/ // 3 children in Scope
/*19700*/       OPC_MoveChild, 0,
/*19702*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*19705*/       OPC_MoveChild, 0,
/*19707*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*19710*/       OPC_RecordMemRef,
/*19711*/       OPC_RecordNode, // #0 = 'ld' chained node
/*19712*/       OPC_CheckFoldableChainNode,
/*19713*/       OPC_RecordChild1, // #1 = $addr
/*19714*/       OPC_CheckChild1Type, MVT::i32,
/*19716*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*19718*/       OPC_CheckPredicate, 32, // Predicate_extload
/*19720*/       OPC_CheckPredicate, 33, // Predicate_extloadi16
/*19722*/       OPC_MoveParent,
/*19723*/       OPC_MoveParent,
/*19724*/       OPC_CheckChild1Integer, 16, 
/*19726*/       OPC_CheckChild1Type, MVT::i32,
/*19728*/       OPC_CheckType, MVT::i32,
/*19730*/       OPC_Scope, 40, /*->19772*/ // 2 children in Scope
/*19732*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19734*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*19737*/         OPC_EmitMergeInputChains1_0,
/*19738*/         OPC_EmitInteger, MVT::i32, 14, 
/*19741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19744*/         OPC_EmitNode, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*19756*/         OPC_EmitInteger, MVT::i32, 14, 
/*19759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*19772*/       /*Scope*/ 80, /*->19853*/
/*19773*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19775*/         OPC_Scope, 37, /*->19814*/ // 2 children in Scope
/*19777*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*19780*/           OPC_EmitMergeInputChains1_0,
/*19781*/           OPC_EmitInteger, MVT::i32, 14, 
/*19784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19787*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19798*/           OPC_EmitInteger, MVT::i32, 14, 
/*19801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*19814*/         /*Scope*/ 37, /*->19852*/
/*19815*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*19818*/           OPC_EmitMergeInputChains1_0,
/*19819*/           OPC_EmitInteger, MVT::i32, 14, 
/*19822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19825*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19836*/           OPC_EmitInteger, MVT::i32, 14, 
/*19839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*19852*/         0, /*End of Scope*/
/*19853*/       0, /*End of Scope*/
/*19854*/     /*Scope*/ 58, /*->19913*/
/*19855*/       OPC_RecordNode, // #0 = $src
/*19856*/       OPC_CheckType, MVT::i32,
/*19858*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19860*/       OPC_Scope, 25, /*->19887*/ // 2 children in Scope
/*19862*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19865*/         OPC_EmitInteger, MVT::i32, 14, 
/*19868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19887*/       /*Scope*/ 24, /*->19912*/
/*19888*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19891*/         OPC_EmitInteger, MVT::i32, 14, 
/*19894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19912*/       0, /*End of Scope*/
/*19913*/     /*Scope*/ 4|128,1/*132*/, /*->20047*/
/*19915*/       OPC_RecordChild0, // #0 = $Rm
/*19916*/       OPC_RecordChild1, // #1 = $imm5
/*19917*/       OPC_Scope, 72, /*->19991*/ // 2 children in Scope
/*19919*/         OPC_MoveChild, 1,
/*19921*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19924*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*19926*/         OPC_CheckType, MVT::i32,
/*19928*/         OPC_MoveParent,
/*19929*/         OPC_CheckType, MVT::i32,
/*19931*/         OPC_Scope, 28, /*->19961*/ // 2 children in Scope
/*19933*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19935*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19938*/           OPC_EmitConvertToTarget, 1,
/*19940*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*19943*/           OPC_EmitInteger, MVT::i32, 14, 
/*19946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*19961*/         /*Scope*/ 28, /*->19990*/
/*19962*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19964*/           OPC_EmitConvertToTarget, 1,
/*19966*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*19969*/           OPC_EmitInteger, MVT::i32, 14, 
/*19972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*19990*/         0, /*End of Scope*/
/*19991*/       /*Scope*/ 54, /*->20046*/
/*19992*/         OPC_CheckChild1Type, MVT::i32,
/*19994*/         OPC_CheckType, MVT::i32,
/*19996*/         OPC_Scope, 23, /*->20021*/ // 2 children in Scope
/*19998*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20000*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20003*/           OPC_EmitInteger, MVT::i32, 14, 
/*20006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20009*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20021*/         /*Scope*/ 23, /*->20045*/
/*20022*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20024*/           OPC_EmitInteger, MVT::i32, 14, 
/*20027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20033*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20045*/         0, /*End of Scope*/
/*20046*/       0, /*End of Scope*/
/*20047*/     0, /*End of Scope*/
/*20048*/   /*SwitchOpcode*/ 75|128,18/*2379*/, TARGET_VAL(ISD::STORE),// ->22431
/*20052*/     OPC_RecordMemRef,
/*20053*/     OPC_RecordNode, // #0 = 'st' chained node
/*20054*/     OPC_Scope, 108|128,3/*492*/, /*->20549*/ // 4 children in Scope
/*20057*/       OPC_MoveChild, 1,
/*20059*/       OPC_SwitchOpcode /*3 cases */, 19|128,1/*147*/, TARGET_VAL(ISD::SRL),// ->20211
/*20064*/         OPC_MoveChild, 0,
/*20066*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*20069*/         OPC_RecordChild0, // #1 = $Rn
/*20070*/         OPC_MoveParent,
/*20071*/         OPC_CheckChild1Integer, 16, 
/*20073*/         OPC_CheckChild1Type, MVT::i32,
/*20075*/         OPC_CheckType, MVT::i32,
/*20077*/         OPC_MoveParent,
/*20078*/         OPC_RecordChild2, // #2 = $addr
/*20079*/         OPC_CheckChild2Type, MVT::i32,
/*20081*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20083*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*20085*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20087*/         OPC_Scope, 40, /*->20129*/ // 2 children in Scope
/*20089*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*20091*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*20094*/           OPC_EmitMergeInputChains1_0,
/*20095*/           OPC_EmitInteger, MVT::i32, 14, 
/*20098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20101*/           OPC_EmitNode, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*20111*/           OPC_EmitInteger, MVT::i32, 14, 
/*20114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*20129*/         /*Scope*/ 80, /*->20210*/
/*20130*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20132*/           OPC_Scope, 37, /*->20171*/ // 2 children in Scope
/*20134*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*20137*/             OPC_EmitMergeInputChains1_0,
/*20138*/             OPC_EmitInteger, MVT::i32, 14, 
/*20141*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20144*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20154*/             OPC_EmitInteger, MVT::i32, 14, 
/*20157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rrs2:i32:$addr)
/*20171*/           /*Scope*/ 37, /*->20209*/
/*20172*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20175*/             OPC_EmitMergeInputChains1_0,
/*20176*/             OPC_EmitInteger, MVT::i32, 14, 
/*20179*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20182*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20192*/             OPC_EmitInteger, MVT::i32, 14, 
/*20195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*20209*/           0, /*End of Scope*/
/*20210*/         0, /*End of Scope*/
/*20211*/       /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ARMISD::VGETLANEu),// ->20434
/*20215*/         OPC_RecordChild0, // #1 = $Vd
/*20216*/         OPC_Scope, 53, /*->20271*/ // 4 children in Scope
/*20218*/           OPC_CheckChild0Type, MVT::v8i8,
/*20220*/           OPC_RecordChild1, // #2 = $lane
/*20221*/           OPC_MoveChild, 1,
/*20223*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20226*/           OPC_MoveParent,
/*20227*/           OPC_MoveParent,
/*20228*/           OPC_RecordChild2, // #3 = $Rn
/*20229*/           OPC_RecordChild3, // #4 = $Rm
/*20230*/           OPC_CheckChild3Type, MVT::i32,
/*20232*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20234*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20236*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20238*/           OPC_CheckType, MVT::i32,
/*20240*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20242*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20245*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20248*/           OPC_EmitMergeInputChains1_0,
/*20249*/           OPC_EmitConvertToTarget, 2,
/*20251*/           OPC_EmitInteger, MVT::i32, 14, 
/*20254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20257*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20271*/         /*Scope*/ 53, /*->20325*/
/*20272*/           OPC_CheckChild0Type, MVT::v4i16,
/*20274*/           OPC_RecordChild1, // #2 = $lane
/*20275*/           OPC_MoveChild, 1,
/*20277*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20280*/           OPC_MoveParent,
/*20281*/           OPC_MoveParent,
/*20282*/           OPC_RecordChild2, // #3 = $Rn
/*20283*/           OPC_RecordChild3, // #4 = $Rm
/*20284*/           OPC_CheckChild3Type, MVT::i32,
/*20286*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20288*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20290*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20292*/           OPC_CheckType, MVT::i32,
/*20294*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20296*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20299*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20302*/           OPC_EmitMergeInputChains1_0,
/*20303*/           OPC_EmitConvertToTarget, 2,
/*20305*/           OPC_EmitInteger, MVT::i32, 14, 
/*20308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20325*/         /*Scope*/ 53, /*->20379*/
/*20326*/           OPC_CheckChild0Type, MVT::v16i8,
/*20328*/           OPC_RecordChild1, // #2 = $lane
/*20329*/           OPC_MoveChild, 1,
/*20331*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20334*/           OPC_MoveParent,
/*20335*/           OPC_MoveParent,
/*20336*/           OPC_RecordChild2, // #3 = $addr
/*20337*/           OPC_RecordChild3, // #4 = $offset
/*20338*/           OPC_CheckChild3Type, MVT::i32,
/*20340*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20342*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20344*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20346*/           OPC_CheckType, MVT::i32,
/*20348*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20350*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20353*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20356*/           OPC_EmitMergeInputChains1_0,
/*20357*/           OPC_EmitConvertToTarget, 2,
/*20359*/           OPC_EmitInteger, MVT::i32, 14, 
/*20362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20379*/         /*Scope*/ 53, /*->20433*/
/*20380*/           OPC_CheckChild0Type, MVT::v8i16,
/*20382*/           OPC_RecordChild1, // #2 = $lane
/*20383*/           OPC_MoveChild, 1,
/*20385*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20388*/           OPC_MoveParent,
/*20389*/           OPC_MoveParent,
/*20390*/           OPC_RecordChild2, // #3 = $addr
/*20391*/           OPC_RecordChild3, // #4 = $offset
/*20392*/           OPC_CheckChild3Type, MVT::i32,
/*20394*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20396*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20398*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20400*/           OPC_CheckType, MVT::i32,
/*20402*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20404*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20407*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20410*/           OPC_EmitMergeInputChains1_0,
/*20411*/           OPC_EmitConvertToTarget, 2,
/*20413*/           OPC_EmitInteger, MVT::i32, 14, 
/*20416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20419*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20433*/         0, /*End of Scope*/
/*20434*/       /*SwitchOpcode*/ 111, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20548
/*20437*/         OPC_RecordChild0, // #1 = $Vd
/*20438*/         OPC_Scope, 53, /*->20493*/ // 2 children in Scope
/*20440*/           OPC_CheckChild0Type, MVT::v2i32,
/*20442*/           OPC_RecordChild1, // #2 = $lane
/*20443*/           OPC_MoveChild, 1,
/*20445*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20448*/           OPC_MoveParent,
/*20449*/           OPC_CheckType, MVT::i32,
/*20451*/           OPC_MoveParent,
/*20452*/           OPC_RecordChild2, // #3 = $Rn
/*20453*/           OPC_RecordChild3, // #4 = $Rm
/*20454*/           OPC_CheckChild3Type, MVT::i32,
/*20456*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20458*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20460*/           OPC_CheckType, MVT::i32,
/*20462*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20464*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20467*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20470*/           OPC_EmitMergeInputChains1_0,
/*20471*/           OPC_EmitConvertToTarget, 2,
/*20473*/           OPC_EmitInteger, MVT::i32, 14, 
/*20476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*20493*/         /*Scope*/ 53, /*->20547*/
/*20494*/           OPC_CheckChild0Type, MVT::v4i32,
/*20496*/           OPC_RecordChild1, // #2 = $lane
/*20497*/           OPC_MoveChild, 1,
/*20499*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20502*/           OPC_MoveParent,
/*20503*/           OPC_CheckType, MVT::i32,
/*20505*/           OPC_MoveParent,
/*20506*/           OPC_RecordChild2, // #3 = $addr
/*20507*/           OPC_RecordChild3, // #4 = $offset
/*20508*/           OPC_CheckChild3Type, MVT::i32,
/*20510*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20512*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20514*/           OPC_CheckType, MVT::i32,
/*20516*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20518*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20521*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20524*/           OPC_EmitMergeInputChains1_0,
/*20525*/           OPC_EmitConvertToTarget, 2,
/*20527*/           OPC_EmitInteger, MVT::i32, 14, 
/*20530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*20547*/         0, /*End of Scope*/
/*20548*/       0, // EndSwitchOpcode
/*20549*/     /*Scope*/ 5|128,2/*261*/, /*->20812*/
/*20551*/       OPC_RecordChild1, // #1 = $src
/*20552*/       OPC_CheckChild1Type, MVT::i32,
/*20554*/       OPC_RecordChild2, // #2 = $addr
/*20555*/       OPC_Scope, 89, /*->20646*/ // 2 children in Scope
/*20557*/         OPC_CheckChild2Type, MVT::i32,
/*20559*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20561*/         OPC_Scope, 25, /*->20588*/ // 2 children in Scope
/*20563*/           OPC_CheckPredicate, 44, // Predicate_store
/*20565*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20567*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20570*/           OPC_EmitMergeInputChains1_0,
/*20571*/           OPC_EmitInteger, MVT::i32, 14, 
/*20574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20577*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*20588*/         /*Scope*/ 56, /*->20645*/
/*20589*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20591*/           OPC_Scope, 25, /*->20618*/ // 2 children in Scope
/*20593*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20595*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20597*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20600*/             OPC_EmitMergeInputChains1_0,
/*20601*/             OPC_EmitInteger, MVT::i32, 14, 
/*20604*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20607*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*20618*/           /*Scope*/ 25, /*->20644*/
/*20619*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20621*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20623*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20626*/             OPC_EmitMergeInputChains1_0,
/*20627*/             OPC_EmitInteger, MVT::i32, 14, 
/*20630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20633*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*20644*/           0, /*End of Scope*/
/*20645*/         0, /*End of Scope*/
/*20646*/       /*Scope*/ 35|128,1/*163*/, /*->20811*/
/*20648*/         OPC_RecordChild3, // #3 = $offset
/*20649*/         OPC_CheckChild3Type, MVT::i32,
/*20651*/         OPC_CheckType, MVT::i32,
/*20653*/         OPC_Scope, 59, /*->20714*/ // 2 children in Scope
/*20655*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20657*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20659*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20661*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20664*/           OPC_Scope, 23, /*->20689*/ // 2 children in Scope
/*20666*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20669*/             OPC_EmitMergeInputChains1_0,
/*20670*/             OPC_EmitInteger, MVT::i32, 14, 
/*20673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20689*/           /*Scope*/ 23, /*->20713*/
/*20690*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20693*/             OPC_EmitMergeInputChains1_0,
/*20694*/             OPC_EmitInteger, MVT::i32, 14, 
/*20697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20700*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20713*/           0, /*End of Scope*/
/*20714*/         /*Scope*/ 95, /*->20810*/
/*20715*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20717*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20719*/           OPC_Scope, 57, /*->20778*/ // 2 children in Scope
/*20721*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20723*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20725*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20728*/             OPC_Scope, 23, /*->20753*/ // 2 children in Scope
/*20730*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20733*/               OPC_EmitMergeInputChains1_0,
/*20734*/               OPC_EmitInteger, MVT::i32, 14, 
/*20737*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20740*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20753*/             /*Scope*/ 23, /*->20777*/
/*20754*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20757*/               OPC_EmitMergeInputChains1_0,
/*20758*/               OPC_EmitInteger, MVT::i32, 14, 
/*20761*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20764*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20777*/             0, /*End of Scope*/
/*20778*/           /*Scope*/ 30, /*->20809*/
/*20779*/             OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20781*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20783*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20786*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*20789*/             OPC_EmitMergeInputChains1_0,
/*20790*/             OPC_EmitInteger, MVT::i32, 14, 
/*20793*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20796*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*20809*/           0, /*End of Scope*/
/*20810*/         0, /*End of Scope*/
/*20811*/       0, /*End of Scope*/
/*20812*/     /*Scope*/ 126|128,2/*382*/, /*->21196*/
/*20814*/       OPC_MoveChild, 1,
/*20816*/       OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/, TARGET_VAL(ARMISD::VGETLANEu),// ->21008
/*20821*/         OPC_RecordChild0, // #1 = $Vd
/*20822*/         OPC_Scope, 45, /*->20869*/ // 4 children in Scope
/*20824*/           OPC_CheckChild0Type, MVT::v8i8,
/*20826*/           OPC_RecordChild1, // #2 = $lane
/*20827*/           OPC_MoveChild, 1,
/*20829*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20832*/           OPC_MoveParent,
/*20833*/           OPC_MoveParent,
/*20834*/           OPC_RecordChild2, // #3 = $Rn
/*20835*/           OPC_CheckChild2Type, MVT::i32,
/*20837*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20839*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20841*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20843*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20845*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20848*/           OPC_EmitMergeInputChains1_0,
/*20849*/           OPC_EmitConvertToTarget, 2,
/*20851*/           OPC_EmitInteger, MVT::i32, 14, 
/*20854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20869*/         /*Scope*/ 45, /*->20915*/
/*20870*/           OPC_CheckChild0Type, MVT::v4i16,
/*20872*/           OPC_RecordChild1, // #2 = $lane
/*20873*/           OPC_MoveChild, 1,
/*20875*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20878*/           OPC_MoveParent,
/*20879*/           OPC_MoveParent,
/*20880*/           OPC_RecordChild2, // #3 = $Rn
/*20881*/           OPC_CheckChild2Type, MVT::i32,
/*20883*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20885*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20887*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20889*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20891*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20894*/           OPC_EmitMergeInputChains1_0,
/*20895*/           OPC_EmitConvertToTarget, 2,
/*20897*/           OPC_EmitInteger, MVT::i32, 14, 
/*20900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20915*/         /*Scope*/ 45, /*->20961*/
/*20916*/           OPC_CheckChild0Type, MVT::v16i8,
/*20918*/           OPC_RecordChild1, // #2 = $lane
/*20919*/           OPC_MoveChild, 1,
/*20921*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20924*/           OPC_MoveParent,
/*20925*/           OPC_MoveParent,
/*20926*/           OPC_RecordChild2, // #3 = $addr
/*20927*/           OPC_CheckChild2Type, MVT::i32,
/*20929*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20931*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20933*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20935*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20937*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20940*/           OPC_EmitMergeInputChains1_0,
/*20941*/           OPC_EmitConvertToTarget, 2,
/*20943*/           OPC_EmitInteger, MVT::i32, 14, 
/*20946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*20961*/         /*Scope*/ 45, /*->21007*/
/*20962*/           OPC_CheckChild0Type, MVT::v8i16,
/*20964*/           OPC_RecordChild1, // #2 = $lane
/*20965*/           OPC_MoveChild, 1,
/*20967*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20970*/           OPC_MoveParent,
/*20971*/           OPC_MoveParent,
/*20972*/           OPC_RecordChild2, // #3 = $addr
/*20973*/           OPC_CheckChild2Type, MVT::i32,
/*20975*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20977*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20979*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20981*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20983*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20986*/           OPC_EmitMergeInputChains1_0,
/*20987*/           OPC_EmitConvertToTarget, 2,
/*20989*/           OPC_EmitInteger, MVT::i32, 14, 
/*20992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*21007*/         0, /*End of Scope*/
/*21008*/       /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21195
/*21012*/         OPC_RecordChild0, // #1 = $Vd
/*21013*/         OPC_Scope, 45, /*->21060*/ // 4 children in Scope
/*21015*/           OPC_CheckChild0Type, MVT::v2i32,
/*21017*/           OPC_RecordChild1, // #2 = $lane
/*21018*/           OPC_MoveChild, 1,
/*21020*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21023*/           OPC_MoveParent,
/*21024*/           OPC_CheckType, MVT::i32,
/*21026*/           OPC_MoveParent,
/*21027*/           OPC_RecordChild2, // #3 = $Rn
/*21028*/           OPC_CheckChild2Type, MVT::i32,
/*21030*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21032*/           OPC_CheckPredicate, 44, // Predicate_store
/*21034*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21036*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21039*/           OPC_EmitMergeInputChains1_0,
/*21040*/           OPC_EmitConvertToTarget, 2,
/*21042*/           OPC_EmitInteger, MVT::i32, 14, 
/*21045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21048*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21060*/         /*Scope*/ 45, /*->21106*/
/*21061*/           OPC_CheckChild0Type, MVT::v4i32,
/*21063*/           OPC_RecordChild1, // #2 = $lane
/*21064*/           OPC_MoveChild, 1,
/*21066*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21069*/           OPC_MoveParent,
/*21070*/           OPC_CheckType, MVT::i32,
/*21072*/           OPC_MoveParent,
/*21073*/           OPC_RecordChild2, // #3 = $addr
/*21074*/           OPC_CheckChild2Type, MVT::i32,
/*21076*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21078*/           OPC_CheckPredicate, 44, // Predicate_store
/*21080*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21082*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21085*/           OPC_EmitMergeInputChains1_0,
/*21086*/           OPC_EmitConvertToTarget, 2,
/*21088*/           OPC_EmitInteger, MVT::i32, 14, 
/*21091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*21106*/         /*Scope*/ 43, /*->21150*/
/*21107*/           OPC_CheckChild0Type, MVT::v2f32,
/*21109*/           OPC_RecordChild1, // #2 = $lane
/*21110*/           OPC_MoveChild, 1,
/*21112*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21115*/           OPC_MoveParent,
/*21116*/           OPC_CheckType, MVT::f32,
/*21118*/           OPC_MoveParent,
/*21119*/           OPC_RecordChild2, // #3 = $addr
/*21120*/           OPC_CheckChild2Type, MVT::i32,
/*21122*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21124*/           OPC_CheckPredicate, 44, // Predicate_store
/*21126*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21129*/           OPC_EmitMergeInputChains1_0,
/*21130*/           OPC_EmitConvertToTarget, 2,
/*21132*/           OPC_EmitInteger, MVT::i32, 14, 
/*21135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*21150*/         /*Scope*/ 43, /*->21194*/
/*21151*/           OPC_CheckChild0Type, MVT::v4f32,
/*21153*/           OPC_RecordChild1, // #2 = $lane
/*21154*/           OPC_MoveChild, 1,
/*21156*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21159*/           OPC_MoveParent,
/*21160*/           OPC_CheckType, MVT::f32,
/*21162*/           OPC_MoveParent,
/*21163*/           OPC_RecordChild2, // #3 = $addr
/*21164*/           OPC_CheckChild2Type, MVT::i32,
/*21166*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21168*/           OPC_CheckPredicate, 44, // Predicate_store
/*21170*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21173*/           OPC_EmitMergeInputChains1_0,
/*21174*/           OPC_EmitConvertToTarget, 2,
/*21176*/           OPC_EmitInteger, MVT::i32, 14, 
/*21179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*21194*/         0, /*End of Scope*/
/*21195*/       0, // EndSwitchOpcode
/*21196*/     /*Scope*/ 80|128,9/*1232*/, /*->22430*/
/*21198*/       OPC_RecordChild1, // #1 = $Rt
/*21199*/       OPC_Scope, 47|128,7/*943*/, /*->22145*/ // 4 children in Scope
/*21202*/         OPC_CheckChild1Type, MVT::i32,
/*21204*/         OPC_RecordChild2, // #2 = $shift
/*21205*/         OPC_Scope, 50|128,1/*178*/, /*->21386*/ // 4 children in Scope
/*21208*/           OPC_CheckChild2Type, MVT::i32,
/*21210*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21212*/           OPC_Scope, 26, /*->21240*/ // 4 children in Scope
/*21214*/             OPC_CheckPredicate, 44, // Predicate_store
/*21216*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21218*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21221*/             OPC_EmitMergeInputChains1_0,
/*21222*/             OPC_EmitInteger, MVT::i32, 14, 
/*21225*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21228*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                      // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*21240*/           /*Scope*/ 58, /*->21299*/
/*21241*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21243*/             OPC_Scope, 26, /*->21271*/ // 2 children in Scope
/*21245*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21247*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21249*/               OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21252*/               OPC_EmitMergeInputChains1_0,
/*21253*/               OPC_EmitInteger, MVT::i32, 14, 
/*21256*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21259*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                        // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21271*/             /*Scope*/ 26, /*->21298*/
/*21272*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21274*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21276*/               OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21279*/               OPC_EmitMergeInputChains1_0,
/*21280*/               OPC_EmitInteger, MVT::i32, 14, 
/*21283*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21286*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                        // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21298*/             0, /*End of Scope*/
/*21299*/           /*Scope*/ 26, /*->21326*/
/*21300*/             OPC_CheckPredicate, 44, // Predicate_store
/*21302*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21304*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21307*/             OPC_EmitMergeInputChains1_0,
/*21308*/             OPC_EmitInteger, MVT::i32, 14, 
/*21311*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21314*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                      // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21326*/           /*Scope*/ 58, /*->21385*/
/*21327*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21329*/             OPC_Scope, 26, /*->21357*/ // 2 children in Scope
/*21331*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21333*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21335*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21338*/               OPC_EmitMergeInputChains1_0,
/*21339*/               OPC_EmitInteger, MVT::i32, 14, 
/*21342*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21345*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                        // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21357*/             /*Scope*/ 26, /*->21384*/
/*21358*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21360*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21362*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21365*/               OPC_EmitMergeInputChains1_0,
/*21366*/               OPC_EmitInteger, MVT::i32, 14, 
/*21369*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21372*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                        // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21384*/             0, /*End of Scope*/
/*21385*/           0, /*End of Scope*/
/*21386*/         /*Scope*/ 106, /*->21493*/
/*21387*/           OPC_RecordChild3, // #3 = $offset
/*21388*/           OPC_CheckChild3Type, MVT::i32,
/*21390*/           OPC_CheckType, MVT::i32,
/*21392*/           OPC_Scope, 31, /*->21425*/ // 2 children in Scope
/*21394*/             OPC_CheckPredicate, 42, // Predicate_istore
/*21396*/             OPC_CheckPredicate, 43, // Predicate_post_store
/*21398*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21400*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21403*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21406*/             OPC_EmitMergeInputChains1_0,
/*21407*/             OPC_EmitInteger, MVT::i32, 14, 
/*21410*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21413*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                      // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21425*/           /*Scope*/ 66, /*->21492*/
/*21426*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*21428*/             OPC_CheckPredicate, 39, // Predicate_post_truncst
/*21430*/             OPC_Scope, 29, /*->21461*/ // 2 children in Scope
/*21432*/               OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*21434*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21436*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21439*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21442*/               OPC_EmitMergeInputChains1_0,
/*21443*/               OPC_EmitInteger, MVT::i32, 14, 
/*21446*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21449*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                        // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                        // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21461*/             /*Scope*/ 29, /*->21491*/
/*21462*/               OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*21464*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21466*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21469*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21472*/               OPC_EmitMergeInputChains1_0,
/*21473*/               OPC_EmitInteger, MVT::i32, 14, 
/*21476*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21479*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                        // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                        // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21491*/             0, /*End of Scope*/
/*21492*/           0, /*End of Scope*/
/*21493*/         /*Scope*/ 19|128,3/*403*/, /*->21898*/
/*21495*/           OPC_CheckChild2Type, MVT::i32,
/*21497*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21499*/           OPC_Scope, 25, /*->21526*/ // 6 children in Scope
/*21501*/             OPC_CheckPredicate, 44, // Predicate_store
/*21503*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21505*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21508*/             OPC_EmitMergeInputChains1_0,
/*21509*/             OPC_EmitInteger, MVT::i32, 14, 
/*21512*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21515*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*21526*/           /*Scope*/ 27, /*->21554*/
/*21527*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21529*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21531*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21533*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21536*/             OPC_EmitMergeInputChains1_0,
/*21537*/             OPC_EmitInteger, MVT::i32, 14, 
/*21540*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21543*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*21554*/           /*Scope*/ 50, /*->21605*/
/*21555*/             OPC_CheckPredicate, 44, // Predicate_store
/*21557*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21559*/             OPC_Scope, 21, /*->21582*/ // 2 children in Scope
/*21561*/               OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*21564*/               OPC_EmitMergeInputChains1_0,
/*21565*/               OPC_EmitInteger, MVT::i32, 14, 
/*21568*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21571*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*21582*/             /*Scope*/ 21, /*->21604*/
/*21583*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*21586*/               OPC_EmitMergeInputChains1_0,
/*21587*/               OPC_EmitInteger, MVT::i32, 14, 
/*21590*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21593*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*21604*/             0, /*End of Scope*/
/*21605*/           /*Scope*/ 106, /*->21712*/
/*21606*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21608*/             OPC_Scope, 50, /*->21660*/ // 2 children in Scope
/*21610*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21612*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21614*/               OPC_Scope, 21, /*->21637*/ // 2 children in Scope
/*21616*/                 OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*21619*/                 OPC_EmitMergeInputChains1_0,
/*21620*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21623*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21626*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*21637*/               /*Scope*/ 21, /*->21659*/
/*21638*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*21641*/                 OPC_EmitMergeInputChains1_0,
/*21642*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21645*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21648*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*21659*/               0, /*End of Scope*/
/*21660*/             /*Scope*/ 50, /*->21711*/
/*21661*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21663*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21665*/               OPC_Scope, 21, /*->21688*/ // 2 children in Scope
/*21667*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*21670*/                 OPC_EmitMergeInputChains1_0,
/*21671*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21674*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21677*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*21688*/               /*Scope*/ 21, /*->21710*/
/*21689*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*21692*/                 OPC_EmitMergeInputChains1_0,
/*21693*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21696*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21699*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*21710*/               0, /*End of Scope*/
/*21711*/             0, /*End of Scope*/
/*21712*/           /*Scope*/ 77, /*->21790*/
/*21713*/             OPC_CheckPredicate, 44, // Predicate_store
/*21715*/             OPC_Scope, 23, /*->21740*/ // 2 children in Scope
/*21717*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21719*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*21722*/               OPC_EmitMergeInputChains1_0,
/*21723*/               OPC_EmitInteger, MVT::i32, 14, 
/*21726*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21729*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*21740*/             /*Scope*/ 48, /*->21789*/
/*21741*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21743*/               OPC_Scope, 21, /*->21766*/ // 2 children in Scope
/*21745*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21748*/                 OPC_EmitMergeInputChains1_0,
/*21749*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21752*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21755*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21766*/               /*Scope*/ 21, /*->21788*/
/*21767*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21770*/                 OPC_EmitMergeInputChains1_0,
/*21771*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21774*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21777*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21788*/               0, /*End of Scope*/
/*21789*/             0, /*End of Scope*/
/*21790*/           /*Scope*/ 106, /*->21897*/
/*21791*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21793*/             OPC_Scope, 50, /*->21845*/ // 2 children in Scope
/*21795*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21797*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21799*/               OPC_Scope, 21, /*->21822*/ // 2 children in Scope
/*21801*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21804*/                 OPC_EmitMergeInputChains1_0,
/*21805*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21808*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21811*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21822*/               /*Scope*/ 21, /*->21844*/
/*21823*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21826*/                 OPC_EmitMergeInputChains1_0,
/*21827*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21830*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21833*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21844*/               0, /*End of Scope*/
/*21845*/             /*Scope*/ 50, /*->21896*/
/*21846*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21848*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21850*/               OPC_Scope, 21, /*->21873*/ // 2 children in Scope
/*21852*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21855*/                 OPC_EmitMergeInputChains1_0,
/*21856*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21859*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21862*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21873*/               /*Scope*/ 21, /*->21895*/
/*21874*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21877*/                 OPC_EmitMergeInputChains1_0,
/*21878*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21881*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21884*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21895*/               0, /*End of Scope*/
/*21896*/             0, /*End of Scope*/
/*21897*/           0, /*End of Scope*/
/*21898*/         /*Scope*/ 116|128,1/*244*/, /*->22144*/
/*21900*/           OPC_RecordChild3, // #3 = $offset
/*21901*/           OPC_CheckChild3Type, MVT::i32,
/*21903*/           OPC_CheckType, MVT::i32,
/*21905*/           OPC_Scope, 56, /*->21963*/ // 4 children in Scope
/*21907*/             OPC_CheckPredicate, 42, // Predicate_istore
/*21909*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*21911*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21913*/             OPC_Scope, 23, /*->21938*/ // 2 children in Scope
/*21915*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21918*/               OPC_EmitMergeInputChains1_0,
/*21919*/               OPC_EmitInteger, MVT::i32, 14, 
/*21922*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21925*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21938*/             /*Scope*/ 23, /*->21962*/
/*21939*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*21942*/               OPC_EmitMergeInputChains1_0,
/*21943*/               OPC_EmitInteger, MVT::i32, 14, 
/*21946*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21949*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*21962*/             0, /*End of Scope*/
/*21963*/           /*Scope*/ 89, /*->22053*/
/*21964*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*21966*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*21968*/             OPC_Scope, 54, /*->22024*/ // 2 children in Scope
/*21970*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*21972*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21974*/               OPC_Scope, 23, /*->21999*/ // 2 children in Scope
/*21976*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21979*/                 OPC_EmitMergeInputChains1_0,
/*21980*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21983*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21986*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21999*/               /*Scope*/ 23, /*->22023*/
/*22000*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22003*/                 OPC_EmitMergeInputChains1_0,
/*22004*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22007*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22010*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22023*/               0, /*End of Scope*/
/*22024*/             /*Scope*/ 27, /*->22052*/
/*22025*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*22027*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22029*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*22032*/               OPC_EmitMergeInputChains1_0,
/*22033*/               OPC_EmitInteger, MVT::i32, 14, 
/*22036*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22039*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22052*/             0, /*End of Scope*/
/*22053*/           /*Scope*/ 28, /*->22082*/
/*22054*/             OPC_CheckPredicate, 42, // Predicate_istore
/*22056*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*22058*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22060*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22063*/             OPC_EmitMergeInputChains1_0,
/*22064*/             OPC_EmitInteger, MVT::i32, 14, 
/*22067*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22070*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22082*/           /*Scope*/ 60, /*->22143*/
/*22083*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22085*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*22087*/             OPC_Scope, 26, /*->22115*/ // 2 children in Scope
/*22089*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*22091*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22093*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22096*/               OPC_EmitMergeInputChains1_0,
/*22097*/               OPC_EmitInteger, MVT::i32, 14, 
/*22100*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22103*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22115*/             /*Scope*/ 26, /*->22142*/
/*22116*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*22118*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22120*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22123*/               OPC_EmitMergeInputChains1_0,
/*22124*/               OPC_EmitInteger, MVT::i32, 14, 
/*22127*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22130*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22142*/             0, /*End of Scope*/
/*22143*/           0, /*End of Scope*/
/*22144*/         0, /*End of Scope*/
/*22145*/       /*Scope*/ 115, /*->22261*/
/*22146*/         OPC_CheckChild1Type, MVT::f64,
/*22148*/         OPC_RecordChild2, // #2 = $addr
/*22149*/         OPC_CheckChild2Type, MVT::i32,
/*22151*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22153*/         OPC_CheckPredicate, 44, // Predicate_store
/*22155*/         OPC_Scope, 25, /*->22182*/ // 4 children in Scope
/*22157*/           OPC_CheckPredicate, 50, // Predicate_alignedstore32
/*22159*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22161*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22164*/           OPC_EmitMergeInputChains1_0,
/*22165*/           OPC_EmitInteger, MVT::i32, 14, 
/*22168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22182*/         /*Scope*/ 25, /*->22208*/
/*22183*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22185*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22187*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22190*/           OPC_EmitMergeInputChains1_0,
/*22191*/           OPC_EmitInteger, MVT::i32, 14, 
/*22194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*22208*/         /*Scope*/ 25, /*->22234*/
/*22209*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22211*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22213*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22216*/           OPC_EmitMergeInputChains1_0,
/*22217*/           OPC_EmitInteger, MVT::i32, 14, 
/*22220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*22234*/         /*Scope*/ 25, /*->22260*/
/*22235*/           OPC_CheckPredicate, 53, // Predicate_non_word_alignedstore
/*22237*/           OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*22239*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22242*/           OPC_EmitMergeInputChains1_0,
/*22243*/           OPC_EmitInteger, MVT::i32, 14, 
/*22246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22249*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*22260*/         0, /*End of Scope*/
/*22261*/       /*Scope*/ 32, /*->22294*/
/*22262*/         OPC_CheckChild1Type, MVT::f32,
/*22264*/         OPC_RecordChild2, // #2 = $addr
/*22265*/         OPC_CheckChild2Type, MVT::i32,
/*22267*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22269*/         OPC_CheckPredicate, 44, // Predicate_store
/*22271*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22273*/         OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22276*/         OPC_EmitMergeInputChains1_0,
/*22277*/         OPC_EmitInteger, MVT::i32, 14, 
/*22280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22283*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22294*/       /*Scope*/ 5|128,1/*133*/, /*->22429*/
/*22296*/         OPC_CheckChild1Type, MVT::v2f64,
/*22298*/         OPC_RecordChild2, // #2 = $addr
/*22299*/         OPC_CheckChild2Type, MVT::i32,
/*22301*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22303*/         OPC_CheckPredicate, 44, // Predicate_store
/*22305*/         OPC_Scope, 23, /*->22330*/ // 5 children in Scope
/*22307*/           OPC_CheckPredicate, 54, // Predicate_dword_alignedstore
/*22309*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22312*/           OPC_EmitMergeInputChains1_0,
/*22313*/           OPC_EmitInteger, MVT::i32, 14, 
/*22316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22319*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22330*/         /*Scope*/ 25, /*->22356*/
/*22331*/           OPC_CheckPredicate, 55, // Predicate_word_alignedstore
/*22333*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22335*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22338*/           OPC_EmitMergeInputChains1_0,
/*22339*/           OPC_EmitInteger, MVT::i32, 14, 
/*22342*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22345*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22356*/         /*Scope*/ 25, /*->22382*/
/*22357*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22359*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22361*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22364*/           OPC_EmitMergeInputChains1_0,
/*22365*/           OPC_EmitInteger, MVT::i32, 14, 
/*22368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22371*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22382*/         /*Scope*/ 25, /*->22408*/
/*22383*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22385*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*22387*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22390*/           OPC_EmitMergeInputChains1_0,
/*22391*/           OPC_EmitInteger, MVT::i32, 14, 
/*22394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22397*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22408*/         /*Scope*/ 19, /*->22428*/
/*22409*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22411*/           OPC_EmitMergeInputChains1_0,
/*22412*/           OPC_EmitInteger, MVT::i32, 14, 
/*22415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22418*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*22428*/         0, /*End of Scope*/
/*22429*/       0, /*End of Scope*/
/*22430*/     0, /*End of Scope*/
/*22431*/   /*SwitchOpcode*/ 122|128,7/*1018*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->23453
/*22435*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*22436*/     OPC_Scope, 119, /*->22557*/ // 14 children in Scope
/*22438*/       OPC_CheckChild1Integer, 74|128,1/*202*/, 
/*22441*/       OPC_RecordChild2, // #1 = $cop
/*22442*/       OPC_MoveChild, 2,
/*22444*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22447*/       OPC_MoveParent,
/*22448*/       OPC_RecordChild3, // #2 = $opc1
/*22449*/       OPC_MoveChild, 3,
/*22451*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22454*/       OPC_MoveParent,
/*22455*/       OPC_RecordChild4, // #3 = $CRd
/*22456*/       OPC_MoveChild, 4,
/*22458*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22461*/       OPC_MoveParent,
/*22462*/       OPC_RecordChild5, // #4 = $CRn
/*22463*/       OPC_MoveChild, 5,
/*22465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22468*/       OPC_MoveParent,
/*22469*/       OPC_RecordChild6, // #5 = $CRm
/*22470*/       OPC_MoveChild, 6,
/*22472*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22475*/       OPC_MoveParent,
/*22476*/       OPC_RecordChild7, // #6 = $opc2
/*22477*/       OPC_MoveChild, 7,
/*22479*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22482*/       OPC_MoveParent,
/*22483*/       OPC_Scope, 35, /*->22520*/ // 2 children in Scope
/*22485*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*22487*/         OPC_EmitMergeInputChains1_0,
/*22488*/         OPC_EmitConvertToTarget, 1,
/*22490*/         OPC_EmitConvertToTarget, 2,
/*22492*/         OPC_EmitConvertToTarget, 3,
/*22494*/         OPC_EmitConvertToTarget, 4,
/*22496*/         OPC_EmitConvertToTarget, 5,
/*22498*/         OPC_EmitConvertToTarget, 6,
/*22500*/         OPC_EmitInteger, MVT::i32, 14, 
/*22503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 202:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22520*/       /*Scope*/ 35, /*->22556*/
/*22521*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22523*/         OPC_EmitMergeInputChains1_0,
/*22524*/         OPC_EmitConvertToTarget, 1,
/*22526*/         OPC_EmitConvertToTarget, 2,
/*22528*/         OPC_EmitConvertToTarget, 3,
/*22530*/         OPC_EmitConvertToTarget, 4,
/*22532*/         OPC_EmitConvertToTarget, 5,
/*22534*/         OPC_EmitConvertToTarget, 6,
/*22536*/         OPC_EmitInteger, MVT::i32, 14, 
/*22539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 202:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22556*/       0, /*End of Scope*/
/*22557*/     /*Scope*/ 111, /*->22669*/
/*22558*/       OPC_CheckChild1Integer, 75|128,1/*203*/, 
/*22561*/       OPC_RecordChild2, // #1 = $cop
/*22562*/       OPC_MoveChild, 2,
/*22564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22567*/       OPC_MoveParent,
/*22568*/       OPC_RecordChild3, // #2 = $opc1
/*22569*/       OPC_MoveChild, 3,
/*22571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22574*/       OPC_MoveParent,
/*22575*/       OPC_RecordChild4, // #3 = $CRd
/*22576*/       OPC_MoveChild, 4,
/*22578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22581*/       OPC_MoveParent,
/*22582*/       OPC_RecordChild5, // #4 = $CRn
/*22583*/       OPC_MoveChild, 5,
/*22585*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22588*/       OPC_MoveParent,
/*22589*/       OPC_RecordChild6, // #5 = $CRm
/*22590*/       OPC_MoveChild, 6,
/*22592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22595*/       OPC_MoveParent,
/*22596*/       OPC_RecordChild7, // #6 = $opc2
/*22597*/       OPC_MoveChild, 7,
/*22599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22602*/       OPC_MoveParent,
/*22603*/       OPC_Scope, 27, /*->22632*/ // 2 children in Scope
/*22605*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*22607*/         OPC_EmitMergeInputChains1_0,
/*22608*/         OPC_EmitConvertToTarget, 1,
/*22610*/         OPC_EmitConvertToTarget, 2,
/*22612*/         OPC_EmitConvertToTarget, 3,
/*22614*/         OPC_EmitConvertToTarget, 4,
/*22616*/         OPC_EmitConvertToTarget, 5,
/*22618*/         OPC_EmitConvertToTarget, 6,
/*22620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 203:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22632*/       /*Scope*/ 35, /*->22668*/
/*22633*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22635*/         OPC_EmitMergeInputChains1_0,
/*22636*/         OPC_EmitConvertToTarget, 1,
/*22638*/         OPC_EmitConvertToTarget, 2,
/*22640*/         OPC_EmitConvertToTarget, 3,
/*22642*/         OPC_EmitConvertToTarget, 4,
/*22644*/         OPC_EmitConvertToTarget, 5,
/*22646*/         OPC_EmitConvertToTarget, 6,
/*22648*/         OPC_EmitInteger, MVT::i32, 14, 
/*22651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 203:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22668*/       0, /*End of Scope*/
/*22669*/     /*Scope*/ 109, /*->22779*/
/*22670*/       OPC_CheckChild1Integer, 93|128,1/*221*/, 
/*22673*/       OPC_RecordChild2, // #1 = $cop
/*22674*/       OPC_MoveChild, 2,
/*22676*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22679*/       OPC_MoveParent,
/*22680*/       OPC_RecordChild3, // #2 = $opc1
/*22681*/       OPC_MoveChild, 3,
/*22683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22686*/       OPC_MoveParent,
/*22687*/       OPC_RecordChild4, // #3 = $Rt
/*22688*/       OPC_RecordChild5, // #4 = $CRn
/*22689*/       OPC_MoveChild, 5,
/*22691*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22694*/       OPC_MoveParent,
/*22695*/       OPC_RecordChild6, // #5 = $CRm
/*22696*/       OPC_MoveChild, 6,
/*22698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22701*/       OPC_MoveParent,
/*22702*/       OPC_RecordChild7, // #6 = $opc2
/*22703*/       OPC_MoveChild, 7,
/*22705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22708*/       OPC_MoveParent,
/*22709*/       OPC_Scope, 33, /*->22744*/ // 2 children in Scope
/*22711*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22713*/         OPC_EmitMergeInputChains1_0,
/*22714*/         OPC_EmitConvertToTarget, 1,
/*22716*/         OPC_EmitConvertToTarget, 2,
/*22718*/         OPC_EmitConvertToTarget, 4,
/*22720*/         OPC_EmitConvertToTarget, 5,
/*22722*/         OPC_EmitConvertToTarget, 6,
/*22724*/         OPC_EmitInteger, MVT::i32, 14, 
/*22727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 221:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22744*/       /*Scope*/ 33, /*->22778*/
/*22745*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22747*/         OPC_EmitMergeInputChains1_0,
/*22748*/         OPC_EmitConvertToTarget, 1,
/*22750*/         OPC_EmitConvertToTarget, 2,
/*22752*/         OPC_EmitConvertToTarget, 4,
/*22754*/         OPC_EmitConvertToTarget, 5,
/*22756*/         OPC_EmitConvertToTarget, 6,
/*22758*/         OPC_EmitInteger, MVT::i32, 14, 
/*22761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 221:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22778*/       0, /*End of Scope*/
/*22779*/     /*Scope*/ 101, /*->22881*/
/*22780*/       OPC_CheckChild1Integer, 94|128,1/*222*/, 
/*22783*/       OPC_RecordChild2, // #1 = $cop
/*22784*/       OPC_MoveChild, 2,
/*22786*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22789*/       OPC_MoveParent,
/*22790*/       OPC_RecordChild3, // #2 = $opc1
/*22791*/       OPC_MoveChild, 3,
/*22793*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22796*/       OPC_MoveParent,
/*22797*/       OPC_RecordChild4, // #3 = $Rt
/*22798*/       OPC_RecordChild5, // #4 = $CRn
/*22799*/       OPC_MoveChild, 5,
/*22801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22804*/       OPC_MoveParent,
/*22805*/       OPC_RecordChild6, // #5 = $CRm
/*22806*/       OPC_MoveChild, 6,
/*22808*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22811*/       OPC_MoveParent,
/*22812*/       OPC_RecordChild7, // #6 = $opc2
/*22813*/       OPC_MoveChild, 7,
/*22815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22818*/       OPC_MoveParent,
/*22819*/       OPC_Scope, 25, /*->22846*/ // 2 children in Scope
/*22821*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*22823*/         OPC_EmitMergeInputChains1_0,
/*22824*/         OPC_EmitConvertToTarget, 1,
/*22826*/         OPC_EmitConvertToTarget, 2,
/*22828*/         OPC_EmitConvertToTarget, 4,
/*22830*/         OPC_EmitConvertToTarget, 5,
/*22832*/         OPC_EmitConvertToTarget, 6,
/*22834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22846*/       /*Scope*/ 33, /*->22880*/
/*22847*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22849*/         OPC_EmitMergeInputChains1_0,
/*22850*/         OPC_EmitConvertToTarget, 1,
/*22852*/         OPC_EmitConvertToTarget, 2,
/*22854*/         OPC_EmitConvertToTarget, 4,
/*22856*/         OPC_EmitConvertToTarget, 5,
/*22858*/         OPC_EmitConvertToTarget, 6,
/*22860*/         OPC_EmitInteger, MVT::i32, 14, 
/*22863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22880*/       0, /*End of Scope*/
/*22881*/     /*Scope*/ 86, /*->22968*/
/*22882*/       OPC_CheckChild1Integer, 95|128,1/*223*/, 
/*22885*/       OPC_RecordChild2, // #1 = $cop
/*22886*/       OPC_MoveChild, 2,
/*22888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22891*/       OPC_MoveParent,
/*22892*/       OPC_RecordChild3, // #2 = $opc1
/*22893*/       OPC_MoveChild, 3,
/*22895*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22898*/       OPC_MoveParent,
/*22899*/       OPC_RecordChild4, // #3 = $Rt
/*22900*/       OPC_RecordChild5, // #4 = $Rt2
/*22901*/       OPC_RecordChild6, // #5 = $CRm
/*22902*/       OPC_MoveChild, 6,
/*22904*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22907*/       OPC_MoveParent,
/*22908*/       OPC_Scope, 28, /*->22938*/ // 2 children in Scope
/*22910*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22912*/         OPC_EmitMergeInputChains1_0,
/*22913*/         OPC_EmitConvertToTarget, 1,
/*22915*/         OPC_EmitConvertToTarget, 2,
/*22917*/         OPC_EmitConvertToTarget, 5,
/*22919*/         OPC_EmitInteger, MVT::i32, 14, 
/*22922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22938*/       /*Scope*/ 28, /*->22967*/
/*22939*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22941*/         OPC_EmitMergeInputChains1_0,
/*22942*/         OPC_EmitConvertToTarget, 1,
/*22944*/         OPC_EmitConvertToTarget, 2,
/*22946*/         OPC_EmitConvertToTarget, 5,
/*22948*/         OPC_EmitInteger, MVT::i32, 14, 
/*22951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22967*/       0, /*End of Scope*/
/*22968*/     /*Scope*/ 78, /*->23047*/
/*22969*/       OPC_CheckChild1Integer, 96|128,1/*224*/, 
/*22972*/       OPC_RecordChild2, // #1 = $cop
/*22973*/       OPC_MoveChild, 2,
/*22975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22978*/       OPC_MoveParent,
/*22979*/       OPC_RecordChild3, // #2 = $opc1
/*22980*/       OPC_MoveChild, 3,
/*22982*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22985*/       OPC_MoveParent,
/*22986*/       OPC_RecordChild4, // #3 = $Rt
/*22987*/       OPC_RecordChild5, // #4 = $Rt2
/*22988*/       OPC_RecordChild6, // #5 = $CRm
/*22989*/       OPC_MoveChild, 6,
/*22991*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22994*/       OPC_MoveParent,
/*22995*/       OPC_Scope, 20, /*->23017*/ // 2 children in Scope
/*22997*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*22999*/         OPC_EmitMergeInputChains1_0,
/*23000*/         OPC_EmitConvertToTarget, 1,
/*23002*/         OPC_EmitConvertToTarget, 2,
/*23004*/         OPC_EmitConvertToTarget, 5,
/*23006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*23017*/       /*Scope*/ 28, /*->23046*/
/*23018*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*23020*/         OPC_EmitMergeInputChains1_0,
/*23021*/         OPC_EmitConvertToTarget, 1,
/*23023*/         OPC_EmitConvertToTarget, 2,
/*23025*/         OPC_EmitConvertToTarget, 5,
/*23027*/         OPC_EmitInteger, MVT::i32, 14, 
/*23030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23033*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23046*/       0, /*End of Scope*/
/*23047*/     /*Scope*/ 83, /*->23131*/
/*23048*/       OPC_CheckChild1Integer, 87|128,1/*215*/, 
/*23051*/       OPC_RecordChild2, // #1 = $imm
/*23052*/       OPC_MoveChild, 2,
/*23054*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23057*/       OPC_Scope, 23, /*->23082*/ // 3 children in Scope
/*23059*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23061*/         OPC_MoveParent,
/*23062*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*23064*/         OPC_EmitMergeInputChains1_0,
/*23065*/         OPC_EmitConvertToTarget, 1,
/*23067*/         OPC_EmitInteger, MVT::i32, 14, 
/*23070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 215:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*23082*/       /*Scope*/ 23, /*->23106*/
/*23083*/         OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23085*/         OPC_MoveParent,
/*23086*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb()) && (Subtarget->hasV6MOps())
/*23088*/         OPC_EmitMergeInputChains1_0,
/*23089*/         OPC_EmitConvertToTarget, 1,
/*23091*/         OPC_EmitInteger, MVT::i32, 14, 
/*23094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 215:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*23106*/       /*Scope*/ 23, /*->23130*/
/*23107*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23109*/         OPC_MoveParent,
/*23110*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23112*/         OPC_EmitMergeInputChains1_0,
/*23113*/         OPC_EmitConvertToTarget, 1,
/*23115*/         OPC_EmitInteger, MVT::i32, 14, 
/*23118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 215:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*23130*/       0, /*End of Scope*/
/*23131*/     /*Scope*/ 56, /*->23188*/
/*23132*/       OPC_CheckChild1Integer, 83|128,1/*211*/, 
/*23135*/       OPC_RecordChild2, // #1 = $opt
/*23136*/       OPC_MoveChild, 2,
/*23138*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23141*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23143*/       OPC_MoveParent,
/*23144*/       OPC_Scope, 20, /*->23166*/ // 2 children in Scope
/*23146*/         OPC_CheckPatternPredicate, 22, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23148*/         OPC_EmitMergeInputChains1_0,
/*23149*/         OPC_EmitConvertToTarget, 1,
/*23151*/         OPC_EmitInteger, MVT::i32, 14, 
/*23154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 211:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*23166*/       /*Scope*/ 20, /*->23187*/
/*23167*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23169*/         OPC_EmitMergeInputChains1_0,
/*23170*/         OPC_EmitConvertToTarget, 1,
/*23172*/         OPC_EmitInteger, MVT::i32, 14, 
/*23175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 211:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*23187*/       0, /*End of Scope*/
/*23188*/     /*Scope*/ 59, /*->23248*/
/*23189*/       OPC_CheckChild1Integer, 106|128,2/*362*/, 
/*23192*/       OPC_RecordChild2, // #1 = $imm16
/*23193*/       OPC_MoveChild, 2,
/*23195*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23198*/       OPC_Scope, 15, /*->23215*/ // 3 children in Scope
/*23200*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23202*/         OPC_MoveParent,
/*23203*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23205*/         OPC_EmitMergeInputChains1_0,
/*23206*/         OPC_EmitConvertToTarget, 1,
/*23208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*23215*/       /*Scope*/ 15, /*->23231*/
/*23216*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*23218*/         OPC_MoveParent,
/*23219*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*23221*/         OPC_EmitMergeInputChains1_0,
/*23222*/         OPC_EmitConvertToTarget, 1,
/*23224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*23231*/       /*Scope*/ 15, /*->23247*/
/*23232*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23234*/         OPC_MoveParent,
/*23235*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23237*/         OPC_EmitMergeInputChains1_0,
/*23238*/         OPC_EmitConvertToTarget, 1,
/*23240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*23247*/       0, /*End of Scope*/
/*23248*/     /*Scope*/ 48, /*->23297*/
/*23249*/       OPC_CheckChild1Integer, 84|128,1/*212*/, 
/*23252*/       OPC_RecordChild2, // #1 = $opt
/*23253*/       OPC_MoveChild, 2,
/*23255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23258*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23260*/       OPC_MoveParent,
/*23261*/       OPC_Scope, 12, /*->23275*/ // 2 children in Scope
/*23263*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23265*/         OPC_EmitMergeInputChains1_0,
/*23266*/         OPC_EmitConvertToTarget, 1,
/*23268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*23275*/       /*Scope*/ 20, /*->23296*/
/*23276*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23278*/         OPC_EmitMergeInputChains1_0,
/*23279*/         OPC_EmitConvertToTarget, 1,
/*23281*/         OPC_EmitInteger, MVT::i32, 14, 
/*23284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*23296*/       0, /*End of Scope*/
/*23297*/     /*Scope*/ 48, /*->23346*/
/*23298*/       OPC_CheckChild1Integer, 85|128,1/*213*/, 
/*23301*/       OPC_RecordChild2, // #1 = $opt
/*23302*/       OPC_MoveChild, 2,
/*23304*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23307*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23309*/       OPC_MoveParent,
/*23310*/       OPC_Scope, 12, /*->23324*/ // 2 children in Scope
/*23312*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23314*/         OPC_EmitMergeInputChains1_0,
/*23315*/         OPC_EmitConvertToTarget, 1,
/*23317*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*23324*/       /*Scope*/ 20, /*->23345*/
/*23325*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23327*/         OPC_EmitMergeInputChains1_0,
/*23328*/         OPC_EmitConvertToTarget, 1,
/*23330*/         OPC_EmitInteger, MVT::i32, 14, 
/*23333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*23345*/       0, /*End of Scope*/
/*23346*/     /*Scope*/ 48, /*->23395*/
/*23347*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*23350*/       OPC_RecordChild2, // #1 = $opt
/*23351*/       OPC_MoveChild, 2,
/*23353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23356*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23358*/       OPC_MoveParent,
/*23359*/       OPC_Scope, 12, /*->23373*/ // 2 children in Scope
/*23361*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23363*/         OPC_EmitMergeInputChains1_0,
/*23364*/         OPC_EmitConvertToTarget, 1,
/*23366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*23373*/       /*Scope*/ 20, /*->23394*/
/*23374*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23376*/         OPC_EmitMergeInputChains1_0,
/*23377*/         OPC_EmitConvertToTarget, 1,
/*23379*/         OPC_EmitInteger, MVT::i32, 14, 
/*23382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*23394*/       0, /*End of Scope*/
/*23395*/     /*Scope*/ 33, /*->23429*/
/*23396*/       OPC_CheckChild1Integer, 76|128,1/*204*/, 
/*23399*/       OPC_Scope, 9, /*->23410*/ // 2 children in Scope
/*23401*/         OPC_CheckPatternPredicate, 22, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23403*/         OPC_EmitMergeInputChains1_0,
/*23404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 204:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*23410*/       /*Scope*/ 17, /*->23428*/
/*23411*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23413*/         OPC_EmitMergeInputChains1_0,
/*23414*/         OPC_EmitInteger, MVT::i32, 14, 
/*23417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 204:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*23428*/       0, /*End of Scope*/
/*23429*/     /*Scope*/ 22, /*->23452*/
/*23430*/       OPC_CheckChild1Integer, 99|128,2/*355*/, 
/*23433*/       OPC_RecordChild2, // #1 = $src
/*23434*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*23436*/       OPC_EmitMergeInputChains1_0,
/*23437*/       OPC_EmitInteger, MVT::i32, 14, 
/*23440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 355:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*23452*/     0, /*End of Scope*/
/*23453*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ARMISD::PRELOAD),// ->23864
/*23457*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*23458*/     OPC_Scope, 84|128,2/*340*/, /*->23801*/ // 2 children in Scope
/*23461*/       OPC_RecordChild1, // #1 = $shift
/*23462*/       OPC_CheckChild1Type, MVT::i32,
/*23464*/       OPC_Scope, 19|128,1/*147*/, /*->23614*/ // 2 children in Scope
/*23467*/         OPC_CheckChild2Integer, 1, 
/*23469*/         OPC_CheckChild2Type, MVT::i32,
/*23471*/         OPC_Scope, 33, /*->23506*/ // 2 children in Scope
/*23473*/           OPC_CheckChild3Integer, 1, 
/*23475*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23477*/           OPC_Scope, 13, /*->23492*/ // 2 children in Scope
/*23479*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23482*/             OPC_EmitMergeInputChains1_0,
/*23483*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*23492*/           /*Scope*/ 12, /*->23505*/
/*23493*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23496*/             OPC_EmitMergeInputChains1_0,
/*23497*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*23505*/           0, /*End of Scope*/
/*23506*/         /*Scope*/ 106, /*->23613*/
/*23507*/           OPC_CheckChild3Integer, 0, 
/*23509*/           OPC_Scope, 15, /*->23526*/ // 4 children in Scope
/*23511*/             OPC_CheckPatternPredicate, 22, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23513*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23516*/             OPC_EmitMergeInputChains1_0,
/*23517*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*23526*/           /*Scope*/ 23, /*->23550*/
/*23527*/             OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23529*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23532*/             OPC_EmitMergeInputChains1_0,
/*23533*/             OPC_EmitInteger, MVT::i32, 14, 
/*23536*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23539*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*23550*/           /*Scope*/ 14, /*->23565*/
/*23551*/             OPC_CheckPatternPredicate, 22, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23553*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23556*/             OPC_EmitMergeInputChains1_0,
/*23557*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*23565*/           /*Scope*/ 46, /*->23612*/
/*23566*/             OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23568*/             OPC_Scope, 20, /*->23590*/ // 2 children in Scope
/*23570*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23573*/               OPC_EmitMergeInputChains1_0,
/*23574*/               OPC_EmitInteger, MVT::i32, 14, 
/*23577*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23580*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*23590*/             /*Scope*/ 20, /*->23611*/
/*23591*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23594*/               OPC_EmitMergeInputChains1_0,
/*23595*/               OPC_EmitInteger, MVT::i32, 14, 
/*23598*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23601*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*23611*/             0, /*End of Scope*/
/*23612*/           0, /*End of Scope*/
/*23613*/         0, /*End of Scope*/
/*23614*/       /*Scope*/ 56|128,1/*184*/, /*->23800*/
/*23616*/         OPC_CheckChild2Integer, 0, 
/*23618*/         OPC_CheckChild2Type, MVT::i32,
/*23620*/         OPC_Scope, 106, /*->23728*/ // 2 children in Scope
/*23622*/           OPC_CheckChild3Integer, 1, 
/*23624*/           OPC_Scope, 15, /*->23641*/ // 4 children in Scope
/*23626*/             OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23628*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23631*/             OPC_EmitMergeInputChains1_0,
/*23632*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*23641*/           /*Scope*/ 23, /*->23665*/
/*23642*/             OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23644*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23647*/             OPC_EmitMergeInputChains1_0,
/*23648*/             OPC_EmitInteger, MVT::i32, 14, 
/*23651*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23654*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*23665*/           /*Scope*/ 14, /*->23680*/
/*23666*/             OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23668*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23671*/             OPC_EmitMergeInputChains1_0,
/*23672*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*23680*/           /*Scope*/ 46, /*->23727*/
/*23681*/             OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23683*/             OPC_Scope, 20, /*->23705*/ // 2 children in Scope
/*23685*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23688*/               OPC_EmitMergeInputChains1_0,
/*23689*/               OPC_EmitInteger, MVT::i32, 14, 
/*23692*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23695*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*23705*/             /*Scope*/ 20, /*->23726*/
/*23706*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23709*/               OPC_EmitMergeInputChains1_0,
/*23710*/               OPC_EmitInteger, MVT::i32, 14, 
/*23713*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23716*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*23726*/             0, /*End of Scope*/
/*23727*/           0, /*End of Scope*/
/*23728*/         /*Scope*/ 70, /*->23799*/
/*23729*/           OPC_CheckChild3Integer, 0, 
/*23731*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23733*/           OPC_Scope, 21, /*->23756*/ // 3 children in Scope
/*23735*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23738*/             OPC_EmitMergeInputChains1_0,
/*23739*/             OPC_EmitInteger, MVT::i32, 14, 
/*23742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23745*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*23756*/           /*Scope*/ 20, /*->23777*/
/*23757*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23760*/             OPC_EmitMergeInputChains1_0,
/*23761*/             OPC_EmitInteger, MVT::i32, 14, 
/*23764*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23767*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*23777*/           /*Scope*/ 20, /*->23798*/
/*23778*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23781*/             OPC_EmitMergeInputChains1_0,
/*23782*/             OPC_EmitInteger, MVT::i32, 14, 
/*23785*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23788*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*23798*/           0, /*End of Scope*/
/*23799*/         0, /*End of Scope*/
/*23800*/       0, /*End of Scope*/
/*23801*/     /*Scope*/ 61, /*->23863*/
/*23802*/       OPC_MoveChild, 1,
/*23804*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*23807*/       OPC_RecordChild0, // #1 = $addr
/*23808*/       OPC_MoveChild, 0,
/*23810*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*23813*/       OPC_MoveParent,
/*23814*/       OPC_MoveParent,
/*23815*/       OPC_CheckChild2Integer, 0, 
/*23817*/       OPC_CheckChild2Type, MVT::i32,
/*23819*/       OPC_Scope, 20, /*->23841*/ // 2 children in Scope
/*23821*/         OPC_CheckChild3Integer, 0, 
/*23823*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23825*/         OPC_EmitMergeInputChains1_0,
/*23826*/         OPC_EmitInteger, MVT::i32, 14, 
/*23829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*23841*/       /*Scope*/ 20, /*->23862*/
/*23842*/         OPC_CheckChild3Integer, 1, 
/*23844*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23846*/         OPC_EmitMergeInputChains1_0,
/*23847*/         OPC_EmitInteger, MVT::i32, 14, 
/*23850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*23862*/       0, /*End of Scope*/
/*23863*/     0, /*End of Scope*/
/*23864*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::BR_JT),// ->24015
/*23868*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*23869*/     OPC_Scope, 93, /*->23964*/ // 2 children in Scope
/*23871*/       OPC_MoveChild, 1,
/*23873*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::LOAD),// ->23926
/*23877*/         OPC_RecordMemRef,
/*23878*/         OPC_RecordNode, // #1 = 'ld' chained node
/*23879*/         OPC_CheckFoldableChainNode,
/*23880*/         OPC_RecordChild1, // #2 = $target
/*23881*/         OPC_CheckChild1Type, MVT::i32,
/*23883*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*23885*/         OPC_CheckPredicate, 60, // Predicate_load
/*23887*/         OPC_CheckType, MVT::i32,
/*23889*/         OPC_MoveParent,
/*23890*/         OPC_RecordChild2, // #3 = $jt
/*23891*/         OPC_MoveChild, 2,
/*23893*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23896*/         OPC_MoveParent,
/*23897*/         OPC_RecordChild3, // #4 = $id
/*23898*/         OPC_MoveChild, 3,
/*23900*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23903*/         OPC_MoveParent,
/*23904*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23906*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*23909*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*23913*/         OPC_EmitConvertToTarget, 4,
/*23915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23926*/       /*SwitchOpcode*/ 34, TARGET_VAL(ISD::ADD),// ->23963
/*23929*/         OPC_RecordChild0, // #1 = $target
/*23930*/         OPC_RecordChild1, // #2 = $idx
/*23931*/         OPC_CheckType, MVT::i32,
/*23933*/         OPC_MoveParent,
/*23934*/         OPC_RecordChild2, // #3 = $jt
/*23935*/         OPC_MoveChild, 2,
/*23937*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23940*/         OPC_MoveParent,
/*23941*/         OPC_RecordChild3, // #4 = $id
/*23942*/         OPC_MoveChild, 3,
/*23944*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23947*/         OPC_MoveParent,
/*23948*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23950*/         OPC_EmitMergeInputChains1_0,
/*23951*/         OPC_EmitConvertToTarget, 4,
/*23953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
/*23963*/       0, // EndSwitchOpcode
/*23964*/     /*Scope*/ 49, /*->24014*/
/*23965*/       OPC_RecordChild1, // #1 = $target
/*23966*/       OPC_CheckChild1Type, MVT::i32,
/*23968*/       OPC_RecordChild2, // #2 = $jt
/*23969*/       OPC_MoveChild, 2,
/*23971*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23974*/       OPC_MoveParent,
/*23975*/       OPC_RecordChild3, // #3 = $id
/*23976*/       OPC_MoveChild, 3,
/*23978*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23981*/       OPC_MoveParent,
/*23982*/       OPC_Scope, 14, /*->23998*/ // 2 children in Scope
/*23984*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23986*/         OPC_EmitMergeInputChains1_0,
/*23987*/         OPC_EmitConvertToTarget, 3,
/*23989*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23998*/       /*Scope*/ 14, /*->24013*/
/*23999*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24001*/         OPC_EmitMergeInputChains1_0,
/*24002*/         OPC_EmitConvertToTarget, 3,
/*24004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*24013*/       0, /*End of Scope*/
/*24014*/     0, /*End of Scope*/
/*24015*/   /*SwitchOpcode*/ 23|128,11/*1431*/, TARGET_VAL(ARMISD::CMPZ),// ->25450
/*24019*/     OPC_Scope, 0|128,1/*128*/, /*->24150*/ // 12 children in Scope
/*24022*/       OPC_MoveChild, 0,
/*24024*/       OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::AND),// ->24087
/*24028*/         OPC_RecordChild0, // #0 = $Rn
/*24029*/         OPC_RecordChild1, // #1 = $shift
/*24030*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24032*/         OPC_CheckType, MVT::i32,
/*24034*/         OPC_MoveParent,
/*24035*/         OPC_CheckChild1Integer, 0, 
/*24037*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24039*/         OPC_Scope, 22, /*->24063*/ // 2 children in Scope
/*24041*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24044*/           OPC_EmitInteger, MVT::i32, 14, 
/*24047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24063*/         /*Scope*/ 22, /*->24086*/
/*24064*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24067*/           OPC_EmitInteger, MVT::i32, 14, 
/*24070*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24073*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24086*/         0, /*End of Scope*/
/*24087*/       /*SwitchOpcode*/ 59, TARGET_VAL(ISD::XOR),// ->24149
/*24090*/         OPC_RecordChild0, // #0 = $Rn
/*24091*/         OPC_RecordChild1, // #1 = $shift
/*24092*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24094*/         OPC_CheckType, MVT::i32,
/*24096*/         OPC_MoveParent,
/*24097*/         OPC_CheckChild1Integer, 0, 
/*24099*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24101*/         OPC_Scope, 22, /*->24125*/ // 2 children in Scope
/*24103*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24106*/           OPC_EmitInteger, MVT::i32, 14, 
/*24109*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24112*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24125*/         /*Scope*/ 22, /*->24148*/
/*24126*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24129*/           OPC_EmitInteger, MVT::i32, 14, 
/*24132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24135*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24148*/         0, /*End of Scope*/
/*24149*/       0, // EndSwitchOpcode
/*24150*/     /*Scope*/ 36, /*->24187*/
/*24151*/       OPC_RecordChild0, // #0 = $Rn
/*24152*/       OPC_CheckChild0Type, MVT::i32,
/*24154*/       OPC_MoveChild, 1,
/*24156*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24159*/       OPC_CheckChild0Integer, 0, 
/*24161*/       OPC_RecordChild1, // #1 = $shift
/*24162*/       OPC_MoveParent,
/*24163*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24165*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24168*/       OPC_EmitInteger, MVT::i32, 14, 
/*24171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24187*/     /*Scope*/ 2|128,2/*258*/, /*->24447*/
/*24189*/       OPC_MoveChild, 0,
/*24191*/       OPC_SwitchOpcode /*3 cases */, 31, TARGET_VAL(ISD::SUB),// ->24226
/*24195*/         OPC_CheckChild0Integer, 0, 
/*24197*/         OPC_RecordChild1, // #0 = $shift
/*24198*/         OPC_CheckType, MVT::i32,
/*24200*/         OPC_MoveParent,
/*24201*/         OPC_RecordChild1, // #1 = $Rn
/*24202*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24204*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24207*/         OPC_EmitInteger, MVT::i32, 14, 
/*24210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24226*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::AND),// ->24336
/*24229*/         OPC_RecordChild0, // #0 = $Rn
/*24230*/         OPC_RecordChild1, // #1 = $shift
/*24231*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24233*/         OPC_CheckType, MVT::i32,
/*24235*/         OPC_MoveParent,
/*24236*/         OPC_CheckChild1Integer, 0, 
/*24238*/         OPC_Scope, 23, /*->24263*/ // 4 children in Scope
/*24240*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24242*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24245*/           OPC_EmitInteger, MVT::i32, 14, 
/*24248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24263*/         /*Scope*/ 23, /*->24287*/
/*24264*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24266*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24269*/           OPC_EmitInteger, MVT::i32, 14, 
/*24272*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24275*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24287*/         /*Scope*/ 23, /*->24311*/
/*24288*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24290*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24293*/           OPC_EmitInteger, MVT::i32, 14, 
/*24296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24299*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24311*/         /*Scope*/ 23, /*->24335*/
/*24312*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24314*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24317*/           OPC_EmitInteger, MVT::i32, 14, 
/*24320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24335*/         0, /*End of Scope*/
/*24336*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::XOR),// ->24446
/*24339*/         OPC_RecordChild0, // #0 = $Rn
/*24340*/         OPC_RecordChild1, // #1 = $shift
/*24341*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24343*/         OPC_CheckType, MVT::i32,
/*24345*/         OPC_MoveParent,
/*24346*/         OPC_CheckChild1Integer, 0, 
/*24348*/         OPC_Scope, 23, /*->24373*/ // 4 children in Scope
/*24350*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24352*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24355*/           OPC_EmitInteger, MVT::i32, 14, 
/*24358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24361*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24373*/         /*Scope*/ 23, /*->24397*/
/*24374*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24376*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24379*/           OPC_EmitInteger, MVT::i32, 14, 
/*24382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24385*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24397*/         /*Scope*/ 23, /*->24421*/
/*24398*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24400*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24403*/           OPC_EmitInteger, MVT::i32, 14, 
/*24406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24421*/         /*Scope*/ 23, /*->24445*/
/*24422*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24424*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24427*/           OPC_EmitInteger, MVT::i32, 14, 
/*24430*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24433*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24445*/         0, /*End of Scope*/
/*24446*/       0, // EndSwitchOpcode
/*24447*/     /*Scope*/ 62, /*->24510*/
/*24448*/       OPC_RecordChild0, // #0 = $Rn
/*24449*/       OPC_CheckChild0Type, MVT::i32,
/*24451*/       OPC_MoveChild, 1,
/*24453*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24456*/       OPC_CheckChild0Integer, 0, 
/*24458*/       OPC_RecordChild1, // #1 = $shift
/*24459*/       OPC_MoveParent,
/*24460*/       OPC_Scope, 23, /*->24485*/ // 2 children in Scope
/*24462*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24464*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24467*/         OPC_EmitInteger, MVT::i32, 14, 
/*24470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24485*/       /*Scope*/ 23, /*->24509*/
/*24486*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24488*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24491*/         OPC_EmitInteger, MVT::i32, 14, 
/*24494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24497*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24509*/       0, /*End of Scope*/
/*24510*/     /*Scope*/ 88|128,1/*216*/, /*->24728*/
/*24512*/       OPC_MoveChild, 0,
/*24514*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::SUB),// ->24575
/*24518*/         OPC_CheckChild0Integer, 0, 
/*24520*/         OPC_RecordChild1, // #0 = $shift
/*24521*/         OPC_CheckType, MVT::i32,
/*24523*/         OPC_MoveParent,
/*24524*/         OPC_RecordChild1, // #1 = $Rn
/*24525*/         OPC_Scope, 23, /*->24550*/ // 2 children in Scope
/*24527*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24529*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24532*/           OPC_EmitInteger, MVT::i32, 14, 
/*24535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24550*/         /*Scope*/ 23, /*->24574*/
/*24551*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24553*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24556*/           OPC_EmitInteger, MVT::i32, 14, 
/*24559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24574*/         0, /*End of Scope*/
/*24575*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::AND),// ->24651
/*24578*/         OPC_RecordChild0, // #0 = $Rn
/*24579*/         OPC_RecordChild1, // #1 = $imm
/*24580*/         OPC_MoveChild, 1,
/*24582*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24585*/         OPC_Scope, 31, /*->24618*/ // 2 children in Scope
/*24587*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*24589*/           OPC_MoveParent,
/*24590*/           OPC_CheckPredicate, 61, // Predicate_and_su
/*24592*/           OPC_CheckType, MVT::i32,
/*24594*/           OPC_MoveParent,
/*24595*/           OPC_CheckChild1Integer, 0, 
/*24597*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24599*/           OPC_EmitConvertToTarget, 1,
/*24601*/           OPC_EmitInteger, MVT::i32, 14, 
/*24604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24618*/         /*Scope*/ 31, /*->24650*/
/*24619*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24621*/           OPC_MoveParent,
/*24622*/           OPC_CheckPredicate, 61, // Predicate_and_su
/*24624*/           OPC_CheckType, MVT::i32,
/*24626*/           OPC_MoveParent,
/*24627*/           OPC_CheckChild1Integer, 0, 
/*24629*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24631*/           OPC_EmitConvertToTarget, 1,
/*24633*/           OPC_EmitInteger, MVT::i32, 14, 
/*24636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24650*/         0, /*End of Scope*/
/*24651*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::XOR),// ->24727
/*24654*/         OPC_RecordChild0, // #0 = $Rn
/*24655*/         OPC_RecordChild1, // #1 = $imm
/*24656*/         OPC_MoveChild, 1,
/*24658*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24661*/         OPC_Scope, 31, /*->24694*/ // 2 children in Scope
/*24663*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*24665*/           OPC_MoveParent,
/*24666*/           OPC_CheckPredicate, 62, // Predicate_xor_su
/*24668*/           OPC_CheckType, MVT::i32,
/*24670*/           OPC_MoveParent,
/*24671*/           OPC_CheckChild1Integer, 0, 
/*24673*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24675*/           OPC_EmitConvertToTarget, 1,
/*24677*/           OPC_EmitInteger, MVT::i32, 14, 
/*24680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24683*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24694*/         /*Scope*/ 31, /*->24726*/
/*24695*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24697*/           OPC_MoveParent,
/*24698*/           OPC_CheckPredicate, 62, // Predicate_xor_su
/*24700*/           OPC_CheckType, MVT::i32,
/*24702*/           OPC_MoveParent,
/*24703*/           OPC_CheckChild1Integer, 0, 
/*24705*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24707*/           OPC_EmitConvertToTarget, 1,
/*24709*/           OPC_EmitInteger, MVT::i32, 14, 
/*24712*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24715*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24726*/         0, /*End of Scope*/
/*24727*/       0, // EndSwitchOpcode
/*24728*/     /*Scope*/ 76, /*->24805*/
/*24729*/       OPC_RecordChild0, // #0 = $src
/*24730*/       OPC_CheckChild0Type, MVT::i32,
/*24732*/       OPC_RecordChild1, // #1 = $rhs
/*24733*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24735*/       OPC_Scope, 22, /*->24759*/ // 3 children in Scope
/*24737*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24740*/         OPC_EmitInteger, MVT::i32, 14, 
/*24743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24759*/       /*Scope*/ 22, /*->24782*/
/*24760*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24763*/         OPC_EmitInteger, MVT::i32, 14, 
/*24766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24782*/       /*Scope*/ 21, /*->24804*/
/*24783*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*24786*/         OPC_EmitInteger, MVT::i32, 14, 
/*24789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24792*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24804*/       0, /*End of Scope*/
/*24805*/     /*Scope*/ 89, /*->24895*/
/*24806*/       OPC_MoveChild, 0,
/*24808*/       OPC_SwitchOpcode /*2 cases */, 51, TARGET_VAL(ISD::AND),// ->24863
/*24812*/         OPC_RecordChild0, // #0 = $Rn
/*24813*/         OPC_RecordChild1, // #1 = $Rm
/*24814*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24816*/         OPC_CheckType, MVT::i32,
/*24818*/         OPC_MoveParent,
/*24819*/         OPC_CheckChild1Integer, 0, 
/*24821*/         OPC_Scope, 19, /*->24842*/ // 2 children in Scope
/*24823*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24825*/           OPC_EmitInteger, MVT::i32, 14, 
/*24828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24842*/         /*Scope*/ 19, /*->24862*/
/*24843*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24845*/           OPC_EmitInteger, MVT::i32, 14, 
/*24848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24851*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24862*/         0, /*End of Scope*/
/*24863*/       /*SwitchOpcode*/ 28, TARGET_VAL(ISD::XOR),// ->24894
/*24866*/         OPC_RecordChild0, // #0 = $Rn
/*24867*/         OPC_RecordChild1, // #1 = $Rm
/*24868*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24870*/         OPC_CheckType, MVT::i32,
/*24872*/         OPC_MoveParent,
/*24873*/         OPC_CheckChild1Integer, 0, 
/*24875*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24877*/         OPC_EmitInteger, MVT::i32, 14, 
/*24880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24894*/       0, // EndSwitchOpcode
/*24895*/     /*Scope*/ 27, /*->24923*/
/*24896*/       OPC_RecordChild0, // #0 = $lhs
/*24897*/       OPC_CheckChild0Type, MVT::i32,
/*24899*/       OPC_RecordChild1, // #1 = $rhs
/*24900*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24902*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*24905*/       OPC_EmitInteger, MVT::i32, 14, 
/*24908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24923*/     /*Scope*/ 96, /*->25020*/
/*24924*/       OPC_MoveChild, 0,
/*24926*/       OPC_SwitchOpcode /*2 cases */, 43, TARGET_VAL(ISD::AND),// ->24973
/*24930*/         OPC_RecordChild0, // #0 = $Rn
/*24931*/         OPC_RecordChild1, // #1 = $Rm
/*24932*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24934*/         OPC_CheckType, MVT::i32,
/*24936*/         OPC_MoveParent,
/*24937*/         OPC_CheckChild1Integer, 0, 
/*24939*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24941*/         OPC_EmitInteger, MVT::i32, 14, 
/*24944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24947*/         OPC_Scope, 11, /*->24960*/ // 2 children in Scope
/*24949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24960*/         /*Scope*/ 11, /*->24972*/
/*24961*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24972*/         0, /*End of Scope*/
/*24973*/       /*SwitchOpcode*/ 43, TARGET_VAL(ISD::XOR),// ->25019
/*24976*/         OPC_RecordChild0, // #0 = $Rn
/*24977*/         OPC_RecordChild1, // #1 = $Rm
/*24978*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24980*/         OPC_CheckType, MVT::i32,
/*24982*/         OPC_MoveParent,
/*24983*/         OPC_CheckChild1Integer, 0, 
/*24985*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24987*/         OPC_EmitInteger, MVT::i32, 14, 
/*24990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24993*/         OPC_Scope, 11, /*->25006*/ // 2 children in Scope
/*24995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25006*/         /*Scope*/ 11, /*->25018*/
/*25007*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25018*/         0, /*End of Scope*/
/*25019*/       0, // EndSwitchOpcode
/*25020*/     /*Scope*/ 1|128,1/*129*/, /*->25151*/
/*25022*/       OPC_RecordChild0, // #0 = $rhs
/*25023*/       OPC_CheckChild0Type, MVT::i32,
/*25025*/       OPC_Scope, 51, /*->25078*/ // 2 children in Scope
/*25027*/         OPC_RecordChild1, // #1 = $src
/*25028*/         OPC_Scope, 23, /*->25053*/ // 2 children in Scope
/*25030*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25032*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*25035*/           OPC_EmitInteger, MVT::i32, 14, 
/*25038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25053*/         /*Scope*/ 23, /*->25077*/
/*25054*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25056*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25059*/           OPC_EmitInteger, MVT::i32, 14, 
/*25062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25065*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25077*/         0, /*End of Scope*/
/*25078*/       /*Scope*/ 71, /*->25150*/
/*25079*/         OPC_MoveChild, 1,
/*25081*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25084*/         OPC_CheckChild0Integer, 0, 
/*25086*/         OPC_RecordChild1, // #1 = $Rm
/*25087*/         OPC_MoveParent,
/*25088*/         OPC_Scope, 19, /*->25109*/ // 3 children in Scope
/*25090*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25092*/           OPC_EmitInteger, MVT::i32, 14, 
/*25095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25098*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25109*/         /*Scope*/ 19, /*->25129*/
/*25110*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25112*/           OPC_EmitInteger, MVT::i32, 14, 
/*25115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25129*/         /*Scope*/ 19, /*->25149*/
/*25130*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25132*/           OPC_EmitInteger, MVT::i32, 14, 
/*25135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25149*/         0, /*End of Scope*/
/*25150*/       0, /*End of Scope*/
/*25151*/     /*Scope*/ 74, /*->25226*/
/*25152*/       OPC_MoveChild, 0,
/*25154*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25157*/       OPC_CheckChild0Integer, 0, 
/*25159*/       OPC_RecordChild1, // #0 = $Rm
/*25160*/       OPC_CheckType, MVT::i32,
/*25162*/       OPC_MoveParent,
/*25163*/       OPC_RecordChild1, // #1 = $Rn
/*25164*/       OPC_Scope, 19, /*->25185*/ // 3 children in Scope
/*25166*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25168*/         OPC_EmitInteger, MVT::i32, 14, 
/*25171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25185*/       /*Scope*/ 19, /*->25205*/
/*25186*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25188*/         OPC_EmitInteger, MVT::i32, 14, 
/*25191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25205*/       /*Scope*/ 19, /*->25225*/
/*25206*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25208*/         OPC_EmitInteger, MVT::i32, 14, 
/*25211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25225*/       0, /*End of Scope*/
/*25226*/     /*Scope*/ 93|128,1/*221*/, /*->25449*/
/*25228*/       OPC_RecordChild0, // #0 = $src
/*25229*/       OPC_CheckChild0Type, MVT::i32,
/*25231*/       OPC_RecordChild1, // #1 = $imm
/*25232*/       OPC_Scope, 10|128,1/*138*/, /*->25373*/ // 4 children in Scope
/*25235*/         OPC_MoveChild, 1,
/*25237*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25240*/         OPC_Scope, 24, /*->25266*/ // 5 children in Scope
/*25242*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*25244*/           OPC_MoveParent,
/*25245*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25247*/           OPC_EmitConvertToTarget, 1,
/*25249*/           OPC_EmitInteger, MVT::i32, 14, 
/*25252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25255*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*25266*/         /*Scope*/ 27, /*->25294*/
/*25267*/           OPC_CheckPredicate, 5, // Predicate_so_imm_neg
/*25269*/           OPC_MoveParent,
/*25270*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25272*/           OPC_EmitConvertToTarget, 1,
/*25274*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*25277*/           OPC_EmitInteger, MVT::i32, 14, 
/*25280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25283*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*25294*/         /*Scope*/ 24, /*->25319*/
/*25295*/           OPC_CheckPredicate, 59, // Predicate_imm0_255
/*25297*/           OPC_MoveParent,
/*25298*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25300*/           OPC_EmitConvertToTarget, 1,
/*25302*/           OPC_EmitInteger, MVT::i32, 14, 
/*25305*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25308*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*25319*/         /*Scope*/ 24, /*->25344*/
/*25320*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25322*/           OPC_MoveParent,
/*25323*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25325*/           OPC_EmitConvertToTarget, 1,
/*25327*/           OPC_EmitInteger, MVT::i32, 14, 
/*25330*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25333*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*25344*/         /*Scope*/ 27, /*->25372*/
/*25345*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*25347*/           OPC_MoveParent,
/*25348*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25350*/           OPC_EmitConvertToTarget, 1,
/*25352*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*25355*/           OPC_EmitInteger, MVT::i32, 14, 
/*25358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25361*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*25372*/         0, /*End of Scope*/
/*25373*/       /*Scope*/ 19, /*->25393*/
/*25374*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25376*/         OPC_EmitInteger, MVT::i32, 14, 
/*25379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*25393*/       /*Scope*/ 19, /*->25413*/
/*25394*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25396*/         OPC_EmitInteger, MVT::i32, 14, 
/*25399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25413*/       /*Scope*/ 34, /*->25448*/
/*25414*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25416*/         OPC_EmitInteger, MVT::i32, 14, 
/*25419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25422*/         OPC_Scope, 11, /*->25435*/ // 2 children in Scope
/*25424*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25435*/         /*Scope*/ 11, /*->25447*/
/*25436*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25447*/         0, /*End of Scope*/
/*25448*/       0, /*End of Scope*/
/*25449*/     0, /*End of Scope*/
/*25450*/   /*SwitchOpcode*/ 10|128,5/*650*/, TARGET_VAL(ARMISD::CMOV),// ->26104
/*25454*/     OPC_CaptureGlueInput,
/*25455*/     OPC_RecordChild0, // #0 = $false
/*25456*/     OPC_Scope, 47, /*->25505*/ // 3 children in Scope
/*25458*/       OPC_RecordChild1, // #1 = $shift
/*25459*/       OPC_RecordChild2, // #2 = $p
/*25460*/       OPC_CheckType, MVT::i32,
/*25462*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25464*/       OPC_Scope, 19, /*->25485*/ // 2 children in Scope
/*25466*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*25469*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #6 #7
/*25472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*25485*/       /*Scope*/ 18, /*->25504*/
/*25486*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*25489*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #5 #6
/*25492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*25504*/       0, /*End of Scope*/
/*25505*/     /*Scope*/ 34|128,1/*162*/, /*->25669*/
/*25507*/       OPC_MoveChild, 1,
/*25509*/       OPC_SwitchOpcode /*4 cases */, 35, TARGET_VAL(ISD::SHL),// ->25548
/*25513*/         OPC_RecordChild0, // #1 = $Rm
/*25514*/         OPC_RecordChild1, // #2 = $imm
/*25515*/         OPC_MoveChild, 1,
/*25517*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25520*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*25522*/         OPC_CheckType, MVT::i32,
/*25524*/         OPC_MoveParent,
/*25525*/         OPC_MoveParent,
/*25526*/         OPC_RecordChild2, // #3 = $p
/*25527*/         OPC_CheckType, MVT::i32,
/*25529*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25531*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25534*/         OPC_EmitConvertToTarget, 2,
/*25536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25548*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->25589
/*25551*/         OPC_RecordChild0, // #1 = $Rm
/*25552*/         OPC_RecordChild1, // #2 = $imm
/*25553*/         OPC_MoveChild, 1,
/*25555*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25558*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25560*/         OPC_CheckType, MVT::i32,
/*25562*/         OPC_MoveParent,
/*25563*/         OPC_MoveParent,
/*25564*/         OPC_RecordChild2, // #3 = $p
/*25565*/         OPC_CheckType, MVT::i32,
/*25567*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25569*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25572*/         OPC_EmitConvertToTarget, 2,
/*25574*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25589*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRA),// ->25630
/*25592*/         OPC_RecordChild0, // #1 = $Rm
/*25593*/         OPC_RecordChild1, // #2 = $imm
/*25594*/         OPC_MoveChild, 1,
/*25596*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25599*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25601*/         OPC_CheckType, MVT::i32,
/*25603*/         OPC_MoveParent,
/*25604*/         OPC_MoveParent,
/*25605*/         OPC_RecordChild2, // #3 = $p
/*25606*/         OPC_CheckType, MVT::i32,
/*25608*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25610*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25613*/         OPC_EmitConvertToTarget, 2,
/*25615*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25618*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25630*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::ROTR),// ->25668
/*25633*/         OPC_RecordChild0, // #1 = $Rm
/*25634*/         OPC_RecordChild1, // #2 = $imm
/*25635*/         OPC_MoveChild, 1,
/*25637*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25640*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*25642*/         OPC_CheckType, MVT::i32,
/*25644*/         OPC_MoveParent,
/*25645*/         OPC_MoveParent,
/*25646*/         OPC_RecordChild2, // #3 = $p
/*25647*/         OPC_CheckType, MVT::i32,
/*25649*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25651*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25654*/         OPC_EmitConvertToTarget, 2,
/*25656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25668*/       0, // EndSwitchOpcode
/*25669*/     /*Scope*/ 48|128,3/*432*/, /*->26103*/
/*25671*/       OPC_RecordChild1, // #1 = $imm
/*25672*/       OPC_Scope, 80|128,1/*208*/, /*->25883*/ // 7 children in Scope
/*25675*/         OPC_MoveChild, 1,
/*25677*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25680*/         OPC_Scope, 24, /*->25706*/ // 7 children in Scope
/*25682*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25684*/           OPC_MoveParent,
/*25685*/           OPC_RecordChild2, // #2 = $p
/*25686*/           OPC_CheckType, MVT::i32,
/*25688*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*25690*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25693*/           OPC_EmitConvertToTarget, 1,
/*25695*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25706*/         /*Scope*/ 24, /*->25731*/
/*25707*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*25709*/           OPC_MoveParent,
/*25710*/           OPC_RecordChild2, // #2 = $p
/*25711*/           OPC_CheckType, MVT::i32,
/*25713*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25715*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25718*/           OPC_EmitConvertToTarget, 1,
/*25720*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25731*/         /*Scope*/ 27, /*->25759*/
/*25732*/           OPC_CheckPredicate, 30, // Predicate_so_imm_not
/*25734*/           OPC_MoveParent,
/*25735*/           OPC_RecordChild2, // #2 = $p
/*25736*/           OPC_CheckType, MVT::i32,
/*25738*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25740*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25743*/           OPC_EmitConvertToTarget, 1,
/*25745*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*25748*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25759*/         /*Scope*/ 24, /*->25784*/
/*25760*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25762*/           OPC_MoveParent,
/*25763*/           OPC_RecordChild2, // #2 = $p
/*25764*/           OPC_CheckType, MVT::i32,
/*25766*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25768*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25771*/           OPC_EmitConvertToTarget, 1,
/*25773*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25784*/         /*Scope*/ 24, /*->25809*/
/*25785*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25787*/           OPC_MoveParent,
/*25788*/           OPC_RecordChild2, // #2 = $p
/*25789*/           OPC_CheckType, MVT::i32,
/*25791*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25793*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25796*/           OPC_EmitConvertToTarget, 1,
/*25798*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25809*/         /*Scope*/ 27, /*->25837*/
/*25810*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*25812*/           OPC_MoveParent,
/*25813*/           OPC_RecordChild2, // #2 = $p
/*25814*/           OPC_CheckType, MVT::i32,
/*25816*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25818*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25821*/           OPC_EmitConvertToTarget, 1,
/*25823*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*25826*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25837*/         /*Scope*/ 44, /*->25882*/
/*25838*/           OPC_MoveParent,
/*25839*/           OPC_RecordChild2, // #2 = $p
/*25840*/           OPC_CheckType, MVT::i32,
/*25842*/           OPC_Scope, 18, /*->25862*/ // 2 children in Scope
/*25844*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*25846*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25849*/             OPC_EmitConvertToTarget, 1,
/*25851*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25862*/           /*Scope*/ 18, /*->25881*/
/*25863*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25865*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25868*/             OPC_EmitConvertToTarget, 1,
/*25870*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25881*/           0, /*End of Scope*/
/*25882*/         0, /*End of Scope*/
/*25883*/       /*Scope*/ 54, /*->25938*/
/*25884*/         OPC_RecordChild2, // #2 = $p
/*25885*/         OPC_CheckType, MVT::i32,
/*25887*/         OPC_Scope, 16, /*->25905*/ // 3 children in Scope
/*25889*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25891*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25894*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*25905*/         /*Scope*/ 16, /*->25922*/
/*25906*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25908*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*25922*/         /*Scope*/ 14, /*->25937*/
/*25923*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25926*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*25937*/         0, /*End of Scope*/
/*25938*/       /*Scope*/ 30, /*->25969*/
/*25939*/         OPC_CheckChild2Integer, 12, 
/*25941*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25955
/*25944*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*25946*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25955*/         /*SwitchType*/ 11, MVT::f64,// ->25968
/*25957*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*25959*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25968*/         0, // EndSwitchType
/*25969*/       /*Scope*/ 30, /*->26000*/
/*25970*/         OPC_CheckChild2Integer, 10, 
/*25972*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25986
/*25975*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*25977*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25986*/         /*SwitchType*/ 11, MVT::f64,// ->25999
/*25988*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*25990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25999*/         0, // EndSwitchType
/*26000*/       /*Scope*/ 30, /*->26031*/
/*26001*/         OPC_CheckChild2Integer, 0, 
/*26003*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26017
/*26006*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*26008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26017*/         /*SwitchType*/ 11, MVT::f64,// ->26030
/*26019*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26021*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26030*/         0, // EndSwitchType
/*26031*/       /*Scope*/ 30, /*->26062*/
/*26032*/         OPC_CheckChild2Integer, 6, 
/*26034*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26048
/*26037*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*26039*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26048*/         /*SwitchType*/ 11, MVT::f64,// ->26061
/*26050*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26061*/         0, // EndSwitchType
/*26062*/       /*Scope*/ 39, /*->26102*/
/*26063*/         OPC_RecordChild2, // #2 = $p
/*26064*/         OPC_SwitchType /*2 cases */, 16, MVT::f64,// ->26083
/*26067*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*26069*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26072*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*26083*/         /*SwitchType*/ 16, MVT::f32,// ->26101
/*26085*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*26087*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*26101*/         0, // EndSwitchType
/*26102*/       0, /*End of Scope*/
/*26103*/     0, /*End of Scope*/
/*26104*/   /*SwitchOpcode*/ 25|128,53/*6809*/, TARGET_VAL(ISD::LOAD),// ->32917
/*26108*/     OPC_RecordMemRef,
/*26109*/     OPC_RecordNode, // #0 = 'ld' chained node
/*26110*/     OPC_Scope, 74|128,1/*202*/, /*->26315*/ // 5 children in Scope
/*26113*/       OPC_RecordChild1, // #1 = $addr
/*26114*/       OPC_CheckChild1Type, MVT::i32,
/*26116*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26118*/       OPC_CheckType, MVT::i32,
/*26120*/       OPC_Scope, 25, /*->26147*/ // 3 children in Scope
/*26122*/         OPC_CheckPredicate, 60, // Predicate_load
/*26124*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26126*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26129*/         OPC_EmitMergeInputChains1_0,
/*26130*/         OPC_EmitInteger, MVT::i32, 14, 
/*26133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26147*/       /*Scope*/ 56, /*->26204*/
/*26148*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26150*/         OPC_Scope, 25, /*->26177*/ // 2 children in Scope
/*26152*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26154*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26156*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26159*/           OPC_EmitMergeInputChains1_0,
/*26160*/           OPC_EmitInteger, MVT::i32, 14, 
/*26163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26166*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26177*/         /*Scope*/ 25, /*->26203*/
/*26178*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26180*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26182*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26185*/           OPC_EmitMergeInputChains1_0,
/*26186*/           OPC_EmitInteger, MVT::i32, 14, 
/*26189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26192*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26203*/         0, /*End of Scope*/
/*26204*/       /*Scope*/ 109, /*->26314*/
/*26205*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26207*/         OPC_Scope, 25, /*->26234*/ // 3 children in Scope
/*26209*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26211*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26213*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26216*/           OPC_EmitMergeInputChains1_0,
/*26217*/           OPC_EmitInteger, MVT::i32, 14, 
/*26220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26234*/         /*Scope*/ 52, /*->26287*/
/*26235*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26237*/           OPC_Scope, 23, /*->26262*/ // 2 children in Scope
/*26239*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26241*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26244*/             OPC_EmitMergeInputChains1_0,
/*26245*/             OPC_EmitInteger, MVT::i32, 14, 
/*26248*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26251*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26262*/           /*Scope*/ 23, /*->26286*/
/*26263*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26265*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26268*/             OPC_EmitMergeInputChains1_0,
/*26269*/             OPC_EmitInteger, MVT::i32, 14, 
/*26272*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26275*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26286*/           0, /*End of Scope*/
/*26287*/         /*Scope*/ 25, /*->26313*/
/*26288*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26290*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26292*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26295*/           OPC_EmitMergeInputChains1_0,
/*26296*/           OPC_EmitInteger, MVT::i32, 14, 
/*26299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26302*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26313*/         0, /*End of Scope*/
/*26314*/       0, /*End of Scope*/
/*26315*/     /*Scope*/ 30, /*->26346*/
/*26316*/       OPC_MoveChild, 1,
/*26318*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*26321*/       OPC_RecordChild0, // #1 = $addr
/*26322*/       OPC_MoveChild, 0,
/*26324*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26327*/       OPC_MoveParent,
/*26328*/       OPC_MoveParent,
/*26329*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26331*/       OPC_CheckPredicate, 60, // Predicate_load
/*26333*/       OPC_CheckType, MVT::i32,
/*26335*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*26337*/       OPC_EmitMergeInputChains1_0,
/*26338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26346*/     /*Scope*/ 37|128,16/*2085*/, /*->28433*/
/*26348*/       OPC_RecordChild1, // #1 = $shift
/*26349*/       OPC_CheckChild1Type, MVT::i32,
/*26351*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26353*/       OPC_CheckType, MVT::i32,
/*26355*/       OPC_Scope, 26, /*->26383*/ // 24 children in Scope
/*26357*/         OPC_CheckPredicate, 60, // Predicate_load
/*26359*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26361*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26364*/         OPC_EmitMergeInputChains1_0,
/*26365*/         OPC_EmitInteger, MVT::i32, 14, 
/*26368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26383*/       /*Scope*/ 58, /*->26442*/
/*26384*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26386*/         OPC_Scope, 26, /*->26414*/ // 2 children in Scope
/*26388*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26390*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26392*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26395*/           OPC_EmitMergeInputChains1_0,
/*26396*/           OPC_EmitInteger, MVT::i32, 14, 
/*26399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26402*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26414*/         /*Scope*/ 26, /*->26441*/
/*26415*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26417*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26419*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26422*/           OPC_EmitMergeInputChains1_0,
/*26423*/           OPC_EmitInteger, MVT::i32, 14, 
/*26426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26429*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26441*/         0, /*End of Scope*/
/*26442*/       /*Scope*/ 58, /*->26501*/
/*26443*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26445*/         OPC_Scope, 26, /*->26473*/ // 2 children in Scope
/*26447*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26449*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26451*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26454*/           OPC_EmitMergeInputChains1_0,
/*26455*/           OPC_EmitInteger, MVT::i32, 14, 
/*26458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26461*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26473*/         /*Scope*/ 26, /*->26500*/
/*26474*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26476*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26478*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26481*/           OPC_EmitMergeInputChains1_0,
/*26482*/           OPC_EmitInteger, MVT::i32, 14, 
/*26485*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26488*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26500*/         0, /*End of Scope*/
/*26501*/       /*Scope*/ 28, /*->26530*/
/*26502*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26504*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26506*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26508*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26511*/         OPC_EmitMergeInputChains1_0,
/*26512*/         OPC_EmitInteger, MVT::i32, 14, 
/*26515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26530*/       /*Scope*/ 85, /*->26616*/
/*26531*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26533*/         OPC_Scope, 26, /*->26561*/ // 3 children in Scope
/*26535*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26537*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26539*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26542*/           OPC_EmitMergeInputChains1_0,
/*26543*/           OPC_EmitInteger, MVT::i32, 14, 
/*26546*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26549*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26561*/         /*Scope*/ 26, /*->26588*/
/*26562*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26564*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26566*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26569*/           OPC_EmitMergeInputChains1_0,
/*26570*/           OPC_EmitInteger, MVT::i32, 14, 
/*26573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26576*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26588*/         /*Scope*/ 26, /*->26615*/
/*26589*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26591*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26593*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26596*/           OPC_EmitMergeInputChains1_0,
/*26597*/           OPC_EmitInteger, MVT::i32, 14, 
/*26600*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26603*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26615*/         0, /*End of Scope*/
/*26616*/       /*Scope*/ 26, /*->26643*/
/*26617*/         OPC_CheckPredicate, 60, // Predicate_load
/*26619*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26621*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26624*/         OPC_EmitMergeInputChains1_0,
/*26625*/         OPC_EmitInteger, MVT::i32, 14, 
/*26628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26643*/       /*Scope*/ 58, /*->26702*/
/*26644*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26646*/         OPC_Scope, 26, /*->26674*/ // 2 children in Scope
/*26648*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26650*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26652*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26655*/           OPC_EmitMergeInputChains1_0,
/*26656*/           OPC_EmitInteger, MVT::i32, 14, 
/*26659*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26662*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26674*/         /*Scope*/ 26, /*->26701*/
/*26675*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26677*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26679*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26682*/           OPC_EmitMergeInputChains1_0,
/*26683*/           OPC_EmitInteger, MVT::i32, 14, 
/*26686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26689*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26701*/         0, /*End of Scope*/
/*26702*/       /*Scope*/ 58, /*->26761*/
/*26703*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26705*/         OPC_Scope, 26, /*->26733*/ // 2 children in Scope
/*26707*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26709*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26711*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26714*/           OPC_EmitMergeInputChains1_0,
/*26715*/           OPC_EmitInteger, MVT::i32, 14, 
/*26718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26733*/         /*Scope*/ 26, /*->26760*/
/*26734*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26736*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26738*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26741*/           OPC_EmitMergeInputChains1_0,
/*26742*/           OPC_EmitInteger, MVT::i32, 14, 
/*26745*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26748*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26760*/         0, /*End of Scope*/
/*26761*/       /*Scope*/ 28, /*->26790*/
/*26762*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26764*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26766*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26768*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26771*/         OPC_EmitMergeInputChains1_0,
/*26772*/         OPC_EmitInteger, MVT::i32, 14, 
/*26775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26790*/       /*Scope*/ 85, /*->26876*/
/*26791*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26793*/         OPC_Scope, 26, /*->26821*/ // 3 children in Scope
/*26795*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26797*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26799*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26802*/           OPC_EmitMergeInputChains1_0,
/*26803*/           OPC_EmitInteger, MVT::i32, 14, 
/*26806*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26809*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26821*/         /*Scope*/ 26, /*->26848*/
/*26822*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26824*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26826*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26829*/           OPC_EmitMergeInputChains1_0,
/*26830*/           OPC_EmitInteger, MVT::i32, 14, 
/*26833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26848*/         /*Scope*/ 26, /*->26875*/
/*26849*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26851*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26853*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26856*/           OPC_EmitMergeInputChains1_0,
/*26857*/           OPC_EmitInteger, MVT::i32, 14, 
/*26860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26863*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26875*/         0, /*End of Scope*/
/*26876*/       /*Scope*/ 25, /*->26902*/
/*26877*/         OPC_CheckPredicate, 60, // Predicate_load
/*26879*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26881*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26884*/         OPC_EmitMergeInputChains1_0,
/*26885*/         OPC_EmitInteger, MVT::i32, 14, 
/*26888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*26902*/       /*Scope*/ 56, /*->26959*/
/*26903*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26905*/         OPC_Scope, 25, /*->26932*/ // 2 children in Scope
/*26907*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26909*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26911*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26914*/           OPC_EmitMergeInputChains1_0,
/*26915*/           OPC_EmitInteger, MVT::i32, 14, 
/*26918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26921*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26932*/         /*Scope*/ 25, /*->26958*/
/*26933*/           OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26935*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26937*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26940*/           OPC_EmitMergeInputChains1_0,
/*26941*/           OPC_EmitInteger, MVT::i32, 14, 
/*26944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26947*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26958*/         0, /*End of Scope*/
/*26959*/       /*Scope*/ 107, /*->27067*/
/*26960*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26962*/         OPC_Scope, 25, /*->26989*/ // 3 children in Scope
/*26964*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26966*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26968*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26971*/           OPC_EmitMergeInputChains1_0,
/*26972*/           OPC_EmitInteger, MVT::i32, 14, 
/*26975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26989*/         /*Scope*/ 50, /*->27040*/
/*26990*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26992*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26994*/           OPC_Scope, 21, /*->27017*/ // 2 children in Scope
/*26996*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26999*/             OPC_EmitMergeInputChains1_0,
/*27000*/             OPC_EmitInteger, MVT::i32, 14, 
/*27003*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27006*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27017*/           /*Scope*/ 21, /*->27039*/
/*27018*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27021*/             OPC_EmitMergeInputChains1_0,
/*27022*/             OPC_EmitInteger, MVT::i32, 14, 
/*27025*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27028*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27039*/           0, /*End of Scope*/
/*27040*/         /*Scope*/ 25, /*->27066*/
/*27041*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27043*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27045*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27048*/           OPC_EmitMergeInputChains1_0,
/*27049*/           OPC_EmitInteger, MVT::i32, 14, 
/*27052*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27055*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27066*/         0, /*End of Scope*/
/*27067*/       /*Scope*/ 50, /*->27118*/
/*27068*/         OPC_CheckPredicate, 60, // Predicate_load
/*27070*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27072*/         OPC_Scope, 21, /*->27095*/ // 2 children in Scope
/*27074*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27077*/           OPC_EmitMergeInputChains1_0,
/*27078*/           OPC_EmitInteger, MVT::i32, 14, 
/*27081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27084*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27095*/         /*Scope*/ 21, /*->27117*/
/*27096*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27099*/           OPC_EmitMergeInputChains1_0,
/*27100*/           OPC_EmitInteger, MVT::i32, 14, 
/*27103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27106*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27117*/         0, /*End of Scope*/
/*27118*/       /*Scope*/ 106, /*->27225*/
/*27119*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27121*/         OPC_Scope, 50, /*->27173*/ // 2 children in Scope
/*27123*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27125*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27127*/           OPC_Scope, 21, /*->27150*/ // 2 children in Scope
/*27129*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27132*/             OPC_EmitMergeInputChains1_0,
/*27133*/             OPC_EmitInteger, MVT::i32, 14, 
/*27136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27139*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27150*/           /*Scope*/ 21, /*->27172*/
/*27151*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27154*/             OPC_EmitMergeInputChains1_0,
/*27155*/             OPC_EmitInteger, MVT::i32, 14, 
/*27158*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27161*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27172*/           0, /*End of Scope*/
/*27173*/         /*Scope*/ 50, /*->27224*/
/*27174*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27176*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27178*/           OPC_Scope, 21, /*->27201*/ // 2 children in Scope
/*27180*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27183*/             OPC_EmitMergeInputChains1_0,
/*27184*/             OPC_EmitInteger, MVT::i32, 14, 
/*27187*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27190*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27201*/           /*Scope*/ 21, /*->27223*/
/*27202*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27205*/             OPC_EmitMergeInputChains1_0,
/*27206*/             OPC_EmitInteger, MVT::i32, 14, 
/*27209*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27212*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27223*/           0, /*End of Scope*/
/*27224*/         0, /*End of Scope*/
/*27225*/       /*Scope*/ 25, /*->27251*/
/*27226*/         OPC_CheckPredicate, 60, // Predicate_load
/*27228*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27230*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27233*/         OPC_EmitMergeInputChains1_0,
/*27234*/         OPC_EmitInteger, MVT::i32, 14, 
/*27237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27251*/       /*Scope*/ 52, /*->27304*/
/*27252*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27254*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27256*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27258*/         OPC_Scope, 21, /*->27281*/ // 2 children in Scope
/*27260*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27263*/           OPC_EmitMergeInputChains1_0,
/*27264*/           OPC_EmitInteger, MVT::i32, 14, 
/*27267*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27270*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27281*/         /*Scope*/ 21, /*->27303*/
/*27282*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27285*/           OPC_EmitMergeInputChains1_0,
/*27286*/           OPC_EmitInteger, MVT::i32, 14, 
/*27289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27303*/         0, /*End of Scope*/
/*27304*/       /*Scope*/ 29|128,1/*157*/, /*->27463*/
/*27306*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27308*/         OPC_Scope, 50, /*->27360*/ // 3 children in Scope
/*27310*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27312*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27314*/           OPC_Scope, 21, /*->27337*/ // 2 children in Scope
/*27316*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27319*/             OPC_EmitMergeInputChains1_0,
/*27320*/             OPC_EmitInteger, MVT::i32, 14, 
/*27323*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27326*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27337*/           /*Scope*/ 21, /*->27359*/
/*27338*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27341*/             OPC_EmitMergeInputChains1_0,
/*27342*/             OPC_EmitInteger, MVT::i32, 14, 
/*27345*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27348*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27359*/           0, /*End of Scope*/
/*27360*/         /*Scope*/ 50, /*->27411*/
/*27361*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27363*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27365*/           OPC_Scope, 21, /*->27388*/ // 2 children in Scope
/*27367*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27370*/             OPC_EmitMergeInputChains1_0,
/*27371*/             OPC_EmitInteger, MVT::i32, 14, 
/*27374*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27377*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27388*/           /*Scope*/ 21, /*->27410*/
/*27389*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27392*/             OPC_EmitMergeInputChains1_0,
/*27393*/             OPC_EmitInteger, MVT::i32, 14, 
/*27396*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27399*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27410*/           0, /*End of Scope*/
/*27411*/         /*Scope*/ 50, /*->27462*/
/*27412*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27414*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27416*/           OPC_Scope, 21, /*->27439*/ // 2 children in Scope
/*27418*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27421*/             OPC_EmitMergeInputChains1_0,
/*27422*/             OPC_EmitInteger, MVT::i32, 14, 
/*27425*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27428*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27439*/           /*Scope*/ 21, /*->27461*/
/*27440*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27443*/             OPC_EmitMergeInputChains1_0,
/*27444*/             OPC_EmitInteger, MVT::i32, 14, 
/*27447*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27450*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27461*/           0, /*End of Scope*/
/*27462*/         0, /*End of Scope*/
/*27463*/       /*Scope*/ 50, /*->27514*/
/*27464*/         OPC_CheckPredicate, 60, // Predicate_load
/*27466*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27468*/         OPC_Scope, 21, /*->27491*/ // 2 children in Scope
/*27470*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27473*/           OPC_EmitMergeInputChains1_0,
/*27474*/           OPC_EmitInteger, MVT::i32, 14, 
/*27477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27480*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27491*/         /*Scope*/ 21, /*->27513*/
/*27492*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27495*/           OPC_EmitMergeInputChains1_0,
/*27496*/           OPC_EmitInteger, MVT::i32, 14, 
/*27499*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27502*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27513*/         0, /*End of Scope*/
/*27514*/       /*Scope*/ 106, /*->27621*/
/*27515*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27517*/         OPC_Scope, 50, /*->27569*/ // 2 children in Scope
/*27519*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27521*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27523*/           OPC_Scope, 21, /*->27546*/ // 2 children in Scope
/*27525*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27528*/             OPC_EmitMergeInputChains1_0,
/*27529*/             OPC_EmitInteger, MVT::i32, 14, 
/*27532*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27535*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27546*/           /*Scope*/ 21, /*->27568*/
/*27547*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27550*/             OPC_EmitMergeInputChains1_0,
/*27551*/             OPC_EmitInteger, MVT::i32, 14, 
/*27554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27557*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27568*/           0, /*End of Scope*/
/*27569*/         /*Scope*/ 50, /*->27620*/
/*27570*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27572*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27574*/           OPC_Scope, 21, /*->27597*/ // 2 children in Scope
/*27576*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27579*/             OPC_EmitMergeInputChains1_0,
/*27580*/             OPC_EmitInteger, MVT::i32, 14, 
/*27583*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27586*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27597*/           /*Scope*/ 21, /*->27619*/
/*27598*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27601*/             OPC_EmitMergeInputChains1_0,
/*27602*/             OPC_EmitInteger, MVT::i32, 14, 
/*27605*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27608*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27619*/           0, /*End of Scope*/
/*27620*/         0, /*End of Scope*/
/*27621*/       /*Scope*/ 106, /*->27728*/
/*27622*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*27624*/         OPC_Scope, 50, /*->27676*/ // 2 children in Scope
/*27626*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*27628*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27630*/           OPC_Scope, 21, /*->27653*/ // 2 children in Scope
/*27632*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27635*/             OPC_EmitMergeInputChains1_0,
/*27636*/             OPC_EmitInteger, MVT::i32, 14, 
/*27639*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27642*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27653*/           /*Scope*/ 21, /*->27675*/
/*27654*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27657*/             OPC_EmitMergeInputChains1_0,
/*27658*/             OPC_EmitInteger, MVT::i32, 14, 
/*27661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27664*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27675*/           0, /*End of Scope*/
/*27676*/         /*Scope*/ 50, /*->27727*/
/*27677*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*27679*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27681*/           OPC_Scope, 21, /*->27704*/ // 2 children in Scope
/*27683*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27686*/             OPC_EmitMergeInputChains1_0,
/*27687*/             OPC_EmitInteger, MVT::i32, 14, 
/*27690*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27693*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27704*/           /*Scope*/ 21, /*->27726*/
/*27705*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27708*/             OPC_EmitMergeInputChains1_0,
/*27709*/             OPC_EmitInteger, MVT::i32, 14, 
/*27712*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27715*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27726*/           0, /*End of Scope*/
/*27727*/         0, /*End of Scope*/
/*27728*/       /*Scope*/ 52, /*->27781*/
/*27729*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27731*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27733*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27735*/         OPC_Scope, 21, /*->27758*/ // 2 children in Scope
/*27737*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27740*/           OPC_EmitMergeInputChains1_0,
/*27741*/           OPC_EmitInteger, MVT::i32, 14, 
/*27744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27747*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27758*/         /*Scope*/ 21, /*->27780*/
/*27759*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27762*/           OPC_EmitMergeInputChains1_0,
/*27763*/           OPC_EmitInteger, MVT::i32, 14, 
/*27766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27780*/         0, /*End of Scope*/
/*27781*/       /*Scope*/ 29|128,1/*157*/, /*->27940*/
/*27783*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27785*/         OPC_Scope, 50, /*->27837*/ // 3 children in Scope
/*27787*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27789*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27791*/           OPC_Scope, 21, /*->27814*/ // 2 children in Scope
/*27793*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27796*/             OPC_EmitMergeInputChains1_0,
/*27797*/             OPC_EmitInteger, MVT::i32, 14, 
/*27800*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27803*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27814*/           /*Scope*/ 21, /*->27836*/
/*27815*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27818*/             OPC_EmitMergeInputChains1_0,
/*27819*/             OPC_EmitInteger, MVT::i32, 14, 
/*27822*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27825*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27836*/           0, /*End of Scope*/
/*27837*/         /*Scope*/ 50, /*->27888*/
/*27838*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27840*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27842*/           OPC_Scope, 21, /*->27865*/ // 2 children in Scope
/*27844*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27847*/             OPC_EmitMergeInputChains1_0,
/*27848*/             OPC_EmitInteger, MVT::i32, 14, 
/*27851*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27854*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27865*/           /*Scope*/ 21, /*->27887*/
/*27866*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27869*/             OPC_EmitMergeInputChains1_0,
/*27870*/             OPC_EmitInteger, MVT::i32, 14, 
/*27873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27876*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27887*/           0, /*End of Scope*/
/*27888*/         /*Scope*/ 50, /*->27939*/
/*27889*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27891*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27893*/           OPC_Scope, 21, /*->27916*/ // 2 children in Scope
/*27895*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27898*/             OPC_EmitMergeInputChains1_0,
/*27899*/             OPC_EmitInteger, MVT::i32, 14, 
/*27902*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27905*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27916*/           /*Scope*/ 21, /*->27938*/
/*27917*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27920*/             OPC_EmitMergeInputChains1_0,
/*27921*/             OPC_EmitInteger, MVT::i32, 14, 
/*27924*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27927*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27938*/           0, /*End of Scope*/
/*27939*/         0, /*End of Scope*/
/*27940*/       /*Scope*/ 106|128,3/*490*/, /*->28432*/
/*27942*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*27944*/         OPC_Scope, 88, /*->28034*/ // 4 children in Scope
/*27946*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*27948*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27950*/           OPC_Scope, 40, /*->27992*/ // 2 children in Scope
/*27952*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27955*/             OPC_EmitMergeInputChains1_0,
/*27956*/             OPC_EmitInteger, MVT::i32, 14, 
/*27959*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27962*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27973*/             OPC_EmitInteger, MVT::i32, 14, 
/*27976*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27979*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27989*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*27992*/           /*Scope*/ 40, /*->28033*/
/*27993*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27996*/             OPC_EmitMergeInputChains1_0,
/*27997*/             OPC_EmitInteger, MVT::i32, 14, 
/*28000*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28003*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28014*/             OPC_EmitInteger, MVT::i32, 14, 
/*28017*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28020*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28030*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28033*/           0, /*End of Scope*/
/*28034*/         /*Scope*/ 88, /*->28123*/
/*28035*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28037*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28039*/           OPC_Scope, 40, /*->28081*/ // 2 children in Scope
/*28041*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28044*/             OPC_EmitMergeInputChains1_0,
/*28045*/             OPC_EmitInteger, MVT::i32, 14, 
/*28048*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28051*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28062*/             OPC_EmitInteger, MVT::i32, 14, 
/*28065*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28068*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28078*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28081*/           /*Scope*/ 40, /*->28122*/
/*28082*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28085*/             OPC_EmitMergeInputChains1_0,
/*28086*/             OPC_EmitInteger, MVT::i32, 14, 
/*28089*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28092*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28103*/             OPC_EmitInteger, MVT::i32, 14, 
/*28106*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28109*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28119*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28122*/           0, /*End of Scope*/
/*28123*/         /*Scope*/ 24|128,1/*152*/, /*->28277*/
/*28125*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28127*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28129*/           OPC_Scope, 72, /*->28203*/ // 2 children in Scope
/*28131*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28134*/             OPC_EmitMergeInputChains1_0,
/*28135*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28138*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28141*/             OPC_EmitInteger, MVT::i32, 14, 
/*28144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28147*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28158*/             OPC_EmitInteger, MVT::i32, 24, 
/*28161*/             OPC_EmitInteger, MVT::i32, 14, 
/*28164*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28167*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28179*/             OPC_EmitInteger, MVT::i32, 24, 
/*28182*/             OPC_EmitInteger, MVT::i32, 14, 
/*28185*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28188*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28200*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28203*/           /*Scope*/ 72, /*->28276*/
/*28204*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28207*/             OPC_EmitMergeInputChains1_0,
/*28208*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28211*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28214*/             OPC_EmitInteger, MVT::i32, 14, 
/*28217*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28220*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28231*/             OPC_EmitInteger, MVT::i32, 24, 
/*28234*/             OPC_EmitInteger, MVT::i32, 14, 
/*28237*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28240*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28252*/             OPC_EmitInteger, MVT::i32, 24, 
/*28255*/             OPC_EmitInteger, MVT::i32, 14, 
/*28258*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28261*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28273*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28276*/           0, /*End of Scope*/
/*28277*/         /*Scope*/ 24|128,1/*152*/, /*->28431*/
/*28279*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28281*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28283*/           OPC_Scope, 72, /*->28357*/ // 2 children in Scope
/*28285*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28288*/             OPC_EmitMergeInputChains1_0,
/*28289*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28292*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28295*/             OPC_EmitInteger, MVT::i32, 14, 
/*28298*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28301*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28312*/             OPC_EmitInteger, MVT::i32, 16, 
/*28315*/             OPC_EmitInteger, MVT::i32, 14, 
/*28318*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28321*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28333*/             OPC_EmitInteger, MVT::i32, 16, 
/*28336*/             OPC_EmitInteger, MVT::i32, 14, 
/*28339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28342*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28354*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*28357*/           /*Scope*/ 72, /*->28430*/
/*28358*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28361*/             OPC_EmitMergeInputChains1_0,
/*28362*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28365*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28368*/             OPC_EmitInteger, MVT::i32, 14, 
/*28371*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28374*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28385*/             OPC_EmitInteger, MVT::i32, 16, 
/*28388*/             OPC_EmitInteger, MVT::i32, 14, 
/*28391*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28394*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28406*/             OPC_EmitInteger, MVT::i32, 16, 
/*28409*/             OPC_EmitInteger, MVT::i32, 14, 
/*28412*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28415*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28427*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28430*/           0, /*End of Scope*/
/*28431*/         0, /*End of Scope*/
/*28432*/       0, /*End of Scope*/
/*28433*/     /*Scope*/ 32|128,2/*288*/, /*->28723*/
/*28435*/       OPC_MoveChild, 1,
/*28437*/       OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ARMISD::WrapperPIC),// ->28466
/*28441*/         OPC_RecordChild0, // #1 = $addr
/*28442*/         OPC_MoveChild, 0,
/*28444*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*28447*/         OPC_MoveParent,
/*28448*/         OPC_MoveParent,
/*28449*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28451*/         OPC_CheckPredicate, 60, // Predicate_load
/*28453*/         OPC_CheckType, MVT::i32,
/*28455*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*28457*/         OPC_EmitMergeInputChains1_0,
/*28458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*28466*/       /*SwitchOpcode*/ 124|128,1/*252*/, TARGET_VAL(ARMISD::Wrapper),// ->28722
/*28470*/         OPC_RecordChild0, // #1 = $addr
/*28471*/         OPC_MoveChild, 0,
/*28473*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28476*/         OPC_MoveParent,
/*28477*/         OPC_MoveParent,
/*28478*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28480*/         OPC_CheckType, MVT::i32,
/*28482*/         OPC_Scope, 44, /*->28528*/ // 5 children in Scope
/*28484*/           OPC_CheckPredicate, 60, // Predicate_load
/*28486*/           OPC_Scope, 19, /*->28507*/ // 2 children in Scope
/*28488*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28490*/             OPC_EmitMergeInputChains1_0,
/*28491*/             OPC_EmitInteger, MVT::i32, 14, 
/*28494*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28497*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                      // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*28507*/           /*Scope*/ 19, /*->28527*/
/*28508*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28510*/             OPC_EmitMergeInputChains1_0,
/*28511*/             OPC_EmitInteger, MVT::i32, 14, 
/*28514*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28517*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                      // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28527*/           0, /*End of Scope*/
/*28528*/         /*Scope*/ 48, /*->28577*/
/*28529*/           OPC_CheckPredicate, 64, // Predicate_zextload
/*28531*/           OPC_Scope, 21, /*->28554*/ // 2 children in Scope
/*28533*/             OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*28535*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28537*/             OPC_EmitMergeInputChains1_0,
/*28538*/             OPC_EmitInteger, MVT::i32, 14, 
/*28541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28544*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                      // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28554*/           /*Scope*/ 21, /*->28576*/
/*28555*/             OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*28557*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28559*/             OPC_EmitMergeInputChains1_0,
/*28560*/             OPC_EmitInteger, MVT::i32, 14, 
/*28563*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28566*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                      // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28576*/           0, /*End of Scope*/
/*28577*/         /*Scope*/ 48, /*->28626*/
/*28578*/           OPC_CheckPredicate, 67, // Predicate_sextload
/*28580*/           OPC_Scope, 21, /*->28603*/ // 2 children in Scope
/*28582*/             OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28584*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28586*/             OPC_EmitMergeInputChains1_0,
/*28587*/             OPC_EmitInteger, MVT::i32, 14, 
/*28590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28593*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                      // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28603*/           /*Scope*/ 21, /*->28625*/
/*28604*/             OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28606*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28608*/             OPC_EmitMergeInputChains1_0,
/*28609*/             OPC_EmitInteger, MVT::i32, 14, 
/*28612*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28615*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                      // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28625*/           0, /*End of Scope*/
/*28626*/         /*Scope*/ 23, /*->28650*/
/*28627*/           OPC_CheckPredicate, 64, // Predicate_zextload
/*28629*/           OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*28631*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28633*/           OPC_EmitMergeInputChains1_0,
/*28634*/           OPC_EmitInteger, MVT::i32, 14, 
/*28637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28640*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28650*/         /*Scope*/ 70, /*->28721*/
/*28651*/           OPC_CheckPredicate, 32, // Predicate_extload
/*28653*/           OPC_Scope, 21, /*->28676*/ // 3 children in Scope
/*28655*/             OPC_CheckPredicate, 71, // Predicate_extloadi1
/*28657*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28659*/             OPC_EmitMergeInputChains1_0,
/*28660*/             OPC_EmitInteger, MVT::i32, 14, 
/*28663*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28666*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                      // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28676*/           /*Scope*/ 21, /*->28698*/
/*28677*/             OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28679*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28681*/             OPC_EmitMergeInputChains1_0,
/*28682*/             OPC_EmitInteger, MVT::i32, 14, 
/*28685*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28688*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                      // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28698*/           /*Scope*/ 21, /*->28720*/
/*28699*/             OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28701*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28703*/             OPC_EmitMergeInputChains1_0,
/*28704*/             OPC_EmitInteger, MVT::i32, 14, 
/*28707*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28710*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                      // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28720*/           0, /*End of Scope*/
/*28721*/         0, /*End of Scope*/
/*28722*/       0, // EndSwitchOpcode
/*28723*/     /*Scope*/ 95|128,32/*4191*/, /*->32916*/
/*28725*/       OPC_RecordChild1, // #1 = $addr
/*28726*/       OPC_CheckChild1Type, MVT::i32,
/*28728*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28730*/       OPC_Scope, 12|128,1/*140*/, /*->28873*/ // 47 children in Scope
/*28733*/         OPC_CheckPredicate, 60, // Predicate_load
/*28735*/         OPC_SwitchType /*2 cases */, 109, MVT::f64,// ->28847
/*28738*/           OPC_Scope, 25, /*->28765*/ // 2 children in Scope
/*28740*/             OPC_CheckPredicate, 73, // Predicate_alignedload32
/*28742*/             OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*28744*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28747*/             OPC_EmitMergeInputChains1_0,
/*28748*/             OPC_EmitInteger, MVT::i32, 14, 
/*28751*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28754*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28765*/           /*Scope*/ 80, /*->28846*/
/*28766*/             OPC_Scope, 25, /*->28793*/ // 3 children in Scope
/*28768*/               OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*28770*/               OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*28772*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28775*/               OPC_EmitMergeInputChains1_0,
/*28776*/               OPC_EmitInteger, MVT::i32, 14, 
/*28779*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28782*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                        // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28793*/             /*Scope*/ 25, /*->28819*/
/*28794*/               OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*28796*/               OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*28798*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28801*/               OPC_EmitMergeInputChains1_0,
/*28802*/               OPC_EmitInteger, MVT::i32, 14, 
/*28805*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28808*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                        // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28819*/             /*Scope*/ 25, /*->28845*/
/*28820*/               OPC_CheckPredicate, 76, // Predicate_non_word_alignedload
/*28822*/               OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*28824*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28827*/               OPC_EmitMergeInputChains1_0,
/*28828*/               OPC_EmitInteger, MVT::i32, 14, 
/*28831*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28834*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                        // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*28845*/             0, /*End of Scope*/
/*28846*/           0, /*End of Scope*/
/*28847*/         /*SwitchType*/ 23, MVT::f32,// ->28872
/*28849*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*28851*/           OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28854*/           OPC_EmitMergeInputChains1_0,
/*28855*/           OPC_EmitInteger, MVT::i32, 14, 
/*28858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28861*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*28872*/         0, // EndSwitchType
/*28873*/       /*Scope*/ 46, /*->28920*/
/*28874*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28876*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*28878*/         OPC_CheckType, MVT::v8i16,
/*28880*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28883*/         OPC_EmitMergeInputChains1_0,
/*28884*/         OPC_EmitInteger, MVT::i32, 14, 
/*28887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28890*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28901*/         OPC_EmitInteger, MVT::i32, 14, 
/*28904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28907*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28917*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28920*/       /*Scope*/ 46, /*->28967*/
/*28921*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28923*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*28925*/         OPC_CheckType, MVT::v8i16,
/*28927*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28930*/         OPC_EmitMergeInputChains1_0,
/*28931*/         OPC_EmitInteger, MVT::i32, 14, 
/*28934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28937*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28948*/         OPC_EmitInteger, MVT::i32, 14, 
/*28951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28954*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28964*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28967*/       /*Scope*/ 46, /*->29014*/
/*28968*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28970*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*28972*/         OPC_CheckType, MVT::v8i16,
/*28974*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28977*/         OPC_EmitMergeInputChains1_0,
/*28978*/         OPC_EmitInteger, MVT::i32, 14, 
/*28981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28984*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28995*/         OPC_EmitInteger, MVT::i32, 14, 
/*28998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29001*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29011*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29014*/       /*Scope*/ 46, /*->29061*/
/*29015*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29017*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29019*/         OPC_CheckType, MVT::v4i32,
/*29021*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29024*/         OPC_EmitMergeInputChains1_0,
/*29025*/         OPC_EmitInteger, MVT::i32, 14, 
/*29028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29031*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29042*/         OPC_EmitInteger, MVT::i32, 14, 
/*29045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29048*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29058*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29061*/       /*Scope*/ 46, /*->29108*/
/*29062*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29064*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29066*/         OPC_CheckType, MVT::v4i32,
/*29068*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29071*/         OPC_EmitMergeInputChains1_0,
/*29072*/         OPC_EmitInteger, MVT::i32, 14, 
/*29075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29078*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29089*/         OPC_EmitInteger, MVT::i32, 14, 
/*29092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29095*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29105*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29108*/       /*Scope*/ 46, /*->29155*/
/*29109*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29111*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*29113*/         OPC_CheckType, MVT::v4i32,
/*29115*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29118*/         OPC_EmitMergeInputChains1_0,
/*29119*/         OPC_EmitInteger, MVT::i32, 14, 
/*29122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29125*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29136*/         OPC_EmitInteger, MVT::i32, 14, 
/*29139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29142*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29152*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29155*/       /*Scope*/ 46, /*->29202*/
/*29156*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29158*/         OPC_CheckPredicate, 83, // Predicate_extloadvi32
/*29160*/         OPC_CheckType, MVT::v2i64,
/*29162*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29165*/         OPC_EmitMergeInputChains1_0,
/*29166*/         OPC_EmitInteger, MVT::i32, 14, 
/*29169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29172*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29183*/         OPC_EmitInteger, MVT::i32, 14, 
/*29186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29189*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29199*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29202*/       /*Scope*/ 46, /*->29249*/
/*29203*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29205*/         OPC_CheckPredicate, 84, // Predicate_zextloadvi32
/*29207*/         OPC_CheckType, MVT::v2i64,
/*29209*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29212*/         OPC_EmitMergeInputChains1_0,
/*29213*/         OPC_EmitInteger, MVT::i32, 14, 
/*29216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29219*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29230*/         OPC_EmitInteger, MVT::i32, 14, 
/*29233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29236*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29246*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29249*/       /*Scope*/ 46, /*->29296*/
/*29250*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29252*/         OPC_CheckPredicate, 85, // Predicate_sextloadvi32
/*29254*/         OPC_CheckType, MVT::v2i64,
/*29256*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29259*/         OPC_EmitMergeInputChains1_0,
/*29260*/         OPC_EmitInteger, MVT::i32, 14, 
/*29263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29266*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29277*/         OPC_EmitInteger, MVT::i32, 14, 
/*29280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29283*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29293*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29296*/       /*Scope*/ 69, /*->29366*/
/*29297*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29299*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29301*/         OPC_CheckType, MVT::v4i16,
/*29303*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29305*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29308*/         OPC_EmitMergeInputChains1_0,
/*29309*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29316*/         OPC_EmitInteger, MVT::i32, 0, 
/*29319*/         OPC_EmitInteger, MVT::i32, 14, 
/*29322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29325*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29338*/         OPC_EmitInteger, MVT::i32, 14, 
/*29341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29344*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29354*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29357*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29366*/       /*Scope*/ 69, /*->29436*/
/*29367*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29369*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29371*/         OPC_CheckType, MVT::v4i16,
/*29373*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29375*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29378*/         OPC_EmitMergeInputChains1_0,
/*29379*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29386*/         OPC_EmitInteger, MVT::i32, 0, 
/*29389*/         OPC_EmitInteger, MVT::i32, 14, 
/*29392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29395*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29408*/         OPC_EmitInteger, MVT::i32, 14, 
/*29411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29414*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29424*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29427*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29436*/       /*Scope*/ 69, /*->29506*/
/*29437*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29439*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29441*/         OPC_CheckType, MVT::v4i16,
/*29443*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29445*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29448*/         OPC_EmitMergeInputChains1_0,
/*29449*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29456*/         OPC_EmitInteger, MVT::i32, 0, 
/*29459*/         OPC_EmitInteger, MVT::i32, 14, 
/*29462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29465*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29478*/         OPC_EmitInteger, MVT::i32, 14, 
/*29481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29484*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29494*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29497*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29506*/       /*Scope*/ 69, /*->29576*/
/*29507*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29509*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29511*/         OPC_CheckType, MVT::v2i32,
/*29513*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29515*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29518*/         OPC_EmitMergeInputChains1_0,
/*29519*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29526*/         OPC_EmitInteger, MVT::i32, 0, 
/*29529*/         OPC_EmitInteger, MVT::i32, 14, 
/*29532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29535*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29548*/         OPC_EmitInteger, MVT::i32, 14, 
/*29551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29554*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29564*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29567*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29576*/       /*Scope*/ 69, /*->29646*/
/*29577*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29579*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29581*/         OPC_CheckType, MVT::v2i32,
/*29583*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29585*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29588*/         OPC_EmitMergeInputChains1_0,
/*29589*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29596*/         OPC_EmitInteger, MVT::i32, 0, 
/*29599*/         OPC_EmitInteger, MVT::i32, 14, 
/*29602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29605*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29618*/         OPC_EmitInteger, MVT::i32, 14, 
/*29621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29624*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29634*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29637*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29646*/       /*Scope*/ 69, /*->29716*/
/*29647*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29649*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*29651*/         OPC_CheckType, MVT::v2i32,
/*29653*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29655*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29658*/         OPC_EmitMergeInputChains1_0,
/*29659*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29666*/         OPC_EmitInteger, MVT::i32, 0, 
/*29669*/         OPC_EmitInteger, MVT::i32, 14, 
/*29672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29675*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29688*/         OPC_EmitInteger, MVT::i32, 14, 
/*29691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29694*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29704*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29707*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29716*/       /*Scope*/ 88, /*->29805*/
/*29717*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29719*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29721*/         OPC_CheckType, MVT::v4i32,
/*29723*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29725*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29728*/         OPC_EmitMergeInputChains1_0,
/*29729*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29736*/         OPC_EmitInteger, MVT::i32, 0, 
/*29739*/         OPC_EmitInteger, MVT::i32, 14, 
/*29742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29745*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29758*/         OPC_EmitInteger, MVT::i32, 14, 
/*29761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29764*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29774*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29777*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29786*/         OPC_EmitInteger, MVT::i32, 14, 
/*29789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29792*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29802*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29805*/       /*Scope*/ 88, /*->29894*/
/*29806*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29808*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29810*/         OPC_CheckType, MVT::v4i32,
/*29812*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29814*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29817*/         OPC_EmitMergeInputChains1_0,
/*29818*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29825*/         OPC_EmitInteger, MVT::i32, 0, 
/*29828*/         OPC_EmitInteger, MVT::i32, 14, 
/*29831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29834*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29847*/         OPC_EmitInteger, MVT::i32, 14, 
/*29850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29853*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29863*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29866*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29875*/         OPC_EmitInteger, MVT::i32, 14, 
/*29878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29881*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29891*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29894*/       /*Scope*/ 88, /*->29983*/
/*29895*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29897*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29899*/         OPC_CheckType, MVT::v4i32,
/*29901*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29903*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29906*/         OPC_EmitMergeInputChains1_0,
/*29907*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29914*/         OPC_EmitInteger, MVT::i32, 0, 
/*29917*/         OPC_EmitInteger, MVT::i32, 14, 
/*29920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29923*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29936*/         OPC_EmitInteger, MVT::i32, 14, 
/*29939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29942*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29952*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29955*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29964*/         OPC_EmitInteger, MVT::i32, 14, 
/*29967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29970*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29980*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29983*/       /*Scope*/ 88, /*->30072*/
/*29984*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29986*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29988*/         OPC_CheckType, MVT::v2i64,
/*29990*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*29992*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29995*/         OPC_EmitMergeInputChains1_0,
/*29996*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30003*/         OPC_EmitInteger, MVT::i32, 0, 
/*30006*/         OPC_EmitInteger, MVT::i32, 14, 
/*30009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30012*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30025*/         OPC_EmitInteger, MVT::i32, 14, 
/*30028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30031*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30041*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30044*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30053*/         OPC_EmitInteger, MVT::i32, 14, 
/*30056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30059*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30069*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30072*/       /*Scope*/ 88, /*->30161*/
/*30073*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30075*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30077*/         OPC_CheckType, MVT::v2i64,
/*30079*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30081*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30084*/         OPC_EmitMergeInputChains1_0,
/*30085*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30092*/         OPC_EmitInteger, MVT::i32, 0, 
/*30095*/         OPC_EmitInteger, MVT::i32, 14, 
/*30098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30101*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30114*/         OPC_EmitInteger, MVT::i32, 14, 
/*30117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30120*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30130*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30133*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30142*/         OPC_EmitInteger, MVT::i32, 14, 
/*30145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30148*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30158*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30161*/       /*Scope*/ 88, /*->30250*/
/*30162*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30164*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30166*/         OPC_CheckType, MVT::v2i64,
/*30168*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30170*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30173*/         OPC_EmitMergeInputChains1_0,
/*30174*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30181*/         OPC_EmitInteger, MVT::i32, 0, 
/*30184*/         OPC_EmitInteger, MVT::i32, 14, 
/*30187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30190*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30203*/         OPC_EmitInteger, MVT::i32, 14, 
/*30206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30209*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30219*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30222*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30231*/         OPC_EmitInteger, MVT::i32, 14, 
/*30234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30237*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30247*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30250*/       /*Scope*/ 85, /*->30336*/
/*30251*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30253*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30255*/         OPC_CheckType, MVT::v4i16,
/*30257*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30259*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30262*/         OPC_EmitMergeInputChains1_0,
/*30263*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30270*/         OPC_EmitInteger, MVT::i32, 0, 
/*30273*/         OPC_EmitInteger, MVT::i32, 14, 
/*30276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30279*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30292*/         OPC_EmitInteger, MVT::i32, 14, 
/*30295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30298*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30308*/         OPC_EmitInteger, MVT::i32, 14, 
/*30311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30314*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30324*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30327*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30336*/       /*Scope*/ 85, /*->30422*/
/*30337*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30339*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30341*/         OPC_CheckType, MVT::v4i16,
/*30343*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30345*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30348*/         OPC_EmitMergeInputChains1_0,
/*30349*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30356*/         OPC_EmitInteger, MVT::i32, 0, 
/*30359*/         OPC_EmitInteger, MVT::i32, 14, 
/*30362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30365*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30378*/         OPC_EmitInteger, MVT::i32, 14, 
/*30381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30384*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30394*/         OPC_EmitInteger, MVT::i32, 14, 
/*30397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30400*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30410*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30413*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30422*/       /*Scope*/ 85, /*->30508*/
/*30423*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30425*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30427*/         OPC_CheckType, MVT::v4i16,
/*30429*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30431*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30434*/         OPC_EmitMergeInputChains1_0,
/*30435*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30442*/         OPC_EmitInteger, MVT::i32, 0, 
/*30445*/         OPC_EmitInteger, MVT::i32, 14, 
/*30448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30451*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30464*/         OPC_EmitInteger, MVT::i32, 14, 
/*30467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30470*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30480*/         OPC_EmitInteger, MVT::i32, 14, 
/*30483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30486*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30496*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30499*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30508*/       /*Scope*/ 85, /*->30594*/
/*30509*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30511*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*30513*/         OPC_CheckType, MVT::v2i32,
/*30515*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30517*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30520*/         OPC_EmitMergeInputChains1_0,
/*30521*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30528*/         OPC_EmitInteger, MVT::i32, 0, 
/*30531*/         OPC_EmitInteger, MVT::i32, 14, 
/*30534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30537*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30550*/         OPC_EmitInteger, MVT::i32, 14, 
/*30553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30556*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30566*/         OPC_EmitInteger, MVT::i32, 14, 
/*30569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30572*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30582*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30585*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30594*/       /*Scope*/ 85, /*->30680*/
/*30595*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30597*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30599*/         OPC_CheckType, MVT::v2i32,
/*30601*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30603*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30606*/         OPC_EmitMergeInputChains1_0,
/*30607*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30614*/         OPC_EmitInteger, MVT::i32, 0, 
/*30617*/         OPC_EmitInteger, MVT::i32, 14, 
/*30620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30623*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30636*/         OPC_EmitInteger, MVT::i32, 14, 
/*30639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30642*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30652*/         OPC_EmitInteger, MVT::i32, 14, 
/*30655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30658*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30668*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30671*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30680*/       /*Scope*/ 85, /*->30766*/
/*30681*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30683*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30685*/         OPC_CheckType, MVT::v2i32,
/*30687*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30689*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30692*/         OPC_EmitMergeInputChains1_0,
/*30693*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30700*/         OPC_EmitInteger, MVT::i32, 0, 
/*30703*/         OPC_EmitInteger, MVT::i32, 14, 
/*30706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30709*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30722*/         OPC_EmitInteger, MVT::i32, 14, 
/*30725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30728*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30738*/         OPC_EmitInteger, MVT::i32, 14, 
/*30741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30744*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30754*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30757*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30766*/       /*Scope*/ 97, /*->30864*/
/*30767*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30769*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30771*/         OPC_CheckType, MVT::v2i32,
/*30773*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30775*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30778*/         OPC_EmitMergeInputChains1_0,
/*30779*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30786*/         OPC_EmitInteger, MVT::i32, 0, 
/*30789*/         OPC_EmitInteger, MVT::i32, 14, 
/*30792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30795*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30808*/         OPC_EmitInteger, MVT::i32, 14, 
/*30811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30814*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30824*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30827*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30836*/         OPC_EmitInteger, MVT::i32, 14, 
/*30839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30842*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30852*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30855*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30864*/       /*Scope*/ 97, /*->30962*/
/*30865*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30867*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30869*/         OPC_CheckType, MVT::v2i32,
/*30871*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30873*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30876*/         OPC_EmitMergeInputChains1_0,
/*30877*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30884*/         OPC_EmitInteger, MVT::i32, 0, 
/*30887*/         OPC_EmitInteger, MVT::i32, 14, 
/*30890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30893*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30906*/         OPC_EmitInteger, MVT::i32, 14, 
/*30909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30912*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30922*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30925*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30934*/         OPC_EmitInteger, MVT::i32, 14, 
/*30937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30940*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30950*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30953*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30962*/       /*Scope*/ 97, /*->31060*/
/*30963*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30965*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30967*/         OPC_CheckType, MVT::v2i32,
/*30969*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30971*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30974*/         OPC_EmitMergeInputChains1_0,
/*30975*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30982*/         OPC_EmitInteger, MVT::i32, 0, 
/*30985*/         OPC_EmitInteger, MVT::i32, 14, 
/*30988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30991*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31004*/         OPC_EmitInteger, MVT::i32, 14, 
/*31007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31010*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31020*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31023*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31032*/         OPC_EmitInteger, MVT::i32, 14, 
/*31035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31038*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31048*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31051*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31060*/       /*Scope*/ 104, /*->31165*/
/*31061*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31063*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31065*/         OPC_CheckType, MVT::v4i32,
/*31067*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31069*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31072*/         OPC_EmitMergeInputChains1_0,
/*31073*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31080*/         OPC_EmitInteger, MVT::i32, 0, 
/*31083*/         OPC_EmitInteger, MVT::i32, 14, 
/*31086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31089*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31102*/         OPC_EmitInteger, MVT::i32, 14, 
/*31105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31108*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31118*/         OPC_EmitInteger, MVT::i32, 14, 
/*31121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31124*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31134*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31137*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31146*/         OPC_EmitInteger, MVT::i32, 14, 
/*31149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31152*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31162*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31165*/       /*Scope*/ 104, /*->31270*/
/*31166*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31168*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31170*/         OPC_CheckType, MVT::v4i32,
/*31172*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31174*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31177*/         OPC_EmitMergeInputChains1_0,
/*31178*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31185*/         OPC_EmitInteger, MVT::i32, 0, 
/*31188*/         OPC_EmitInteger, MVT::i32, 14, 
/*31191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31194*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31207*/         OPC_EmitInteger, MVT::i32, 14, 
/*31210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31213*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31223*/         OPC_EmitInteger, MVT::i32, 14, 
/*31226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31229*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31239*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31242*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31251*/         OPC_EmitInteger, MVT::i32, 14, 
/*31254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31257*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31267*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31270*/       /*Scope*/ 104, /*->31375*/
/*31271*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31273*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31275*/         OPC_CheckType, MVT::v4i32,
/*31277*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31279*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31282*/         OPC_EmitMergeInputChains1_0,
/*31283*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31290*/         OPC_EmitInteger, MVT::i32, 0, 
/*31293*/         OPC_EmitInteger, MVT::i32, 14, 
/*31296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31299*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31312*/         OPC_EmitInteger, MVT::i32, 14, 
/*31315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31318*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31328*/         OPC_EmitInteger, MVT::i32, 14, 
/*31331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31334*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31344*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31347*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31356*/         OPC_EmitInteger, MVT::i32, 14, 
/*31359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31362*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31372*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31375*/       /*Scope*/ 104, /*->31480*/
/*31376*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31378*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*31380*/         OPC_CheckType, MVT::v2i64,
/*31382*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31384*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31387*/         OPC_EmitMergeInputChains1_0,
/*31388*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31395*/         OPC_EmitInteger, MVT::i32, 0, 
/*31398*/         OPC_EmitInteger, MVT::i32, 14, 
/*31401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31404*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31417*/         OPC_EmitInteger, MVT::i32, 14, 
/*31420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31423*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31433*/         OPC_EmitInteger, MVT::i32, 14, 
/*31436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31439*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31449*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31452*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31461*/         OPC_EmitInteger, MVT::i32, 14, 
/*31464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31467*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31477*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31480*/       /*Scope*/ 104, /*->31585*/
/*31481*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31483*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*31485*/         OPC_CheckType, MVT::v2i64,
/*31487*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31489*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31492*/         OPC_EmitMergeInputChains1_0,
/*31493*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31500*/         OPC_EmitInteger, MVT::i32, 0, 
/*31503*/         OPC_EmitInteger, MVT::i32, 14, 
/*31506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31509*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31522*/         OPC_EmitInteger, MVT::i32, 14, 
/*31525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31528*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31538*/         OPC_EmitInteger, MVT::i32, 14, 
/*31541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31544*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31554*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31557*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31566*/         OPC_EmitInteger, MVT::i32, 14, 
/*31569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31572*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31582*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31585*/       /*Scope*/ 104, /*->31690*/
/*31586*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31588*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*31590*/         OPC_CheckType, MVT::v2i64,
/*31592*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31594*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31597*/         OPC_EmitMergeInputChains1_0,
/*31598*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31605*/         OPC_EmitInteger, MVT::i32, 0, 
/*31608*/         OPC_EmitInteger, MVT::i32, 14, 
/*31611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31614*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31627*/         OPC_EmitInteger, MVT::i32, 14, 
/*31630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31633*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31643*/         OPC_EmitInteger, MVT::i32, 14, 
/*31646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31649*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31659*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31662*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31671*/         OPC_EmitInteger, MVT::i32, 14, 
/*31674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31677*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31687*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31690*/       /*Scope*/ 113, /*->31804*/
/*31691*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31693*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31695*/         OPC_CheckType, MVT::v2i32,
/*31697*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31699*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31702*/         OPC_EmitMergeInputChains1_0,
/*31703*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31710*/         OPC_EmitInteger, MVT::i32, 0, 
/*31713*/         OPC_EmitInteger, MVT::i32, 14, 
/*31716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31719*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31732*/         OPC_EmitInteger, MVT::i32, 14, 
/*31735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31738*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31748*/         OPC_EmitInteger, MVT::i32, 14, 
/*31751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31754*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31764*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31767*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31776*/         OPC_EmitInteger, MVT::i32, 14, 
/*31779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31782*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31792*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31795*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31804*/       /*Scope*/ 113, /*->31918*/
/*31805*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31807*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31809*/         OPC_CheckType, MVT::v2i32,
/*31811*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31813*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31816*/         OPC_EmitMergeInputChains1_0,
/*31817*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31824*/         OPC_EmitInteger, MVT::i32, 0, 
/*31827*/         OPC_EmitInteger, MVT::i32, 14, 
/*31830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31833*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31846*/         OPC_EmitInteger, MVT::i32, 14, 
/*31849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31852*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31862*/         OPC_EmitInteger, MVT::i32, 14, 
/*31865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31868*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31878*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31881*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31890*/         OPC_EmitInteger, MVT::i32, 14, 
/*31893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31896*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31906*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31909*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31918*/       /*Scope*/ 113, /*->32032*/
/*31919*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31921*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31923*/         OPC_CheckType, MVT::v2i32,
/*31925*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*31927*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31930*/         OPC_EmitMergeInputChains1_0,
/*31931*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31938*/         OPC_EmitInteger, MVT::i32, 0, 
/*31941*/         OPC_EmitInteger, MVT::i32, 14, 
/*31944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31947*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31960*/         OPC_EmitInteger, MVT::i32, 14, 
/*31963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31966*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31976*/         OPC_EmitInteger, MVT::i32, 14, 
/*31979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31982*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31992*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31995*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32004*/         OPC_EmitInteger, MVT::i32, 14, 
/*32007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32010*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32020*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32023*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*32032*/       /*Scope*/ 116, /*->32149*/
/*32033*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32035*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32037*/         OPC_CheckType, MVT::v2i64,
/*32039*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32041*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32044*/         OPC_EmitMergeInputChains1_0,
/*32045*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32052*/         OPC_EmitInteger, MVT::i32, 0, 
/*32055*/         OPC_EmitInteger, MVT::i32, 14, 
/*32058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32061*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32074*/         OPC_EmitInteger, MVT::i32, 14, 
/*32077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32080*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32090*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32093*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32102*/         OPC_EmitInteger, MVT::i32, 14, 
/*32105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32108*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32118*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32121*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32130*/         OPC_EmitInteger, MVT::i32, 14, 
/*32133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32136*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32146*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32149*/       /*Scope*/ 116, /*->32266*/
/*32150*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32152*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32154*/         OPC_CheckType, MVT::v2i64,
/*32156*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32158*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32161*/         OPC_EmitMergeInputChains1_0,
/*32162*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32169*/         OPC_EmitInteger, MVT::i32, 0, 
/*32172*/         OPC_EmitInteger, MVT::i32, 14, 
/*32175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32178*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32191*/         OPC_EmitInteger, MVT::i32, 14, 
/*32194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32197*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32207*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32210*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32219*/         OPC_EmitInteger, MVT::i32, 14, 
/*32222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32225*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32235*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32238*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32247*/         OPC_EmitInteger, MVT::i32, 14, 
/*32250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32253*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32263*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32266*/       /*Scope*/ 116, /*->32383*/
/*32267*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32269*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32271*/         OPC_CheckType, MVT::v2i64,
/*32273*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32275*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32278*/         OPC_EmitMergeInputChains1_0,
/*32279*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32286*/         OPC_EmitInteger, MVT::i32, 0, 
/*32289*/         OPC_EmitInteger, MVT::i32, 14, 
/*32292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32295*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32308*/         OPC_EmitInteger, MVT::i32, 14, 
/*32311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32314*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32324*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32327*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32336*/         OPC_EmitInteger, MVT::i32, 14, 
/*32339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32342*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32352*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32355*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32364*/         OPC_EmitInteger, MVT::i32, 14, 
/*32367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32370*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32380*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32383*/       /*Scope*/ 4|128,1/*132*/, /*->32517*/
/*32385*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32387*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32389*/         OPC_CheckType, MVT::v2i64,
/*32391*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32393*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32396*/         OPC_EmitMergeInputChains1_0,
/*32397*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32404*/         OPC_EmitInteger, MVT::i32, 0, 
/*32407*/         OPC_EmitInteger, MVT::i32, 14, 
/*32410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32413*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32426*/         OPC_EmitInteger, MVT::i32, 14, 
/*32429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32432*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32442*/         OPC_EmitInteger, MVT::i32, 14, 
/*32445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32448*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32458*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32461*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32470*/         OPC_EmitInteger, MVT::i32, 14, 
/*32473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32476*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32486*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32489*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32498*/         OPC_EmitInteger, MVT::i32, 14, 
/*32501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32504*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32514*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32517*/       /*Scope*/ 4|128,1/*132*/, /*->32651*/
/*32519*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32521*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32523*/         OPC_CheckType, MVT::v2i64,
/*32525*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32527*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32530*/         OPC_EmitMergeInputChains1_0,
/*32531*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32538*/         OPC_EmitInteger, MVT::i32, 0, 
/*32541*/         OPC_EmitInteger, MVT::i32, 14, 
/*32544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32547*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32560*/         OPC_EmitInteger, MVT::i32, 14, 
/*32563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32566*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32576*/         OPC_EmitInteger, MVT::i32, 14, 
/*32579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32582*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32592*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32595*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32604*/         OPC_EmitInteger, MVT::i32, 14, 
/*32607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32610*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32620*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32623*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32632*/         OPC_EmitInteger, MVT::i32, 14, 
/*32635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32638*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32648*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32651*/       /*Scope*/ 4|128,1/*132*/, /*->32785*/
/*32653*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32655*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32657*/         OPC_CheckType, MVT::v2i64,
/*32659*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32661*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32664*/         OPC_EmitMergeInputChains1_0,
/*32665*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32672*/         OPC_EmitInteger, MVT::i32, 0, 
/*32675*/         OPC_EmitInteger, MVT::i32, 14, 
/*32678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32681*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32694*/         OPC_EmitInteger, MVT::i32, 14, 
/*32697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32700*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32710*/         OPC_EmitInteger, MVT::i32, 14, 
/*32713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32716*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32726*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32729*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32738*/         OPC_EmitInteger, MVT::i32, 14, 
/*32741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32744*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32754*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32757*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32766*/         OPC_EmitInteger, MVT::i32, 14, 
/*32769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32772*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32782*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32785*/       /*Scope*/ 0|128,1/*128*/, /*->32915*/
/*32787*/         OPC_CheckPredicate, 60, // Predicate_load
/*32789*/         OPC_CheckType, MVT::v2f64,
/*32791*/         OPC_Scope, 23, /*->32816*/ // 5 children in Scope
/*32793*/           OPC_CheckPredicate, 86, // Predicate_dword_alignedload
/*32795*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32798*/           OPC_EmitMergeInputChains1_0,
/*32799*/           OPC_EmitInteger, MVT::i32, 14, 
/*32802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32805*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*32816*/         /*Scope*/ 25, /*->32842*/
/*32817*/           OPC_CheckPredicate, 87, // Predicate_word_alignedload
/*32819*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32821*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32824*/           OPC_EmitMergeInputChains1_0,
/*32825*/           OPC_EmitInteger, MVT::i32, 14, 
/*32828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*32842*/         /*Scope*/ 25, /*->32868*/
/*32843*/           OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*32845*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32847*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32850*/           OPC_EmitMergeInputChains1_0,
/*32851*/           OPC_EmitInteger, MVT::i32, 14, 
/*32854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*32868*/         /*Scope*/ 25, /*->32894*/
/*32869*/           OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*32871*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32873*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32876*/           OPC_EmitMergeInputChains1_0,
/*32877*/           OPC_EmitInteger, MVT::i32, 14, 
/*32880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32883*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*32894*/         /*Scope*/ 19, /*->32914*/
/*32895*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*32897*/           OPC_EmitMergeInputChains1_0,
/*32898*/           OPC_EmitInteger, MVT::i32, 14, 
/*32901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32904*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*32914*/         0, /*End of Scope*/
/*32915*/       0, /*End of Scope*/
/*32916*/     0, /*End of Scope*/
/*32917*/   /*SwitchOpcode*/ 13|128,9/*1165*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->34086
/*32921*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*32922*/     OPC_Scope, 58|128,2/*314*/, /*->33239*/ // 6 children in Scope
/*32925*/       OPC_CheckChild1Integer, 103|128,2/*359*/, 
/*32928*/       OPC_Scope, 14|128,1/*142*/, /*->33073*/ // 2 children in Scope
/*32931*/         OPC_MoveChild, 2,
/*32933*/         OPC_Scope, 33, /*->32968*/ // 4 children in Scope
/*32935*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32938*/           OPC_RecordChild0, // #1 = $Rt
/*32939*/           OPC_MoveParent,
/*32940*/           OPC_RecordChild3, // #2 = $addr
/*32941*/           OPC_CheckChild3Type, MVT::i32,
/*32943*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*32945*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32947*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32950*/           OPC_EmitMergeInputChains1_0,
/*32951*/           OPC_EmitInteger, MVT::i32, 14, 
/*32954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32968*/         /*Scope*/ 34, /*->33003*/
/*32969*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32973*/           OPC_RecordChild0, // #1 = $Rt
/*32974*/           OPC_MoveParent,
/*32975*/           OPC_RecordChild3, // #2 = $addr
/*32976*/           OPC_CheckChild3Type, MVT::i32,
/*32978*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*32980*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32982*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32985*/           OPC_EmitMergeInputChains1_0,
/*32986*/           OPC_EmitInteger, MVT::i32, 14, 
/*32989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32992*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33003*/         /*Scope*/ 33, /*->33037*/
/*33004*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33007*/           OPC_RecordChild0, // #1 = $Rt
/*33008*/           OPC_MoveParent,
/*33009*/           OPC_RecordChild3, // #2 = $addr
/*33010*/           OPC_CheckChild3Type, MVT::i32,
/*33012*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33014*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33016*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33019*/           OPC_EmitMergeInputChains1_0,
/*33020*/           OPC_EmitInteger, MVT::i32, 14, 
/*33023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33026*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33037*/         /*Scope*/ 34, /*->33072*/
/*33038*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33042*/           OPC_RecordChild0, // #1 = $Rt
/*33043*/           OPC_MoveParent,
/*33044*/           OPC_RecordChild3, // #2 = $addr
/*33045*/           OPC_CheckChild3Type, MVT::i32,
/*33047*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33049*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33051*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33054*/           OPC_EmitMergeInputChains1_0,
/*33055*/           OPC_EmitInteger, MVT::i32, 14, 
/*33058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33072*/         0, /*End of Scope*/
/*33073*/       /*Scope*/ 35|128,1/*163*/, /*->33238*/
/*33075*/         OPC_RecordChild2, // #1 = $Rt
/*33076*/         OPC_RecordChild3, // #2 = $addr
/*33077*/         OPC_CheckChild3Type, MVT::i32,
/*33079*/         OPC_Scope, 26, /*->33107*/ // 6 children in Scope
/*33081*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*33083*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33085*/           OPC_CheckComplexPat, /*CP*/31, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*33088*/           OPC_EmitMergeInputChains1_0,
/*33089*/           OPC_EmitInteger, MVT::i32, 14, 
/*33092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33095*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*33107*/         /*Scope*/ 25, /*->33133*/
/*33108*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33110*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33112*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33115*/           OPC_EmitMergeInputChains1_0,
/*33116*/           OPC_EmitInteger, MVT::i32, 14, 
/*33119*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33122*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33133*/         /*Scope*/ 25, /*->33159*/
/*33134*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33136*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33138*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33141*/           OPC_EmitMergeInputChains1_0,
/*33142*/           OPC_EmitInteger, MVT::i32, 14, 
/*33145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33148*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33159*/         /*Scope*/ 25, /*->33185*/
/*33160*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*33162*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33164*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33167*/           OPC_EmitMergeInputChains1_0,
/*33168*/           OPC_EmitInteger, MVT::i32, 14, 
/*33171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33185*/         /*Scope*/ 25, /*->33211*/
/*33186*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33188*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33190*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33193*/           OPC_EmitMergeInputChains1_0,
/*33194*/           OPC_EmitInteger, MVT::i32, 14, 
/*33197*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33200*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33211*/         /*Scope*/ 25, /*->33237*/
/*33212*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33214*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33216*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33219*/           OPC_EmitMergeInputChains1_0,
/*33220*/           OPC_EmitInteger, MVT::i32, 14, 
/*33223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33237*/         0, /*End of Scope*/
/*33238*/       0, /*End of Scope*/
/*33239*/     /*Scope*/ 57|128,2/*313*/, /*->33554*/
/*33241*/       OPC_CheckChild1Integer, 101|128,2/*357*/, 
/*33244*/       OPC_Scope, 14|128,1/*142*/, /*->33389*/ // 2 children in Scope
/*33247*/         OPC_MoveChild, 2,
/*33249*/         OPC_Scope, 33, /*->33284*/ // 4 children in Scope
/*33251*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33254*/           OPC_RecordChild0, // #1 = $Rt
/*33255*/           OPC_MoveParent,
/*33256*/           OPC_RecordChild3, // #2 = $addr
/*33257*/           OPC_CheckChild3Type, MVT::i32,
/*33259*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33261*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33263*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33266*/           OPC_EmitMergeInputChains1_0,
/*33267*/           OPC_EmitInteger, MVT::i32, 14, 
/*33270*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33273*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33284*/         /*Scope*/ 34, /*->33319*/
/*33285*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33289*/           OPC_RecordChild0, // #1 = $Rt
/*33290*/           OPC_MoveParent,
/*33291*/           OPC_RecordChild3, // #2 = $addr
/*33292*/           OPC_CheckChild3Type, MVT::i32,
/*33294*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33296*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33298*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33301*/           OPC_EmitMergeInputChains1_0,
/*33302*/           OPC_EmitInteger, MVT::i32, 14, 
/*33305*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33308*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33319*/         /*Scope*/ 33, /*->33353*/
/*33320*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33323*/           OPC_RecordChild0, // #1 = $Rt
/*33324*/           OPC_MoveParent,
/*33325*/           OPC_RecordChild3, // #2 = $addr
/*33326*/           OPC_CheckChild3Type, MVT::i32,
/*33328*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33330*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33332*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33335*/           OPC_EmitMergeInputChains1_0,
/*33336*/           OPC_EmitInteger, MVT::i32, 14, 
/*33339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33353*/         /*Scope*/ 34, /*->33388*/
/*33354*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33358*/           OPC_RecordChild0, // #1 = $Rt
/*33359*/           OPC_MoveParent,
/*33360*/           OPC_RecordChild3, // #2 = $addr
/*33361*/           OPC_CheckChild3Type, MVT::i32,
/*33363*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33365*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33367*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33370*/           OPC_EmitMergeInputChains1_0,
/*33371*/           OPC_EmitInteger, MVT::i32, 14, 
/*33374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33377*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33388*/         0, /*End of Scope*/
/*33389*/       /*Scope*/ 34|128,1/*162*/, /*->33553*/
/*33391*/         OPC_RecordChild2, // #1 = $Rt
/*33392*/         OPC_RecordChild3, // #2 = $addr
/*33393*/         OPC_CheckChild3Type, MVT::i32,
/*33395*/         OPC_Scope, 25, /*->33422*/ // 6 children in Scope
/*33397*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33399*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33401*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33404*/           OPC_EmitMergeInputChains1_0,
/*33405*/           OPC_EmitInteger, MVT::i32, 14, 
/*33408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33411*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33422*/         /*Scope*/ 25, /*->33448*/
/*33423*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33425*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33427*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33430*/           OPC_EmitMergeInputChains1_0,
/*33431*/           OPC_EmitInteger, MVT::i32, 14, 
/*33434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33448*/         /*Scope*/ 25, /*->33474*/
/*33449*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33451*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33453*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33456*/           OPC_EmitMergeInputChains1_0,
/*33457*/           OPC_EmitInteger, MVT::i32, 14, 
/*33460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33463*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33474*/         /*Scope*/ 25, /*->33500*/
/*33475*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33477*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33479*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33482*/           OPC_EmitMergeInputChains1_0,
/*33483*/           OPC_EmitInteger, MVT::i32, 14, 
/*33486*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33489*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33500*/         /*Scope*/ 25, /*->33526*/
/*33501*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33503*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33505*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33508*/           OPC_EmitMergeInputChains1_0,
/*33509*/           OPC_EmitInteger, MVT::i32, 14, 
/*33512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33515*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33526*/         /*Scope*/ 25, /*->33552*/
/*33527*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33529*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33531*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33534*/           OPC_EmitMergeInputChains1_0,
/*33535*/           OPC_EmitInteger, MVT::i32, 14, 
/*33538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33552*/         0, /*End of Scope*/
/*33553*/       0, /*End of Scope*/
/*33554*/     /*Scope*/ 108, /*->33663*/
/*33555*/       OPC_CheckChild1Integer, 97|128,1/*225*/, 
/*33558*/       OPC_RecordChild2, // #1 = $cop
/*33559*/       OPC_MoveChild, 2,
/*33561*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33564*/       OPC_MoveParent,
/*33565*/       OPC_RecordChild3, // #2 = $opc1
/*33566*/       OPC_MoveChild, 3,
/*33568*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33571*/       OPC_MoveParent,
/*33572*/       OPC_RecordChild4, // #3 = $CRn
/*33573*/       OPC_MoveChild, 4,
/*33575*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33578*/       OPC_MoveParent,
/*33579*/       OPC_RecordChild5, // #4 = $CRm
/*33580*/       OPC_MoveChild, 5,
/*33582*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33585*/       OPC_MoveParent,
/*33586*/       OPC_RecordChild6, // #5 = $opc2
/*33587*/       OPC_MoveChild, 6,
/*33589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33592*/       OPC_MoveParent,
/*33593*/       OPC_Scope, 33, /*->33628*/ // 2 children in Scope
/*33595*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33597*/         OPC_EmitMergeInputChains1_0,
/*33598*/         OPC_EmitConvertToTarget, 1,
/*33600*/         OPC_EmitConvertToTarget, 2,
/*33602*/         OPC_EmitConvertToTarget, 3,
/*33604*/         OPC_EmitConvertToTarget, 4,
/*33606*/         OPC_EmitConvertToTarget, 5,
/*33608*/         OPC_EmitInteger, MVT::i32, 14, 
/*33611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33628*/       /*Scope*/ 33, /*->33662*/
/*33629*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*33631*/         OPC_EmitMergeInputChains1_0,
/*33632*/         OPC_EmitConvertToTarget, 1,
/*33634*/         OPC_EmitConvertToTarget, 2,
/*33636*/         OPC_EmitConvertToTarget, 3,
/*33638*/         OPC_EmitConvertToTarget, 4,
/*33640*/         OPC_EmitConvertToTarget, 5,
/*33642*/         OPC_EmitInteger, MVT::i32, 14, 
/*33645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33648*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33662*/       0, /*End of Scope*/
/*33663*/     /*Scope*/ 100, /*->33764*/
/*33664*/       OPC_CheckChild1Integer, 98|128,1/*226*/, 
/*33667*/       OPC_RecordChild2, // #1 = $cop
/*33668*/       OPC_MoveChild, 2,
/*33670*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33673*/       OPC_MoveParent,
/*33674*/       OPC_RecordChild3, // #2 = $opc1
/*33675*/       OPC_MoveChild, 3,
/*33677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33680*/       OPC_MoveParent,
/*33681*/       OPC_RecordChild4, // #3 = $CRn
/*33682*/       OPC_MoveChild, 4,
/*33684*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33687*/       OPC_MoveParent,
/*33688*/       OPC_RecordChild5, // #4 = $CRm
/*33689*/       OPC_MoveChild, 5,
/*33691*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33694*/       OPC_MoveParent,
/*33695*/       OPC_RecordChild6, // #5 = $opc2
/*33696*/       OPC_MoveChild, 6,
/*33698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33701*/       OPC_MoveParent,
/*33702*/       OPC_Scope, 25, /*->33729*/ // 2 children in Scope
/*33704*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*33706*/         OPC_EmitMergeInputChains1_0,
/*33707*/         OPC_EmitConvertToTarget, 1,
/*33709*/         OPC_EmitConvertToTarget, 2,
/*33711*/         OPC_EmitConvertToTarget, 3,
/*33713*/         OPC_EmitConvertToTarget, 4,
/*33715*/         OPC_EmitConvertToTarget, 5,
/*33717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33729*/       /*Scope*/ 33, /*->33763*/
/*33730*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*33732*/         OPC_EmitMergeInputChains1_0,
/*33733*/         OPC_EmitConvertToTarget, 1,
/*33735*/         OPC_EmitConvertToTarget, 2,
/*33737*/         OPC_EmitConvertToTarget, 3,
/*33739*/         OPC_EmitConvertToTarget, 4,
/*33741*/         OPC_EmitConvertToTarget, 5,
/*33743*/         OPC_EmitInteger, MVT::i32, 14, 
/*33746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33763*/       0, /*End of Scope*/
/*33764*/     /*Scope*/ 31|128,1/*159*/, /*->33925*/
/*33766*/       OPC_CheckChild1Integer, 91|128,1/*219*/, 
/*33769*/       OPC_RecordChild2, // #1 = $addr
/*33770*/       OPC_CheckChild2Type, MVT::i32,
/*33772*/       OPC_Scope, 25, /*->33799*/ // 6 children in Scope
/*33774*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*33776*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33778*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*33781*/         OPC_EmitMergeInputChains1_0,
/*33782*/         OPC_EmitInteger, MVT::i32, 14, 
/*33785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*33799*/       /*Scope*/ 24, /*->33824*/
/*33800*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33802*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33804*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33807*/         OPC_EmitMergeInputChains1_0,
/*33808*/         OPC_EmitInteger, MVT::i32, 14, 
/*33811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*33824*/       /*Scope*/ 24, /*->33849*/
/*33825*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*33827*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33829*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33832*/         OPC_EmitMergeInputChains1_0,
/*33833*/         OPC_EmitInteger, MVT::i32, 14, 
/*33836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*33849*/       /*Scope*/ 24, /*->33874*/
/*33850*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*33852*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33854*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33857*/         OPC_EmitMergeInputChains1_0,
/*33858*/         OPC_EmitInteger, MVT::i32, 14, 
/*33861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*33874*/       /*Scope*/ 24, /*->33899*/
/*33875*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33877*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33879*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33882*/         OPC_EmitMergeInputChains1_0,
/*33883*/         OPC_EmitInteger, MVT::i32, 14, 
/*33886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*33899*/       /*Scope*/ 24, /*->33924*/
/*33900*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*33902*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33904*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33907*/         OPC_EmitMergeInputChains1_0,
/*33908*/         OPC_EmitInteger, MVT::i32, 14, 
/*33911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*33924*/       0, /*End of Scope*/
/*33925*/     /*Scope*/ 30|128,1/*158*/, /*->34085*/
/*33927*/       OPC_CheckChild1Integer, 89|128,1/*217*/, 
/*33930*/       OPC_RecordChild2, // #1 = $addr
/*33931*/       OPC_CheckChild2Type, MVT::i32,
/*33933*/       OPC_Scope, 24, /*->33959*/ // 6 children in Scope
/*33935*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*33937*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33939*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33942*/         OPC_EmitMergeInputChains1_0,
/*33943*/         OPC_EmitInteger, MVT::i32, 14, 
/*33946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 217:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*33959*/       /*Scope*/ 24, /*->33984*/
/*33960*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*33962*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33964*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33967*/         OPC_EmitMergeInputChains1_0,
/*33968*/         OPC_EmitInteger, MVT::i32, 14, 
/*33971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33974*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 217:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*33984*/       /*Scope*/ 24, /*->34009*/
/*33985*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*33987*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33989*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33992*/         OPC_EmitMergeInputChains1_0,
/*33993*/         OPC_EmitInteger, MVT::i32, 14, 
/*33996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 217:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*34009*/       /*Scope*/ 24, /*->34034*/
/*34010*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*34012*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34014*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34017*/         OPC_EmitMergeInputChains1_0,
/*34018*/         OPC_EmitInteger, MVT::i32, 14, 
/*34021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 217:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*34034*/       /*Scope*/ 24, /*->34059*/
/*34035*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*34037*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34039*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34042*/         OPC_EmitMergeInputChains1_0,
/*34043*/         OPC_EmitInteger, MVT::i32, 14, 
/*34046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 217:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*34059*/       /*Scope*/ 24, /*->34084*/
/*34060*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*34062*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34064*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34067*/         OPC_EmitMergeInputChains1_0,
/*34068*/         OPC_EmitInteger, MVT::i32, 14, 
/*34071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 217:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*34084*/       0, /*End of Scope*/
/*34085*/     0, /*End of Scope*/
/*34086*/   /*SwitchOpcode*/ 55|128,15/*1975*/, TARGET_VAL(ISD::XOR),// ->36065
/*34090*/     OPC_Scope, 81|128,1/*209*/, /*->34302*/ // 7 children in Scope
/*34093*/       OPC_RecordChild0, // #0 = $shift
/*34094*/       OPC_Scope, 97, /*->34193*/ // 3 children in Scope
/*34096*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34107*/         OPC_CheckType, MVT::i32,
/*34109*/         OPC_Scope, 27, /*->34138*/ // 3 children in Scope
/*34111*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34113*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*34116*/           OPC_EmitInteger, MVT::i32, 14, 
/*34119*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34125*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*34138*/         /*Scope*/ 26, /*->34165*/
/*34139*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34141*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*34144*/           OPC_EmitInteger, MVT::i32, 14, 
/*34147*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34165*/         /*Scope*/ 26, /*->34192*/
/*34166*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34168*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*34171*/           OPC_EmitInteger, MVT::i32, 14, 
/*34174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34180*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*34192*/         0, /*End of Scope*/
/*34193*/       /*Scope*/ 61, /*->34255*/
/*34194*/         OPC_RecordChild1, // #1 = $shift
/*34195*/         OPC_CheckType, MVT::i32,
/*34197*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34199*/         OPC_Scope, 26, /*->34227*/ // 2 children in Scope
/*34201*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*34204*/           OPC_EmitInteger, MVT::i32, 14, 
/*34207*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34213*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34227*/         /*Scope*/ 26, /*->34254*/
/*34228*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*34231*/           OPC_EmitInteger, MVT::i32, 14, 
/*34234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34237*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34240*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34254*/         0, /*End of Scope*/
/*34255*/       /*Scope*/ 45, /*->34301*/
/*34256*/         OPC_MoveChild, 0,
/*34258*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34261*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34263*/         OPC_MoveParent,
/*34264*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34275*/         OPC_CheckType, MVT::i32,
/*34277*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34279*/         OPC_EmitConvertToTarget, 0,
/*34281*/         OPC_EmitInteger, MVT::i32, 14, 
/*34284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34301*/       0, /*End of Scope*/
/*34302*/     /*Scope*/ 46, /*->34349*/
/*34303*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34314*/       OPC_RecordChild1, // #0 = $imm
/*34315*/       OPC_MoveChild, 1,
/*34317*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34320*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34322*/       OPC_MoveParent,
/*34323*/       OPC_CheckType, MVT::i32,
/*34325*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34327*/       OPC_EmitConvertToTarget, 0,
/*34329*/       OPC_EmitInteger, MVT::i32, 14, 
/*34332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34349*/     /*Scope*/ 102|128,2/*358*/, /*->34709*/
/*34351*/       OPC_RecordChild0, // #0 = $Rn
/*34352*/       OPC_Scope, 117, /*->34471*/ // 3 children in Scope
/*34354*/         OPC_RecordChild1, // #1 = $shift
/*34355*/         OPC_CheckType, MVT::i32,
/*34357*/         OPC_Scope, 27, /*->34386*/ // 4 children in Scope
/*34359*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34361*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*34364*/           OPC_EmitInteger, MVT::i32, 14, 
/*34367*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34373*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34386*/         /*Scope*/ 27, /*->34414*/
/*34387*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34389*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34392*/           OPC_EmitInteger, MVT::i32, 14, 
/*34395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34401*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34414*/         /*Scope*/ 27, /*->34442*/
/*34415*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34417*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*34420*/           OPC_EmitInteger, MVT::i32, 14, 
/*34423*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34429*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34442*/         /*Scope*/ 27, /*->34470*/
/*34443*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34445*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34448*/           OPC_EmitInteger, MVT::i32, 14, 
/*34451*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34457*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34470*/         0, /*End of Scope*/
/*34471*/       /*Scope*/ 84, /*->34556*/
/*34472*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34483*/         OPC_CheckType, MVT::i32,
/*34485*/         OPC_Scope, 22, /*->34509*/ // 3 children in Scope
/*34487*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34489*/           OPC_EmitInteger, MVT::i32, 14, 
/*34492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34495*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34498*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*34509*/         /*Scope*/ 22, /*->34532*/
/*34510*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34512*/           OPC_EmitInteger, MVT::i32, 14, 
/*34515*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34521*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*34532*/         /*Scope*/ 22, /*->34555*/
/*34533*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34535*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34538*/           OPC_EmitInteger, MVT::i32, 14, 
/*34541*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34544*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*34555*/         0, /*End of Scope*/
/*34556*/       /*Scope*/ 22|128,1/*150*/, /*->34708*/
/*34558*/         OPC_RecordChild1, // #1 = $imm
/*34559*/         OPC_Scope, 69, /*->34630*/ // 2 children in Scope
/*34561*/           OPC_MoveChild, 1,
/*34563*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34566*/           OPC_Scope, 30, /*->34598*/ // 2 children in Scope
/*34568*/             OPC_CheckPredicate, 4, // Predicate_so_imm
/*34570*/             OPC_MoveParent,
/*34571*/             OPC_CheckType, MVT::i32,
/*34573*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34575*/             OPC_EmitConvertToTarget, 1,
/*34577*/             OPC_EmitInteger, MVT::i32, 14, 
/*34580*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34583*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34586*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34598*/           /*Scope*/ 30, /*->34629*/
/*34599*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34601*/             OPC_MoveParent,
/*34602*/             OPC_CheckType, MVT::i32,
/*34604*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34606*/             OPC_EmitConvertToTarget, 1,
/*34608*/             OPC_EmitInteger, MVT::i32, 14, 
/*34611*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34617*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34629*/           0, /*End of Scope*/
/*34630*/         /*Scope*/ 76, /*->34707*/
/*34631*/           OPC_CheckType, MVT::i32,
/*34633*/           OPC_Scope, 23, /*->34658*/ // 3 children in Scope
/*34635*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34637*/             OPC_EmitInteger, MVT::i32, 14, 
/*34640*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34643*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34646*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34658*/           /*Scope*/ 23, /*->34682*/
/*34659*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34661*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34664*/             OPC_EmitInteger, MVT::i32, 14, 
/*34667*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34670*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34682*/           /*Scope*/ 23, /*->34706*/
/*34683*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34685*/             OPC_EmitInteger, MVT::i32, 14, 
/*34688*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34691*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34694*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*34706*/           0, /*End of Scope*/
/*34707*/         0, /*End of Scope*/
/*34708*/       0, /*End of Scope*/
/*34709*/     /*Scope*/ 61|128,8/*1085*/, /*->35796*/
/*34711*/       OPC_MoveChild, 0,
/*34713*/       OPC_SwitchOpcode /*3 cases */, 21|128,6/*789*/, TARGET_VAL(ISD::BITCAST),// ->35507
/*34718*/         OPC_MoveChild, 0,
/*34720*/         OPC_SwitchOpcode /*2 cases */, 103|128,2/*359*/, TARGET_VAL(ARMISD::VSHRs),// ->35084
/*34725*/           OPC_RecordChild0, // #0 = $src
/*34726*/           OPC_Scope, 48|128,1/*176*/, /*->34905*/ // 2 children in Scope
/*34729*/             OPC_CheckChild1Integer, 7, 
/*34731*/             OPC_SwitchType /*2 cases */, 84, MVT::v8i8,// ->34818
/*34734*/               OPC_MoveParent,
/*34735*/               OPC_MoveParent,
/*34736*/               OPC_MoveChild, 1,
/*34738*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34741*/               OPC_MoveChild, 0,
/*34743*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34746*/               OPC_Scope, 34, /*->34782*/ // 2 children in Scope
/*34748*/                 OPC_CheckChild0Same, 0,
/*34750*/                 OPC_MoveChild, 1,
/*34752*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34755*/                 OPC_CheckChild0Same, 0,
/*34757*/                 OPC_CheckChild1Integer, 7, 
/*34759*/                 OPC_MoveParent,
/*34760*/                 OPC_CheckType, MVT::v8i8,
/*34762*/                 OPC_MoveParent,
/*34763*/                 OPC_MoveParent,
/*34764*/                 OPC_CheckType, MVT::v2i32,
/*34766*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34769*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34772*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34782*/               /*Scope*/ 34, /*->34817*/
/*34783*/                 OPC_MoveChild, 0,
/*34785*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34788*/                 OPC_CheckChild0Same, 0,
/*34790*/                 OPC_CheckChild1Integer, 7, 
/*34792*/                 OPC_MoveParent,
/*34793*/                 OPC_CheckChild1Same, 0,
/*34795*/                 OPC_CheckType, MVT::v8i8,
/*34797*/                 OPC_MoveParent,
/*34798*/                 OPC_MoveParent,
/*34799*/                 OPC_CheckType, MVT::v2i32,
/*34801*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34804*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34807*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34817*/               0, /*End of Scope*/
/*34818*/             /*SwitchType*/ 84, MVT::v16i8,// ->34904
/*34820*/               OPC_MoveParent,
/*34821*/               OPC_MoveParent,
/*34822*/               OPC_MoveChild, 1,
/*34824*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34827*/               OPC_MoveChild, 0,
/*34829*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34832*/               OPC_Scope, 34, /*->34868*/ // 2 children in Scope
/*34834*/                 OPC_CheckChild0Same, 0,
/*34836*/                 OPC_MoveChild, 1,
/*34838*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34841*/                 OPC_CheckChild0Same, 0,
/*34843*/                 OPC_CheckChild1Integer, 7, 
/*34845*/                 OPC_MoveParent,
/*34846*/                 OPC_CheckType, MVT::v16i8,
/*34848*/                 OPC_MoveParent,
/*34849*/                 OPC_MoveParent,
/*34850*/                 OPC_CheckType, MVT::v4i32,
/*34852*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34855*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34858*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34868*/               /*Scope*/ 34, /*->34903*/
/*34869*/                 OPC_MoveChild, 0,
/*34871*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34874*/                 OPC_CheckChild0Same, 0,
/*34876*/                 OPC_CheckChild1Integer, 7, 
/*34878*/                 OPC_MoveParent,
/*34879*/                 OPC_CheckChild1Same, 0,
/*34881*/                 OPC_CheckType, MVT::v16i8,
/*34883*/                 OPC_MoveParent,
/*34884*/                 OPC_MoveParent,
/*34885*/                 OPC_CheckType, MVT::v4i32,
/*34887*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34890*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34893*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34903*/               0, /*End of Scope*/
/*34904*/             0, // EndSwitchType
/*34905*/           /*Scope*/ 48|128,1/*176*/, /*->35083*/
/*34907*/             OPC_CheckChild1Integer, 15, 
/*34909*/             OPC_SwitchType /*2 cases */, 84, MVT::v4i16,// ->34996
/*34912*/               OPC_MoveParent,
/*34913*/               OPC_MoveParent,
/*34914*/               OPC_MoveChild, 1,
/*34916*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34919*/               OPC_MoveChild, 0,
/*34921*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34924*/               OPC_Scope, 34, /*->34960*/ // 2 children in Scope
/*34926*/                 OPC_CheckChild0Same, 0,
/*34928*/                 OPC_MoveChild, 1,
/*34930*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34933*/                 OPC_CheckChild0Same, 0,
/*34935*/                 OPC_CheckChild1Integer, 15, 
/*34937*/                 OPC_MoveParent,
/*34938*/                 OPC_CheckType, MVT::v4i16,
/*34940*/                 OPC_MoveParent,
/*34941*/                 OPC_MoveParent,
/*34942*/                 OPC_CheckType, MVT::v2i32,
/*34944*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34947*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34950*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34960*/               /*Scope*/ 34, /*->34995*/
/*34961*/                 OPC_MoveChild, 0,
/*34963*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34966*/                 OPC_CheckChild0Same, 0,
/*34968*/                 OPC_CheckChild1Integer, 15, 
/*34970*/                 OPC_MoveParent,
/*34971*/                 OPC_CheckChild1Same, 0,
/*34973*/                 OPC_CheckType, MVT::v4i16,
/*34975*/                 OPC_MoveParent,
/*34976*/                 OPC_MoveParent,
/*34977*/                 OPC_CheckType, MVT::v2i32,
/*34979*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34982*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34985*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34995*/               0, /*End of Scope*/
/*34996*/             /*SwitchType*/ 84, MVT::v8i16,// ->35082
/*34998*/               OPC_MoveParent,
/*34999*/               OPC_MoveParent,
/*35000*/               OPC_MoveChild, 1,
/*35002*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35005*/               OPC_MoveChild, 0,
/*35007*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35010*/               OPC_Scope, 34, /*->35046*/ // 2 children in Scope
/*35012*/                 OPC_CheckChild0Same, 0,
/*35014*/                 OPC_MoveChild, 1,
/*35016*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35019*/                 OPC_CheckChild0Same, 0,
/*35021*/                 OPC_CheckChild1Integer, 15, 
/*35023*/                 OPC_MoveParent,
/*35024*/                 OPC_CheckType, MVT::v8i16,
/*35026*/                 OPC_MoveParent,
/*35027*/                 OPC_MoveParent,
/*35028*/                 OPC_CheckType, MVT::v4i32,
/*35030*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35033*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35036*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35046*/               /*Scope*/ 34, /*->35081*/
/*35047*/                 OPC_MoveChild, 0,
/*35049*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35052*/                 OPC_CheckChild0Same, 0,
/*35054*/                 OPC_CheckChild1Integer, 15, 
/*35056*/                 OPC_MoveParent,
/*35057*/                 OPC_CheckChild1Same, 0,
/*35059*/                 OPC_CheckType, MVT::v8i16,
/*35061*/                 OPC_MoveParent,
/*35062*/                 OPC_MoveParent,
/*35063*/                 OPC_CheckType, MVT::v4i32,
/*35065*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35068*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35071*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35081*/               0, /*End of Scope*/
/*35082*/             0, // EndSwitchType
/*35083*/           0, /*End of Scope*/
/*35084*/         /*SwitchOpcode*/ 34|128,3/*418*/, TARGET_VAL(ISD::ADD),// ->35506
/*35088*/           OPC_Scope, 51, /*->35141*/ // 8 children in Scope
/*35090*/             OPC_RecordChild0, // #0 = $src
/*35091*/             OPC_MoveChild, 1,
/*35093*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35096*/             OPC_CheckChild0Same, 0,
/*35098*/             OPC_CheckChild1Integer, 7, 
/*35100*/             OPC_MoveParent,
/*35101*/             OPC_CheckType, MVT::v8i8,
/*35103*/             OPC_MoveParent,
/*35104*/             OPC_MoveParent,
/*35105*/             OPC_MoveChild, 1,
/*35107*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35110*/             OPC_MoveChild, 0,
/*35112*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35115*/             OPC_CheckChild0Same, 0,
/*35117*/             OPC_CheckChild1Integer, 7, 
/*35119*/             OPC_CheckType, MVT::v8i8,
/*35121*/             OPC_MoveParent,
/*35122*/             OPC_MoveParent,
/*35123*/             OPC_CheckType, MVT::v2i32,
/*35125*/             OPC_EmitInteger, MVT::i32, 14, 
/*35128*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35131*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35141*/           /*Scope*/ 51, /*->35193*/
/*35142*/             OPC_MoveChild, 0,
/*35144*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35147*/             OPC_RecordChild0, // #0 = $src
/*35148*/             OPC_CheckChild1Integer, 7, 
/*35150*/             OPC_MoveParent,
/*35151*/             OPC_CheckChild1Same, 0,
/*35153*/             OPC_CheckType, MVT::v8i8,
/*35155*/             OPC_MoveParent,
/*35156*/             OPC_MoveParent,
/*35157*/             OPC_MoveChild, 1,
/*35159*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35162*/             OPC_MoveChild, 0,
/*35164*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35167*/             OPC_CheckChild0Same, 0,
/*35169*/             OPC_CheckChild1Integer, 7, 
/*35171*/             OPC_CheckType, MVT::v8i8,
/*35173*/             OPC_MoveParent,
/*35174*/             OPC_MoveParent,
/*35175*/             OPC_CheckType, MVT::v2i32,
/*35177*/             OPC_EmitInteger, MVT::i32, 14, 
/*35180*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35183*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35193*/           /*Scope*/ 51, /*->35245*/
/*35194*/             OPC_RecordChild0, // #0 = $src
/*35195*/             OPC_MoveChild, 1,
/*35197*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35200*/             OPC_CheckChild0Same, 0,
/*35202*/             OPC_CheckChild1Integer, 15, 
/*35204*/             OPC_MoveParent,
/*35205*/             OPC_CheckType, MVT::v4i16,
/*35207*/             OPC_MoveParent,
/*35208*/             OPC_MoveParent,
/*35209*/             OPC_MoveChild, 1,
/*35211*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35214*/             OPC_MoveChild, 0,
/*35216*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35219*/             OPC_CheckChild0Same, 0,
/*35221*/             OPC_CheckChild1Integer, 15, 
/*35223*/             OPC_CheckType, MVT::v4i16,
/*35225*/             OPC_MoveParent,
/*35226*/             OPC_MoveParent,
/*35227*/             OPC_CheckType, MVT::v2i32,
/*35229*/             OPC_EmitInteger, MVT::i32, 14, 
/*35232*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35235*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35245*/           /*Scope*/ 51, /*->35297*/
/*35246*/             OPC_MoveChild, 0,
/*35248*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35251*/             OPC_RecordChild0, // #0 = $src
/*35252*/             OPC_CheckChild1Integer, 15, 
/*35254*/             OPC_MoveParent,
/*35255*/             OPC_CheckChild1Same, 0,
/*35257*/             OPC_CheckType, MVT::v4i16,
/*35259*/             OPC_MoveParent,
/*35260*/             OPC_MoveParent,
/*35261*/             OPC_MoveChild, 1,
/*35263*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35266*/             OPC_MoveChild, 0,
/*35268*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35271*/             OPC_CheckChild0Same, 0,
/*35273*/             OPC_CheckChild1Integer, 15, 
/*35275*/             OPC_CheckType, MVT::v4i16,
/*35277*/             OPC_MoveParent,
/*35278*/             OPC_MoveParent,
/*35279*/             OPC_CheckType, MVT::v2i32,
/*35281*/             OPC_EmitInteger, MVT::i32, 14, 
/*35284*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35287*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35297*/           /*Scope*/ 51, /*->35349*/
/*35298*/             OPC_RecordChild0, // #0 = $src
/*35299*/             OPC_MoveChild, 1,
/*35301*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35304*/             OPC_CheckChild0Same, 0,
/*35306*/             OPC_CheckChild1Integer, 7, 
/*35308*/             OPC_MoveParent,
/*35309*/             OPC_CheckType, MVT::v16i8,
/*35311*/             OPC_MoveParent,
/*35312*/             OPC_MoveParent,
/*35313*/             OPC_MoveChild, 1,
/*35315*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35318*/             OPC_MoveChild, 0,
/*35320*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35323*/             OPC_CheckChild0Same, 0,
/*35325*/             OPC_CheckChild1Integer, 7, 
/*35327*/             OPC_CheckType, MVT::v16i8,
/*35329*/             OPC_MoveParent,
/*35330*/             OPC_MoveParent,
/*35331*/             OPC_CheckType, MVT::v4i32,
/*35333*/             OPC_EmitInteger, MVT::i32, 14, 
/*35336*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35339*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35349*/           /*Scope*/ 51, /*->35401*/
/*35350*/             OPC_MoveChild, 0,
/*35352*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35355*/             OPC_RecordChild0, // #0 = $src
/*35356*/             OPC_CheckChild1Integer, 7, 
/*35358*/             OPC_MoveParent,
/*35359*/             OPC_CheckChild1Same, 0,
/*35361*/             OPC_CheckType, MVT::v16i8,
/*35363*/             OPC_MoveParent,
/*35364*/             OPC_MoveParent,
/*35365*/             OPC_MoveChild, 1,
/*35367*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35370*/             OPC_MoveChild, 0,
/*35372*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35375*/             OPC_CheckChild0Same, 0,
/*35377*/             OPC_CheckChild1Integer, 7, 
/*35379*/             OPC_CheckType, MVT::v16i8,
/*35381*/             OPC_MoveParent,
/*35382*/             OPC_MoveParent,
/*35383*/             OPC_CheckType, MVT::v4i32,
/*35385*/             OPC_EmitInteger, MVT::i32, 14, 
/*35388*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35391*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35401*/           /*Scope*/ 51, /*->35453*/
/*35402*/             OPC_RecordChild0, // #0 = $src
/*35403*/             OPC_MoveChild, 1,
/*35405*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35408*/             OPC_CheckChild0Same, 0,
/*35410*/             OPC_CheckChild1Integer, 15, 
/*35412*/             OPC_MoveParent,
/*35413*/             OPC_CheckType, MVT::v8i16,
/*35415*/             OPC_MoveParent,
/*35416*/             OPC_MoveParent,
/*35417*/             OPC_MoveChild, 1,
/*35419*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35422*/             OPC_MoveChild, 0,
/*35424*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35427*/             OPC_CheckChild0Same, 0,
/*35429*/             OPC_CheckChild1Integer, 15, 
/*35431*/             OPC_CheckType, MVT::v8i16,
/*35433*/             OPC_MoveParent,
/*35434*/             OPC_MoveParent,
/*35435*/             OPC_CheckType, MVT::v4i32,
/*35437*/             OPC_EmitInteger, MVT::i32, 14, 
/*35440*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35443*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35453*/           /*Scope*/ 51, /*->35505*/
/*35454*/             OPC_MoveChild, 0,
/*35456*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35459*/             OPC_RecordChild0, // #0 = $src
/*35460*/             OPC_CheckChild1Integer, 15, 
/*35462*/             OPC_MoveParent,
/*35463*/             OPC_CheckChild1Same, 0,
/*35465*/             OPC_CheckType, MVT::v8i16,
/*35467*/             OPC_MoveParent,
/*35468*/             OPC_MoveParent,
/*35469*/             OPC_MoveChild, 1,
/*35471*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35474*/             OPC_MoveChild, 0,
/*35476*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35479*/             OPC_CheckChild0Same, 0,
/*35481*/             OPC_CheckChild1Integer, 15, 
/*35483*/             OPC_CheckType, MVT::v8i16,
/*35485*/             OPC_MoveParent,
/*35486*/             OPC_MoveParent,
/*35487*/             OPC_CheckType, MVT::v4i32,
/*35489*/             OPC_EmitInteger, MVT::i32, 14, 
/*35492*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35495*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35505*/           0, /*End of Scope*/
/*35506*/         0, // EndSwitchOpcode
/*35507*/       /*SwitchOpcode*/ 115, TARGET_VAL(ARMISD::VSHRs),// ->35625
/*35510*/         OPC_RecordChild0, // #0 = $src
/*35511*/         OPC_CheckChild1Integer, 31, 
/*35513*/         OPC_MoveParent,
/*35514*/         OPC_MoveChild, 1,
/*35516*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35519*/         OPC_Scope, 51, /*->35572*/ // 2 children in Scope
/*35521*/           OPC_CheckChild0Same, 0,
/*35523*/           OPC_MoveChild, 1,
/*35525*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35528*/           OPC_CheckChild0Same, 0,
/*35530*/           OPC_CheckChild1Integer, 31, 
/*35532*/           OPC_MoveParent,
/*35533*/           OPC_MoveParent,
/*35534*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35553
/*35537*/             OPC_EmitInteger, MVT::i32, 14, 
/*35540*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35543*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35553*/           /*SwitchType*/ 16, MVT::v4i32,// ->35571
/*35555*/             OPC_EmitInteger, MVT::i32, 14, 
/*35558*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35561*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35571*/           0, // EndSwitchType
/*35572*/         /*Scope*/ 51, /*->35624*/
/*35573*/           OPC_MoveChild, 0,
/*35575*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35578*/           OPC_CheckChild0Same, 0,
/*35580*/           OPC_CheckChild1Integer, 31, 
/*35582*/           OPC_MoveParent,
/*35583*/           OPC_CheckChild1Same, 0,
/*35585*/           OPC_MoveParent,
/*35586*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35605
/*35589*/             OPC_EmitInteger, MVT::i32, 14, 
/*35592*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35595*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35605*/           /*SwitchType*/ 16, MVT::v4i32,// ->35623
/*35607*/             OPC_EmitInteger, MVT::i32, 14, 
/*35610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35613*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35623*/           0, // EndSwitchType
/*35624*/         0, /*End of Scope*/
/*35625*/       /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ISD::ADD),// ->35795
/*35629*/         OPC_Scope, 40, /*->35671*/ // 4 children in Scope
/*35631*/           OPC_RecordChild0, // #0 = $src
/*35632*/           OPC_MoveChild, 1,
/*35634*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35637*/           OPC_CheckChild0Same, 0,
/*35639*/           OPC_CheckChild1Integer, 31, 
/*35641*/           OPC_MoveParent,
/*35642*/           OPC_MoveParent,
/*35643*/           OPC_MoveChild, 1,
/*35645*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35648*/           OPC_CheckChild0Same, 0,
/*35650*/           OPC_CheckChild1Integer, 31, 
/*35652*/           OPC_MoveParent,
/*35653*/           OPC_CheckType, MVT::v2i32,
/*35655*/           OPC_EmitInteger, MVT::i32, 14, 
/*35658*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35661*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35671*/         /*Scope*/ 40, /*->35712*/
/*35672*/           OPC_MoveChild, 0,
/*35674*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35677*/           OPC_RecordChild0, // #0 = $src
/*35678*/           OPC_CheckChild1Integer, 31, 
/*35680*/           OPC_MoveParent,
/*35681*/           OPC_CheckChild1Same, 0,
/*35683*/           OPC_MoveParent,
/*35684*/           OPC_MoveChild, 1,
/*35686*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35689*/           OPC_CheckChild0Same, 0,
/*35691*/           OPC_CheckChild1Integer, 31, 
/*35693*/           OPC_MoveParent,
/*35694*/           OPC_CheckType, MVT::v2i32,
/*35696*/           OPC_EmitInteger, MVT::i32, 14, 
/*35699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35712*/         /*Scope*/ 40, /*->35753*/
/*35713*/           OPC_RecordChild0, // #0 = $src
/*35714*/           OPC_MoveChild, 1,
/*35716*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35719*/           OPC_CheckChild0Same, 0,
/*35721*/           OPC_CheckChild1Integer, 31, 
/*35723*/           OPC_MoveParent,
/*35724*/           OPC_MoveParent,
/*35725*/           OPC_MoveChild, 1,
/*35727*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35730*/           OPC_CheckChild0Same, 0,
/*35732*/           OPC_CheckChild1Integer, 31, 
/*35734*/           OPC_MoveParent,
/*35735*/           OPC_CheckType, MVT::v4i32,
/*35737*/           OPC_EmitInteger, MVT::i32, 14, 
/*35740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35743*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35753*/         /*Scope*/ 40, /*->35794*/
/*35754*/           OPC_MoveChild, 0,
/*35756*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35759*/           OPC_RecordChild0, // #0 = $src
/*35760*/           OPC_CheckChild1Integer, 31, 
/*35762*/           OPC_MoveParent,
/*35763*/           OPC_CheckChild1Same, 0,
/*35765*/           OPC_MoveParent,
/*35766*/           OPC_MoveChild, 1,
/*35768*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35771*/           OPC_CheckChild0Same, 0,
/*35773*/           OPC_CheckChild1Integer, 31, 
/*35775*/           OPC_MoveParent,
/*35776*/           OPC_CheckType, MVT::v4i32,
/*35778*/           OPC_EmitInteger, MVT::i32, 14, 
/*35781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35794*/         0, /*End of Scope*/
/*35795*/       0, // EndSwitchOpcode
/*35796*/     /*Scope*/ 109, /*->35906*/
/*35797*/       OPC_RecordChild0, // #0 = $Vm
/*35798*/       OPC_MoveChild, 1,
/*35800*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35803*/       OPC_MoveChild, 0,
/*35805*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35808*/       OPC_MoveChild, 0,
/*35810*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35813*/       OPC_MoveParent,
/*35814*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*35816*/       OPC_SwitchType /*2 cases */, 42, MVT::v8i8,// ->35861
/*35819*/         OPC_MoveParent,
/*35820*/         OPC_MoveParent,
/*35821*/         OPC_CheckType, MVT::v2i32,
/*35823*/         OPC_Scope, 18, /*->35843*/ // 2 children in Scope
/*35825*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35827*/           OPC_EmitInteger, MVT::i32, 14, 
/*35830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35833*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35843*/         /*Scope*/ 16, /*->35860*/
/*35844*/           OPC_EmitInteger, MVT::i32, 14, 
/*35847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35860*/         0, /*End of Scope*/
/*35861*/       /*SwitchType*/ 42, MVT::v16i8,// ->35905
/*35863*/         OPC_MoveParent,
/*35864*/         OPC_MoveParent,
/*35865*/         OPC_CheckType, MVT::v4i32,
/*35867*/         OPC_Scope, 18, /*->35887*/ // 2 children in Scope
/*35869*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35871*/           OPC_EmitInteger, MVT::i32, 14, 
/*35874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35877*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35887*/         /*Scope*/ 16, /*->35904*/
/*35888*/           OPC_EmitInteger, MVT::i32, 14, 
/*35891*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35894*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35904*/         0, /*End of Scope*/
/*35905*/       0, // EndSwitchType
/*35906*/     /*Scope*/ 110, /*->36017*/
/*35907*/       OPC_MoveChild, 0,
/*35909*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35912*/       OPC_MoveChild, 0,
/*35914*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35917*/       OPC_MoveChild, 0,
/*35919*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35922*/       OPC_MoveParent,
/*35923*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*35925*/       OPC_SwitchType /*2 cases */, 43, MVT::v8i8,// ->35971
/*35928*/         OPC_MoveParent,
/*35929*/         OPC_MoveParent,
/*35930*/         OPC_RecordChild1, // #0 = $Vm
/*35931*/         OPC_CheckType, MVT::v2i32,
/*35933*/         OPC_Scope, 18, /*->35953*/ // 2 children in Scope
/*35935*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35937*/           OPC_EmitInteger, MVT::i32, 14, 
/*35940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35953*/         /*Scope*/ 16, /*->35970*/
/*35954*/           OPC_EmitInteger, MVT::i32, 14, 
/*35957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35970*/         0, /*End of Scope*/
/*35971*/       /*SwitchType*/ 43, MVT::v16i8,// ->36016
/*35973*/         OPC_MoveParent,
/*35974*/         OPC_MoveParent,
/*35975*/         OPC_RecordChild1, // #0 = $Vm
/*35976*/         OPC_CheckType, MVT::v4i32,
/*35978*/         OPC_Scope, 18, /*->35998*/ // 2 children in Scope
/*35980*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35982*/           OPC_EmitInteger, MVT::i32, 14, 
/*35985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35998*/         /*Scope*/ 16, /*->36015*/
/*35999*/           OPC_EmitInteger, MVT::i32, 14, 
/*36002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36005*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36015*/         0, /*End of Scope*/
/*36016*/       0, // EndSwitchType
/*36017*/     /*Scope*/ 46, /*->36064*/
/*36018*/       OPC_RecordChild0, // #0 = $Vn
/*36019*/       OPC_RecordChild1, // #1 = $Vm
/*36020*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->36042
/*36023*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36025*/         OPC_EmitInteger, MVT::i32, 14, 
/*36028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36042*/       /*SwitchType*/ 19, MVT::v4i32,// ->36063
/*36044*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36046*/         OPC_EmitInteger, MVT::i32, 14, 
/*36049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36063*/       0, // EndSwitchType
/*36064*/     0, /*End of Scope*/
/*36065*/   /*SwitchOpcode*/ 51|128,5/*691*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->36760
/*36069*/     OPC_RecordMemRef,
/*36070*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36071*/     OPC_RecordChild1, // #1 = $addr
/*36072*/     OPC_CheckChild1Type, MVT::i32,
/*36074*/     OPC_CheckType, MVT::i32,
/*36076*/     OPC_Scope, 26, /*->36104*/ // 20 children in Scope
/*36078*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36080*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36082*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36084*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36087*/       OPC_EmitMergeInputChains1_0,
/*36088*/       OPC_EmitInteger, MVT::i32, 14, 
/*36091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36104*/     /*Scope*/ 26, /*->36131*/
/*36105*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36107*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36109*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36111*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36114*/       OPC_EmitMergeInputChains1_0,
/*36115*/       OPC_EmitInteger, MVT::i32, 14, 
/*36118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36131*/     /*Scope*/ 26, /*->36158*/
/*36132*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36134*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36136*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36138*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36141*/       OPC_EmitMergeInputChains1_0,
/*36142*/       OPC_EmitInteger, MVT::i32, 14, 
/*36145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36148*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36158*/     /*Scope*/ 26, /*->36185*/
/*36159*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36161*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36163*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36165*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36168*/       OPC_EmitMergeInputChains1_0,
/*36169*/       OPC_EmitInteger, MVT::i32, 14, 
/*36172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*36185*/     /*Scope*/ 26, /*->36212*/
/*36186*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36188*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36190*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36192*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36195*/       OPC_EmitMergeInputChains1_0,
/*36196*/       OPC_EmitInteger, MVT::i32, 14, 
/*36199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*36212*/     /*Scope*/ 26, /*->36239*/
/*36213*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36215*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36217*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36219*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36222*/       OPC_EmitMergeInputChains1_0,
/*36223*/       OPC_EmitInteger, MVT::i32, 14, 
/*36226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*36239*/     /*Scope*/ 26, /*->36266*/
/*36240*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36242*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36244*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36247*/       OPC_EmitMergeInputChains1_0,
/*36248*/       OPC_EmitInteger, MVT::i32, 14, 
/*36251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*36266*/     /*Scope*/ 26, /*->36293*/
/*36267*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36269*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36271*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*36274*/       OPC_EmitMergeInputChains1_0,
/*36275*/       OPC_EmitInteger, MVT::i32, 14, 
/*36278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*36293*/     /*Scope*/ 26, /*->36320*/
/*36294*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36296*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36298*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36301*/       OPC_EmitMergeInputChains1_0,
/*36302*/       OPC_EmitInteger, MVT::i32, 14, 
/*36305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*36320*/     /*Scope*/ 26, /*->36347*/
/*36321*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36323*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36325*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36328*/       OPC_EmitMergeInputChains1_0,
/*36329*/       OPC_EmitInteger, MVT::i32, 14, 
/*36332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*36347*/     /*Scope*/ 26, /*->36374*/
/*36348*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36350*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36352*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36355*/       OPC_EmitMergeInputChains1_0,
/*36356*/       OPC_EmitInteger, MVT::i32, 14, 
/*36359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*36374*/     /*Scope*/ 26, /*->36401*/
/*36375*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36377*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36379*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36382*/       OPC_EmitMergeInputChains1_0,
/*36383*/       OPC_EmitInteger, MVT::i32, 14, 
/*36386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36389*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*36401*/     /*Scope*/ 25, /*->36427*/
/*36402*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36404*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36406*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36409*/       OPC_EmitMergeInputChains1_0,
/*36410*/       OPC_EmitInteger, MVT::i32, 14, 
/*36413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36416*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*36427*/     /*Scope*/ 25, /*->36453*/
/*36428*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36430*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36432*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36435*/       OPC_EmitMergeInputChains1_0,
/*36436*/       OPC_EmitInteger, MVT::i32, 14, 
/*36439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*36453*/     /*Scope*/ 50, /*->36504*/
/*36454*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36456*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36458*/       OPC_Scope, 21, /*->36481*/ // 2 children in Scope
/*36460*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*36463*/         OPC_EmitMergeInputChains1_0,
/*36464*/         OPC_EmitInteger, MVT::i32, 14, 
/*36467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*36481*/       /*Scope*/ 21, /*->36503*/
/*36482*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*36485*/         OPC_EmitMergeInputChains1_0,
/*36486*/         OPC_EmitInteger, MVT::i32, 14, 
/*36489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*36503*/       0, /*End of Scope*/
/*36504*/     /*Scope*/ 50, /*->36555*/
/*36505*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36507*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36509*/       OPC_Scope, 21, /*->36532*/ // 2 children in Scope
/*36511*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*36514*/         OPC_EmitMergeInputChains1_0,
/*36515*/         OPC_EmitInteger, MVT::i32, 14, 
/*36518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*36532*/       /*Scope*/ 21, /*->36554*/
/*36533*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*36536*/         OPC_EmitMergeInputChains1_0,
/*36537*/         OPC_EmitInteger, MVT::i32, 14, 
/*36540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36543*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*36554*/       0, /*End of Scope*/
/*36555*/     /*Scope*/ 50, /*->36606*/
/*36556*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36558*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36560*/       OPC_Scope, 21, /*->36583*/ // 2 children in Scope
/*36562*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*36565*/         OPC_EmitMergeInputChains1_0,
/*36566*/         OPC_EmitInteger, MVT::i32, 14, 
/*36569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*36583*/       /*Scope*/ 21, /*->36605*/
/*36584*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*36587*/         OPC_EmitMergeInputChains1_0,
/*36588*/         OPC_EmitInteger, MVT::i32, 14, 
/*36591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*36605*/       0, /*End of Scope*/
/*36606*/     /*Scope*/ 50, /*->36657*/
/*36607*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36609*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36611*/       OPC_Scope, 21, /*->36634*/ // 2 children in Scope
/*36613*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36616*/         OPC_EmitMergeInputChains1_0,
/*36617*/         OPC_EmitInteger, MVT::i32, 14, 
/*36620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*36634*/       /*Scope*/ 21, /*->36656*/
/*36635*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36638*/         OPC_EmitMergeInputChains1_0,
/*36639*/         OPC_EmitInteger, MVT::i32, 14, 
/*36642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*36656*/       0, /*End of Scope*/
/*36657*/     /*Scope*/ 50, /*->36708*/
/*36658*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36660*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36662*/       OPC_Scope, 21, /*->36685*/ // 2 children in Scope
/*36664*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36667*/         OPC_EmitMergeInputChains1_0,
/*36668*/         OPC_EmitInteger, MVT::i32, 14, 
/*36671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*36685*/       /*Scope*/ 21, /*->36707*/
/*36686*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36689*/         OPC_EmitMergeInputChains1_0,
/*36690*/         OPC_EmitInteger, MVT::i32, 14, 
/*36693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*36707*/       0, /*End of Scope*/
/*36708*/     /*Scope*/ 50, /*->36759*/
/*36709*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36711*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36713*/       OPC_Scope, 21, /*->36736*/ // 2 children in Scope
/*36715*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36718*/         OPC_EmitMergeInputChains1_0,
/*36719*/         OPC_EmitInteger, MVT::i32, 14, 
/*36722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*36736*/       /*Scope*/ 21, /*->36758*/
/*36737*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36740*/         OPC_EmitMergeInputChains1_0,
/*36741*/         OPC_EmitInteger, MVT::i32, 14, 
/*36744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*36758*/       0, /*End of Scope*/
/*36759*/     0, /*End of Scope*/
/*36760*/   /*SwitchOpcode*/ 52|128,5/*692*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->37456
/*36764*/     OPC_RecordMemRef,
/*36765*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*36766*/     OPC_RecordChild1, // #1 = $addr
/*36767*/     OPC_CheckChild1Type, MVT::i32,
/*36769*/     OPC_RecordChild2, // #2 = $val
/*36770*/     OPC_CheckChild2Type, MVT::i32,
/*36772*/     OPC_Scope, 26, /*->36800*/ // 20 children in Scope
/*36774*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*36776*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*36778*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36780*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36783*/       OPC_EmitMergeInputChains1_0,
/*36784*/       OPC_EmitInteger, MVT::i32, 14, 
/*36787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36790*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36800*/     /*Scope*/ 26, /*->36827*/
/*36801*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*36803*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*36805*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36807*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36810*/       OPC_EmitMergeInputChains1_0,
/*36811*/       OPC_EmitInteger, MVT::i32, 14, 
/*36814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36827*/     /*Scope*/ 26, /*->36854*/
/*36828*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*36830*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*36832*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36834*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36837*/       OPC_EmitMergeInputChains1_0,
/*36838*/       OPC_EmitInteger, MVT::i32, 14, 
/*36841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*36854*/     /*Scope*/ 26, /*->36881*/
/*36855*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*36857*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*36859*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36861*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36864*/       OPC_EmitMergeInputChains1_0,
/*36865*/       OPC_EmitInteger, MVT::i32, 14, 
/*36868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36881*/     /*Scope*/ 26, /*->36908*/
/*36882*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*36884*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*36886*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36888*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36891*/       OPC_EmitMergeInputChains1_0,
/*36892*/       OPC_EmitInteger, MVT::i32, 14, 
/*36895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36908*/     /*Scope*/ 26, /*->36935*/
/*36909*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*36911*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*36913*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36915*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36918*/       OPC_EmitMergeInputChains1_0,
/*36919*/       OPC_EmitInteger, MVT::i32, 14, 
/*36922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*36935*/     /*Scope*/ 26, /*->36962*/
/*36936*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*36938*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36940*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*36943*/       OPC_EmitMergeInputChains1_0,
/*36944*/       OPC_EmitInteger, MVT::i32, 14, 
/*36947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*36962*/     /*Scope*/ 26, /*->36989*/
/*36963*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*36965*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36967*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*36970*/       OPC_EmitMergeInputChains1_0,
/*36971*/       OPC_EmitInteger, MVT::i32, 14, 
/*36974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*36989*/     /*Scope*/ 26, /*->37016*/
/*36990*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*36992*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36994*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*36997*/       OPC_EmitMergeInputChains1_0,
/*36998*/       OPC_EmitInteger, MVT::i32, 14, 
/*37001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37016*/     /*Scope*/ 26, /*->37043*/
/*37017*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37019*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37021*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37024*/       OPC_EmitMergeInputChains1_0,
/*37025*/       OPC_EmitInteger, MVT::i32, 14, 
/*37028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37043*/     /*Scope*/ 26, /*->37070*/
/*37044*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37046*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37048*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37051*/       OPC_EmitMergeInputChains1_0,
/*37052*/       OPC_EmitInteger, MVT::i32, 14, 
/*37055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37070*/     /*Scope*/ 26, /*->37097*/
/*37071*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37073*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37075*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37078*/       OPC_EmitMergeInputChains1_0,
/*37079*/       OPC_EmitInteger, MVT::i32, 14, 
/*37082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37097*/     /*Scope*/ 25, /*->37123*/
/*37098*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37100*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37102*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37105*/       OPC_EmitMergeInputChains1_0,
/*37106*/       OPC_EmitInteger, MVT::i32, 14, 
/*37109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37112*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37123*/     /*Scope*/ 25, /*->37149*/
/*37124*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37126*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37128*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37131*/       OPC_EmitMergeInputChains1_0,
/*37132*/       OPC_EmitInteger, MVT::i32, 14, 
/*37135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37138*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37149*/     /*Scope*/ 50, /*->37200*/
/*37150*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37152*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37154*/       OPC_Scope, 21, /*->37177*/ // 2 children in Scope
/*37156*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37159*/         OPC_EmitMergeInputChains1_0,
/*37160*/         OPC_EmitInteger, MVT::i32, 14, 
/*37163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37177*/       /*Scope*/ 21, /*->37199*/
/*37178*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*37181*/         OPC_EmitMergeInputChains1_0,
/*37182*/         OPC_EmitInteger, MVT::i32, 14, 
/*37185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*37199*/       0, /*End of Scope*/
/*37200*/     /*Scope*/ 50, /*->37251*/
/*37201*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37203*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37205*/       OPC_Scope, 21, /*->37228*/ // 2 children in Scope
/*37207*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37210*/         OPC_EmitMergeInputChains1_0,
/*37211*/         OPC_EmitInteger, MVT::i32, 14, 
/*37214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*37228*/       /*Scope*/ 21, /*->37250*/
/*37229*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*37232*/         OPC_EmitMergeInputChains1_0,
/*37233*/         OPC_EmitInteger, MVT::i32, 14, 
/*37236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*37250*/       0, /*End of Scope*/
/*37251*/     /*Scope*/ 50, /*->37302*/
/*37252*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37254*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37256*/       OPC_Scope, 21, /*->37279*/ // 2 children in Scope
/*37258*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*37261*/         OPC_EmitMergeInputChains1_0,
/*37262*/         OPC_EmitInteger, MVT::i32, 14, 
/*37265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*37279*/       /*Scope*/ 21, /*->37301*/
/*37280*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*37283*/         OPC_EmitMergeInputChains1_0,
/*37284*/         OPC_EmitInteger, MVT::i32, 14, 
/*37287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*37301*/       0, /*End of Scope*/
/*37302*/     /*Scope*/ 50, /*->37353*/
/*37303*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37305*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37307*/       OPC_Scope, 21, /*->37330*/ // 2 children in Scope
/*37309*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37312*/         OPC_EmitMergeInputChains1_0,
/*37313*/         OPC_EmitInteger, MVT::i32, 14, 
/*37316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37330*/       /*Scope*/ 21, /*->37352*/
/*37331*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37334*/         OPC_EmitMergeInputChains1_0,
/*37335*/         OPC_EmitInteger, MVT::i32, 14, 
/*37338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37341*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37352*/       0, /*End of Scope*/
/*37353*/     /*Scope*/ 50, /*->37404*/
/*37354*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37356*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37358*/       OPC_Scope, 21, /*->37381*/ // 2 children in Scope
/*37360*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37363*/         OPC_EmitMergeInputChains1_0,
/*37364*/         OPC_EmitInteger, MVT::i32, 14, 
/*37367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37381*/       /*Scope*/ 21, /*->37403*/
/*37382*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37385*/         OPC_EmitMergeInputChains1_0,
/*37386*/         OPC_EmitInteger, MVT::i32, 14, 
/*37389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37403*/       0, /*End of Scope*/
/*37404*/     /*Scope*/ 50, /*->37455*/
/*37405*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37407*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37409*/       OPC_Scope, 21, /*->37432*/ // 2 children in Scope
/*37411*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37414*/         OPC_EmitMergeInputChains1_0,
/*37415*/         OPC_EmitInteger, MVT::i32, 14, 
/*37418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37432*/       /*Scope*/ 21, /*->37454*/
/*37433*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37436*/         OPC_EmitMergeInputChains1_0,
/*37437*/         OPC_EmitInteger, MVT::i32, 14, 
/*37440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37454*/       0, /*End of Scope*/
/*37455*/     0, /*End of Scope*/
/*37456*/   /*SwitchOpcode*/ 35|128,2/*291*/, TARGET_VAL(ISD::ROTR),// ->37751
/*37460*/     OPC_Scope, 31, /*->37493*/ // 6 children in Scope
/*37462*/       OPC_MoveChild, 0,
/*37464*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37467*/       OPC_RecordChild0, // #0 = $Rm
/*37468*/       OPC_MoveParent,
/*37469*/       OPC_CheckChild1Integer, 16, 
/*37471*/       OPC_CheckChild1Type, MVT::i32,
/*37473*/       OPC_CheckType, MVT::i32,
/*37475*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*37477*/       OPC_EmitInteger, MVT::i32, 14, 
/*37480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*37493*/     /*Scope*/ 30, /*->37524*/
/*37494*/       OPC_RecordNode, // #0 = $src
/*37495*/       OPC_CheckType, MVT::i32,
/*37497*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37499*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37502*/       OPC_EmitInteger, MVT::i32, 14, 
/*37505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37524*/     /*Scope*/ 53, /*->37578*/
/*37525*/       OPC_MoveChild, 0,
/*37527*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37530*/       OPC_RecordChild0, // #0 = $Rm
/*37531*/       OPC_MoveParent,
/*37532*/       OPC_CheckChild1Integer, 16, 
/*37534*/       OPC_CheckChild1Type, MVT::i32,
/*37536*/       OPC_CheckType, MVT::i32,
/*37538*/       OPC_Scope, 18, /*->37558*/ // 2 children in Scope
/*37540*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*37542*/         OPC_EmitInteger, MVT::i32, 14, 
/*37545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*37558*/       /*Scope*/ 18, /*->37577*/
/*37559*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37561*/         OPC_EmitInteger, MVT::i32, 14, 
/*37564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*37577*/       0, /*End of Scope*/
/*37578*/     /*Scope*/ 43, /*->37622*/
/*37579*/       OPC_RecordChild0, // #0 = $lhs
/*37580*/       OPC_MoveChild, 1,
/*37582*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37585*/       OPC_RecordChild0, // #1 = $rhs
/*37586*/       OPC_MoveChild, 1,
/*37588*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37591*/       OPC_CheckPredicate, 108, // Predicate_lo5AllOne
/*37593*/       OPC_MoveParent,
/*37594*/       OPC_CheckType, MVT::i32,
/*37596*/       OPC_MoveParent,
/*37597*/       OPC_CheckType, MVT::i32,
/*37599*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37601*/       OPC_EmitInteger, MVT::i32, 14, 
/*37604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*37622*/     /*Scope*/ 29, /*->37652*/
/*37623*/       OPC_RecordNode, // #0 = $src
/*37624*/       OPC_CheckType, MVT::i32,
/*37626*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37628*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37631*/       OPC_EmitInteger, MVT::i32, 14, 
/*37634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37640*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37652*/     /*Scope*/ 97, /*->37750*/
/*37653*/       OPC_RecordChild0, // #0 = $Rm
/*37654*/       OPC_RecordChild1, // #1 = $imm
/*37655*/       OPC_Scope, 37, /*->37694*/ // 2 children in Scope
/*37657*/         OPC_MoveChild, 1,
/*37659*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37662*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*37664*/         OPC_CheckType, MVT::i32,
/*37666*/         OPC_MoveParent,
/*37667*/         OPC_CheckType, MVT::i32,
/*37669*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37671*/         OPC_EmitConvertToTarget, 1,
/*37673*/         OPC_EmitInteger, MVT::i32, 14, 
/*37676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*37694*/       /*Scope*/ 54, /*->37749*/
/*37695*/         OPC_CheckChild1Type, MVT::i32,
/*37697*/         OPC_CheckType, MVT::i32,
/*37699*/         OPC_Scope, 23, /*->37724*/ // 2 children in Scope
/*37701*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37703*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37706*/           OPC_EmitInteger, MVT::i32, 14, 
/*37709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*37724*/         /*Scope*/ 23, /*->37748*/
/*37725*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37727*/           OPC_EmitInteger, MVT::i32, 14, 
/*37730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37748*/         0, /*End of Scope*/
/*37749*/       0, /*End of Scope*/
/*37750*/     0, /*End of Scope*/
/*37751*/   /*SwitchOpcode*/ 27|128,2/*283*/, TARGET_VAL(ISD::SRA),// ->38038
/*37755*/     OPC_Scope, 31, /*->37788*/ // 5 children in Scope
/*37757*/       OPC_MoveChild, 0,
/*37759*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37762*/       OPC_RecordChild0, // #0 = $Rm
/*37763*/       OPC_MoveParent,
/*37764*/       OPC_CheckChild1Integer, 16, 
/*37766*/       OPC_CheckChild1Type, MVT::i32,
/*37768*/       OPC_CheckType, MVT::i32,
/*37770*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*37772*/       OPC_EmitInteger, MVT::i32, 14, 
/*37775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*37788*/     /*Scope*/ 30, /*->37819*/
/*37789*/       OPC_RecordNode, // #0 = $src
/*37790*/       OPC_CheckType, MVT::i32,
/*37792*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37794*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37797*/       OPC_EmitInteger, MVT::i32, 14, 
/*37800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37819*/     /*Scope*/ 53, /*->37873*/
/*37820*/       OPC_MoveChild, 0,
/*37822*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37825*/       OPC_RecordChild0, // #0 = $Rm
/*37826*/       OPC_MoveParent,
/*37827*/       OPC_CheckChild1Integer, 16, 
/*37829*/       OPC_CheckChild1Type, MVT::i32,
/*37831*/       OPC_CheckType, MVT::i32,
/*37833*/       OPC_Scope, 18, /*->37853*/ // 2 children in Scope
/*37835*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*37837*/         OPC_EmitInteger, MVT::i32, 14, 
/*37840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37843*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*37853*/       /*Scope*/ 18, /*->37872*/
/*37854*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37856*/         OPC_EmitInteger, MVT::i32, 14, 
/*37859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*37872*/       0, /*End of Scope*/
/*37873*/     /*Scope*/ 29, /*->37903*/
/*37874*/       OPC_RecordNode, // #0 = $src
/*37875*/       OPC_CheckType, MVT::i32,
/*37877*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37879*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37882*/       OPC_EmitInteger, MVT::i32, 14, 
/*37885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37903*/     /*Scope*/ 4|128,1/*132*/, /*->38037*/
/*37905*/       OPC_RecordChild0, // #0 = $Rm
/*37906*/       OPC_RecordChild1, // #1 = $imm5
/*37907*/       OPC_Scope, 72, /*->37981*/ // 2 children in Scope
/*37909*/         OPC_MoveChild, 1,
/*37911*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37914*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*37916*/         OPC_CheckType, MVT::i32,
/*37918*/         OPC_MoveParent,
/*37919*/         OPC_CheckType, MVT::i32,
/*37921*/         OPC_Scope, 28, /*->37951*/ // 2 children in Scope
/*37923*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37925*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37928*/           OPC_EmitConvertToTarget, 1,
/*37930*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*37933*/           OPC_EmitInteger, MVT::i32, 14, 
/*37936*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37939*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*37951*/         /*Scope*/ 28, /*->37980*/
/*37952*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37954*/           OPC_EmitConvertToTarget, 1,
/*37956*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*37959*/           OPC_EmitInteger, MVT::i32, 14, 
/*37962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37968*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*37980*/         0, /*End of Scope*/
/*37981*/       /*Scope*/ 54, /*->38036*/
/*37982*/         OPC_CheckChild1Type, MVT::i32,
/*37984*/         OPC_CheckType, MVT::i32,
/*37986*/         OPC_Scope, 23, /*->38011*/ // 2 children in Scope
/*37988*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37990*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37993*/           OPC_EmitInteger, MVT::i32, 14, 
/*37996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37999*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38011*/         /*Scope*/ 23, /*->38035*/
/*38012*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38014*/           OPC_EmitInteger, MVT::i32, 14, 
/*38017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38035*/         0, /*End of Scope*/
/*38036*/       0, /*End of Scope*/
/*38037*/     0, /*End of Scope*/
/*38038*/   /*SwitchOpcode*/ 119, TARGET_VAL(ARMISD::PIC_ADD),// ->38160
/*38041*/     OPC_Scope, 67, /*->38110*/ // 2 children in Scope
/*38043*/       OPC_MoveChild, 0,
/*38045*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38048*/       OPC_RecordMemRef,
/*38049*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38050*/       OPC_CheckFoldableChainNode,
/*38051*/       OPC_MoveChild, 1,
/*38053*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38056*/       OPC_RecordChild0, // #1 = $addr
/*38057*/       OPC_MoveChild, 0,
/*38059*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38062*/       OPC_MoveParent,
/*38063*/       OPC_MoveParent,
/*38064*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*38066*/       OPC_CheckPredicate, 60, // Predicate_load
/*38068*/       OPC_MoveParent,
/*38069*/       OPC_RecordChild1, // #2 = $cp
/*38070*/       OPC_MoveChild, 1,
/*38072*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38075*/       OPC_MoveParent,
/*38076*/       OPC_CheckType, MVT::i32,
/*38078*/       OPC_Scope, 14, /*->38094*/ // 2 children in Scope
/*38080*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38082*/         OPC_EmitMergeInputChains1_0,
/*38083*/         OPC_EmitConvertToTarget, 2,
/*38085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38094*/       /*Scope*/ 14, /*->38109*/
/*38095*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38097*/         OPC_EmitMergeInputChains1_0,
/*38098*/         OPC_EmitConvertToTarget, 2,
/*38100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38109*/       0, /*End of Scope*/
/*38110*/     /*Scope*/ 48, /*->38159*/
/*38111*/       OPC_RecordChild0, // #0 = $a
/*38112*/       OPC_RecordChild1, // #1 = $cp
/*38113*/       OPC_MoveChild, 1,
/*38115*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38118*/       OPC_MoveParent,
/*38119*/       OPC_CheckType, MVT::i32,
/*38121*/       OPC_Scope, 21, /*->38144*/ // 2 children in Scope
/*38123*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38125*/         OPC_EmitConvertToTarget, 1,
/*38127*/         OPC_EmitInteger, MVT::i32, 14, 
/*38130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38144*/       /*Scope*/ 13, /*->38158*/
/*38145*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*38147*/         OPC_EmitConvertToTarget, 1,
/*38149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38158*/       0, /*End of Scope*/
/*38159*/     0, /*End of Scope*/
/*38160*/   /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::BCC_i64),// ->38230
/*38163*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38164*/     OPC_RecordChild1, // #1 = $cc
/*38165*/     OPC_MoveChild, 1,
/*38167*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38170*/     OPC_MoveParent,
/*38171*/     OPC_RecordChild2, // #2 = $lhs1
/*38172*/     OPC_RecordChild3, // #3 = $lhs2
/*38173*/     OPC_Scope, 28, /*->38203*/ // 2 children in Scope
/*38175*/       OPC_CheckChild4Integer, 0, 
/*38177*/       OPC_MoveChild, 5,
/*38179*/       OPC_CheckInteger, 0, 
/*38181*/       OPC_MoveParent,
/*38182*/       OPC_RecordChild6, // #4 = $dst
/*38183*/       OPC_MoveChild, 6,
/*38185*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38188*/       OPC_MoveParent,
/*38189*/       OPC_EmitMergeInputChains1_0,
/*38190*/       OPC_EmitConvertToTarget, 1,
/*38192*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38203*/     /*Scope*/ 25, /*->38229*/
/*38204*/       OPC_RecordChild4, // #4 = $rhs1
/*38205*/       OPC_RecordChild5, // #5 = $rhs2
/*38206*/       OPC_RecordChild6, // #6 = $dst
/*38207*/       OPC_MoveChild, 6,
/*38209*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38212*/       OPC_MoveParent,
/*38213*/       OPC_EmitMergeInputChains1_0,
/*38214*/       OPC_EmitConvertToTarget, 1,
/*38216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38229*/     0, /*End of Scope*/
/*38230*/   /*SwitchOpcode*/ 7|128,19/*2439*/, TARGET_VAL(ISD::SUB),// ->40673
/*38234*/     OPC_Scope, 46|128,1/*174*/, /*->38411*/ // 7 children in Scope
/*38237*/       OPC_RecordChild0, // #0 = $Rn
/*38238*/       OPC_RecordChild1, // #1 = $shift
/*38239*/       OPC_CheckType, MVT::i32,
/*38241*/       OPC_Scope, 110, /*->38353*/ // 2 children in Scope
/*38243*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38245*/         OPC_Scope, 26, /*->38273*/ // 4 children in Scope
/*38247*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38250*/           OPC_EmitInteger, MVT::i32, 14, 
/*38253*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38259*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38273*/         /*Scope*/ 26, /*->38300*/
/*38274*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38277*/           OPC_EmitInteger, MVT::i32, 14, 
/*38280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38286*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38300*/         /*Scope*/ 25, /*->38326*/
/*38301*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38304*/           OPC_EmitInteger, MVT::i32, 14, 
/*38307*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38313*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38326*/         /*Scope*/ 25, /*->38352*/
/*38327*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38330*/           OPC_EmitInteger, MVT::i32, 14, 
/*38333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38336*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38339*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38352*/         0, /*End of Scope*/
/*38353*/       /*Scope*/ 56, /*->38410*/
/*38354*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38356*/         OPC_Scope, 25, /*->38383*/ // 2 children in Scope
/*38358*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38361*/           OPC_EmitInteger, MVT::i32, 14, 
/*38364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38367*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38370*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38383*/         /*Scope*/ 25, /*->38409*/
/*38384*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38387*/           OPC_EmitInteger, MVT::i32, 14, 
/*38390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38409*/         0, /*End of Scope*/
/*38410*/       0, /*End of Scope*/
/*38411*/     /*Scope*/ 27, /*->38439*/
/*38412*/       OPC_CheckChild0Integer, 0, 
/*38414*/       OPC_RecordChild1, // #0 = $Rn
/*38415*/       OPC_CheckType, MVT::i32,
/*38417*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38419*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38422*/       OPC_EmitInteger, MVT::i32, 14, 
/*38425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*38439*/     /*Scope*/ 88|128,2/*344*/, /*->38785*/
/*38441*/       OPC_RecordChild0, // #0 = $Rn
/*38442*/       OPC_Scope, 36, /*->38480*/ // 6 children in Scope
/*38444*/         OPC_RecordChild1, // #1 = $imm
/*38445*/         OPC_MoveChild, 1,
/*38447*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38450*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*38452*/         OPC_MoveParent,
/*38453*/         OPC_CheckType, MVT::i32,
/*38455*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38457*/         OPC_EmitConvertToTarget, 1,
/*38459*/         OPC_EmitInteger, MVT::i32, 14, 
/*38462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38468*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38480*/       /*Scope*/ 36, /*->38517*/
/*38481*/         OPC_MoveChild, 0,
/*38483*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38486*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*38488*/         OPC_MoveParent,
/*38489*/         OPC_RecordChild1, // #1 = $Rn
/*38490*/         OPC_CheckType, MVT::i32,
/*38492*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38494*/         OPC_EmitConvertToTarget, 0,
/*38496*/         OPC_EmitInteger, MVT::i32, 14, 
/*38499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38517*/       /*Scope*/ 66, /*->38584*/
/*38518*/         OPC_RecordChild1, // #1 = $imm
/*38519*/         OPC_MoveChild, 1,
/*38521*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38524*/         OPC_Scope, 30, /*->38556*/ // 2 children in Scope
/*38526*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38528*/           OPC_MoveParent,
/*38529*/           OPC_CheckType, MVT::i32,
/*38531*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38533*/           OPC_EmitConvertToTarget, 1,
/*38535*/           OPC_EmitInteger, MVT::i32, 14, 
/*38538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38541*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38544*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38556*/         /*Scope*/ 26, /*->38583*/
/*38557*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*38559*/           OPC_MoveParent,
/*38560*/           OPC_CheckType, MVT::i32,
/*38562*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38564*/           OPC_EmitConvertToTarget, 1,
/*38566*/           OPC_EmitInteger, MVT::i32, 14, 
/*38569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38572*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38583*/         0, /*End of Scope*/
/*38584*/       /*Scope*/ 36, /*->38621*/
/*38585*/         OPC_MoveChild, 0,
/*38587*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38590*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38592*/         OPC_MoveParent,
/*38593*/         OPC_RecordChild1, // #1 = $Rn
/*38594*/         OPC_CheckType, MVT::i32,
/*38596*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38598*/         OPC_EmitConvertToTarget, 0,
/*38600*/         OPC_EmitInteger, MVT::i32, 14, 
/*38603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38621*/       /*Scope*/ 84, /*->38706*/
/*38622*/         OPC_MoveChild, 1,
/*38624*/         OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::MUL),// ->38677
/*38628*/           OPC_RecordChild0, // #1 = $Rn
/*38629*/           OPC_RecordChild1, // #2 = $Rm
/*38630*/           OPC_MoveParent,
/*38631*/           OPC_CheckType, MVT::i32,
/*38633*/           OPC_Scope, 20, /*->38655*/ // 2 children in Scope
/*38635*/             OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*38637*/             OPC_EmitInteger, MVT::i32, 14, 
/*38640*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38643*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38655*/           /*Scope*/ 20, /*->38676*/
/*38656*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38658*/             OPC_EmitInteger, MVT::i32, 14, 
/*38661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38664*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38676*/           0, /*End of Scope*/
/*38677*/         /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->38705
/*38680*/           OPC_RecordChild0, // #1 = $Rn
/*38681*/           OPC_RecordChild1, // #2 = $Rm
/*38682*/           OPC_MoveParent,
/*38683*/           OPC_CheckType, MVT::i32,
/*38685*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*38687*/           OPC_EmitInteger, MVT::i32, 14, 
/*38690*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38693*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38705*/         0, // EndSwitchOpcode
/*38706*/       /*Scope*/ 77, /*->38784*/
/*38707*/         OPC_RecordChild1, // #1 = $Rm
/*38708*/         OPC_CheckType, MVT::i32,
/*38710*/         OPC_Scope, 23, /*->38735*/ // 3 children in Scope
/*38712*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38714*/           OPC_EmitInteger, MVT::i32, 14, 
/*38717*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38735*/         /*Scope*/ 23, /*->38759*/
/*38736*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38738*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38741*/           OPC_EmitInteger, MVT::i32, 14, 
/*38744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38747*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38759*/         /*Scope*/ 23, /*->38783*/
/*38760*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38762*/           OPC_EmitInteger, MVT::i32, 14, 
/*38765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38768*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38771*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38783*/         0, /*End of Scope*/
/*38784*/       0, /*End of Scope*/
/*38785*/     /*Scope*/ 66|128,1/*194*/, /*->38981*/
/*38787*/       OPC_MoveChild, 0,
/*38789*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*38792*/       OPC_MoveChild, 0,
/*38794*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*38797*/       OPC_MoveChild, 0,
/*38799*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*38802*/       OPC_MoveParent,
/*38803*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*38805*/       OPC_SwitchType /*2 cases */, 85, MVT::v2i32,// ->38893
/*38808*/         OPC_MoveParent,
/*38809*/         OPC_MoveParent,
/*38810*/         OPC_RecordChild1, // #0 = $Vm
/*38811*/         OPC_SwitchType /*2 cases */, 38, MVT::v8i8,// ->38852
/*38814*/           OPC_Scope, 18, /*->38834*/ // 2 children in Scope
/*38816*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38818*/             OPC_EmitInteger, MVT::i32, 14, 
/*38821*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38824*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*38834*/           /*Scope*/ 16, /*->38851*/
/*38835*/             OPC_EmitInteger, MVT::i32, 14, 
/*38838*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38841*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*38851*/           0, /*End of Scope*/
/*38852*/         /*SwitchType*/ 38, MVT::v4i16,// ->38892
/*38854*/           OPC_Scope, 18, /*->38874*/ // 2 children in Scope
/*38856*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38858*/             OPC_EmitInteger, MVT::i32, 14, 
/*38861*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38864*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*38874*/           /*Scope*/ 16, /*->38891*/
/*38875*/             OPC_EmitInteger, MVT::i32, 14, 
/*38878*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38881*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*38891*/           0, /*End of Scope*/
/*38892*/         0, // EndSwitchType
/*38893*/       /*SwitchType*/ 85, MVT::v4i32,// ->38980
/*38895*/         OPC_MoveParent,
/*38896*/         OPC_MoveParent,
/*38897*/         OPC_RecordChild1, // #0 = $Vm
/*38898*/         OPC_SwitchType /*2 cases */, 38, MVT::v16i8,// ->38939
/*38901*/           OPC_Scope, 18, /*->38921*/ // 2 children in Scope
/*38903*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38905*/             OPC_EmitInteger, MVT::i32, 14, 
/*38908*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38911*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*38921*/           /*Scope*/ 16, /*->38938*/
/*38922*/             OPC_EmitInteger, MVT::i32, 14, 
/*38925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38928*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*38938*/           0, /*End of Scope*/
/*38939*/         /*SwitchType*/ 38, MVT::v8i16,// ->38979
/*38941*/           OPC_Scope, 18, /*->38961*/ // 2 children in Scope
/*38943*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38945*/             OPC_EmitInteger, MVT::i32, 14, 
/*38948*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38951*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*38961*/           /*Scope*/ 16, /*->38978*/
/*38962*/             OPC_EmitInteger, MVT::i32, 14, 
/*38965*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38968*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*38978*/           0, /*End of Scope*/
/*38979*/         0, // EndSwitchType
/*38980*/       0, // EndSwitchType
/*38981*/     /*Scope*/ 71|128,5/*711*/, /*->39694*/
/*38983*/       OPC_RecordChild0, // #0 = $src1
/*38984*/       OPC_MoveChild, 1,
/*38986*/       OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/, TARGET_VAL(ISD::MUL),// ->39501
/*38991*/         OPC_Scope, 9|128,1/*137*/, /*->39131*/ // 4 children in Scope
/*38994*/           OPC_RecordChild0, // #1 = $Vn
/*38995*/           OPC_MoveChild, 1,
/*38997*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39000*/           OPC_RecordChild0, // #2 = $Vm
/*39001*/           OPC_Scope, 63, /*->39066*/ // 2 children in Scope
/*39003*/             OPC_CheckChild0Type, MVT::v4i16,
/*39005*/             OPC_RecordChild1, // #3 = $lane
/*39006*/             OPC_MoveChild, 1,
/*39008*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39011*/             OPC_MoveParent,
/*39012*/             OPC_MoveParent,
/*39013*/             OPC_MoveParent,
/*39014*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39040
/*39017*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39019*/               OPC_EmitConvertToTarget, 3,
/*39021*/               OPC_EmitInteger, MVT::i32, 14, 
/*39024*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39027*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39040*/             /*SwitchType*/ 23, MVT::v8i16,// ->39065
/*39042*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39044*/               OPC_EmitConvertToTarget, 3,
/*39046*/               OPC_EmitInteger, MVT::i32, 14, 
/*39049*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39052*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39065*/             0, // EndSwitchType
/*39066*/           /*Scope*/ 63, /*->39130*/
/*39067*/             OPC_CheckChild0Type, MVT::v2i32,
/*39069*/             OPC_RecordChild1, // #3 = $lane
/*39070*/             OPC_MoveChild, 1,
/*39072*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39075*/             OPC_MoveParent,
/*39076*/             OPC_MoveParent,
/*39077*/             OPC_MoveParent,
/*39078*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39104
/*39081*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39083*/               OPC_EmitConvertToTarget, 3,
/*39085*/               OPC_EmitInteger, MVT::i32, 14, 
/*39088*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39091*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39104*/             /*SwitchType*/ 23, MVT::v4i32,// ->39129
/*39106*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39108*/               OPC_EmitConvertToTarget, 3,
/*39110*/               OPC_EmitInteger, MVT::i32, 14, 
/*39113*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39116*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39129*/             0, // EndSwitchType
/*39130*/           0, /*End of Scope*/
/*39131*/         /*Scope*/ 10|128,1/*138*/, /*->39271*/
/*39133*/           OPC_MoveChild, 0,
/*39135*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39138*/           OPC_RecordChild0, // #1 = $Vm
/*39139*/           OPC_Scope, 64, /*->39205*/ // 2 children in Scope
/*39141*/             OPC_CheckChild0Type, MVT::v4i16,
/*39143*/             OPC_RecordChild1, // #2 = $lane
/*39144*/             OPC_MoveChild, 1,
/*39146*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39149*/             OPC_MoveParent,
/*39150*/             OPC_MoveParent,
/*39151*/             OPC_RecordChild1, // #3 = $Vn
/*39152*/             OPC_MoveParent,
/*39153*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39179
/*39156*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39158*/               OPC_EmitConvertToTarget, 2,
/*39160*/               OPC_EmitInteger, MVT::i32, 14, 
/*39163*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39166*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39179*/             /*SwitchType*/ 23, MVT::v8i16,// ->39204
/*39181*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39183*/               OPC_EmitConvertToTarget, 2,
/*39185*/               OPC_EmitInteger, MVT::i32, 14, 
/*39188*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39191*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39204*/             0, // EndSwitchType
/*39205*/           /*Scope*/ 64, /*->39270*/
/*39206*/             OPC_CheckChild0Type, MVT::v2i32,
/*39208*/             OPC_RecordChild1, // #2 = $lane
/*39209*/             OPC_MoveChild, 1,
/*39211*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39214*/             OPC_MoveParent,
/*39215*/             OPC_MoveParent,
/*39216*/             OPC_RecordChild1, // #3 = $Vn
/*39217*/             OPC_MoveParent,
/*39218*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39244
/*39221*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39223*/               OPC_EmitConvertToTarget, 2,
/*39225*/               OPC_EmitInteger, MVT::i32, 14, 
/*39228*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39231*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39244*/             /*SwitchType*/ 23, MVT::v4i32,// ->39269
/*39246*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39248*/               OPC_EmitConvertToTarget, 2,
/*39250*/               OPC_EmitInteger, MVT::i32, 14, 
/*39253*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39256*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39269*/             0, // EndSwitchType
/*39270*/           0, /*End of Scope*/
/*39271*/         /*Scope*/ 113, /*->39385*/
/*39272*/           OPC_RecordChild0, // #1 = $src2
/*39273*/           OPC_MoveChild, 1,
/*39275*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39278*/           OPC_RecordChild0, // #2 = $src3
/*39279*/           OPC_Scope, 51, /*->39332*/ // 2 children in Scope
/*39281*/             OPC_CheckChild0Type, MVT::v8i16,
/*39283*/             OPC_RecordChild1, // #3 = $lane
/*39284*/             OPC_MoveChild, 1,
/*39286*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39289*/             OPC_MoveParent,
/*39290*/             OPC_MoveParent,
/*39291*/             OPC_MoveParent,
/*39292*/             OPC_CheckType, MVT::v8i16,
/*39294*/             OPC_EmitConvertToTarget, 3,
/*39296*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39299*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39308*/             OPC_EmitConvertToTarget, 3,
/*39310*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39313*/             OPC_EmitInteger, MVT::i32, 14, 
/*39316*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39319*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39332*/           /*Scope*/ 51, /*->39384*/
/*39333*/             OPC_CheckChild0Type, MVT::v4i32,
/*39335*/             OPC_RecordChild1, // #3 = $lane
/*39336*/             OPC_MoveChild, 1,
/*39338*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39341*/             OPC_MoveParent,
/*39342*/             OPC_MoveParent,
/*39343*/             OPC_MoveParent,
/*39344*/             OPC_CheckType, MVT::v4i32,
/*39346*/             OPC_EmitConvertToTarget, 3,
/*39348*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39351*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*39360*/             OPC_EmitConvertToTarget, 3,
/*39362*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39365*/             OPC_EmitInteger, MVT::i32, 14, 
/*39368*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39371*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39384*/           0, /*End of Scope*/
/*39385*/         /*Scope*/ 114, /*->39500*/
/*39386*/           OPC_MoveChild, 0,
/*39388*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39391*/           OPC_RecordChild0, // #1 = $src3
/*39392*/           OPC_Scope, 52, /*->39446*/ // 2 children in Scope
/*39394*/             OPC_CheckChild0Type, MVT::v8i16,
/*39396*/             OPC_RecordChild1, // #2 = $lane
/*39397*/             OPC_MoveChild, 1,
/*39399*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39402*/             OPC_MoveParent,
/*39403*/             OPC_MoveParent,
/*39404*/             OPC_RecordChild1, // #3 = $src2
/*39405*/             OPC_MoveParent,
/*39406*/             OPC_CheckType, MVT::v8i16,
/*39408*/             OPC_EmitConvertToTarget, 2,
/*39410*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39413*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*39422*/             OPC_EmitConvertToTarget, 2,
/*39424*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39427*/             OPC_EmitInteger, MVT::i32, 14, 
/*39430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39433*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39446*/           /*Scope*/ 52, /*->39499*/
/*39447*/             OPC_CheckChild0Type, MVT::v4i32,
/*39449*/             OPC_RecordChild1, // #2 = $lane
/*39450*/             OPC_MoveChild, 1,
/*39452*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39455*/             OPC_MoveParent,
/*39456*/             OPC_MoveParent,
/*39457*/             OPC_RecordChild1, // #3 = $src2
/*39458*/             OPC_MoveParent,
/*39459*/             OPC_CheckType, MVT::v4i32,
/*39461*/             OPC_EmitConvertToTarget, 2,
/*39463*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39466*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*39475*/             OPC_EmitConvertToTarget, 2,
/*39477*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39480*/             OPC_EmitInteger, MVT::i32, 14, 
/*39483*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39486*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39499*/           0, /*End of Scope*/
/*39500*/         0, /*End of Scope*/
/*39501*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->39597
/*39504*/         OPC_RecordChild0, // #1 = $Vn
/*39505*/         OPC_Scope, 44, /*->39551*/ // 2 children in Scope
/*39507*/           OPC_CheckChild0Type, MVT::v4i16,
/*39509*/           OPC_MoveChild, 1,
/*39511*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39514*/           OPC_RecordChild0, // #2 = $Vm
/*39515*/           OPC_CheckChild0Type, MVT::v4i16,
/*39517*/           OPC_RecordChild1, // #3 = $lane
/*39518*/           OPC_MoveChild, 1,
/*39520*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39523*/           OPC_MoveParent,
/*39524*/           OPC_MoveParent,
/*39525*/           OPC_MoveParent,
/*39526*/           OPC_CheckType, MVT::v4i32,
/*39528*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39530*/           OPC_EmitConvertToTarget, 3,
/*39532*/           OPC_EmitInteger, MVT::i32, 14, 
/*39535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39551*/         /*Scope*/ 44, /*->39596*/
/*39552*/           OPC_CheckChild0Type, MVT::v2i32,
/*39554*/           OPC_MoveChild, 1,
/*39556*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39559*/           OPC_RecordChild0, // #2 = $Vm
/*39560*/           OPC_CheckChild0Type, MVT::v2i32,
/*39562*/           OPC_RecordChild1, // #3 = $lane
/*39563*/           OPC_MoveChild, 1,
/*39565*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39568*/           OPC_MoveParent,
/*39569*/           OPC_MoveParent,
/*39570*/           OPC_MoveParent,
/*39571*/           OPC_CheckType, MVT::v2i64,
/*39573*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39575*/           OPC_EmitConvertToTarget, 3,
/*39577*/           OPC_EmitInteger, MVT::i32, 14, 
/*39580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39583*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39596*/         0, /*End of Scope*/
/*39597*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->39693
/*39600*/         OPC_RecordChild0, // #1 = $Vn
/*39601*/         OPC_Scope, 44, /*->39647*/ // 2 children in Scope
/*39603*/           OPC_CheckChild0Type, MVT::v4i16,
/*39605*/           OPC_MoveChild, 1,
/*39607*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39610*/           OPC_RecordChild0, // #2 = $Vm
/*39611*/           OPC_CheckChild0Type, MVT::v4i16,
/*39613*/           OPC_RecordChild1, // #3 = $lane
/*39614*/           OPC_MoveChild, 1,
/*39616*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39619*/           OPC_MoveParent,
/*39620*/           OPC_MoveParent,
/*39621*/           OPC_MoveParent,
/*39622*/           OPC_CheckType, MVT::v4i32,
/*39624*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39626*/           OPC_EmitConvertToTarget, 3,
/*39628*/           OPC_EmitInteger, MVT::i32, 14, 
/*39631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39634*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39647*/         /*Scope*/ 44, /*->39692*/
/*39648*/           OPC_CheckChild0Type, MVT::v2i32,
/*39650*/           OPC_MoveChild, 1,
/*39652*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39655*/           OPC_RecordChild0, // #2 = $Vm
/*39656*/           OPC_CheckChild0Type, MVT::v2i32,
/*39658*/           OPC_RecordChild1, // #3 = $lane
/*39659*/           OPC_MoveChild, 1,
/*39661*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39664*/           OPC_MoveParent,
/*39665*/           OPC_MoveParent,
/*39666*/           OPC_MoveParent,
/*39667*/           OPC_CheckType, MVT::v2i64,
/*39669*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39671*/           OPC_EmitConvertToTarget, 3,
/*39673*/           OPC_EmitInteger, MVT::i32, 14, 
/*39676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39679*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39692*/         0, /*End of Scope*/
/*39693*/       0, // EndSwitchOpcode
/*39694*/     /*Scope*/ 59|128,2/*315*/, /*->40011*/
/*39696*/       OPC_MoveChild, 0,
/*39698*/       OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ARMISD::VMOVIMM),// ->39794
/*39702*/         OPC_MoveChild, 0,
/*39704*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39707*/         OPC_MoveParent,
/*39708*/         OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*39710*/         OPC_MoveParent,
/*39711*/         OPC_RecordChild1, // #0 = $Vm
/*39712*/         OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->39753
/*39715*/           OPC_Scope, 18, /*->39735*/ // 2 children in Scope
/*39717*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39719*/             OPC_EmitInteger, MVT::i32, 14, 
/*39722*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39725*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*39735*/           /*Scope*/ 16, /*->39752*/
/*39736*/             OPC_EmitInteger, MVT::i32, 14, 
/*39739*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39742*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*39752*/           0, /*End of Scope*/
/*39753*/         /*SwitchType*/ 38, MVT::v4i32,// ->39793
/*39755*/           OPC_Scope, 18, /*->39775*/ // 2 children in Scope
/*39757*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39759*/             OPC_EmitInteger, MVT::i32, 14, 
/*39762*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39765*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*39775*/           /*Scope*/ 16, /*->39792*/
/*39776*/             OPC_EmitInteger, MVT::i32, 14, 
/*39779*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39782*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*39792*/           0, /*End of Scope*/
/*39793*/         0, // EndSwitchType
/*39794*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->39902
/*39797*/         OPC_RecordChild0, // #0 = $Vn
/*39798*/         OPC_Scope, 33, /*->39833*/ // 3 children in Scope
/*39800*/           OPC_CheckChild0Type, MVT::v8i8,
/*39802*/           OPC_MoveParent,
/*39803*/           OPC_MoveChild, 1,
/*39805*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39808*/           OPC_RecordChild0, // #1 = $Vm
/*39809*/           OPC_CheckChild0Type, MVT::v8i8,
/*39811*/           OPC_MoveParent,
/*39812*/           OPC_CheckType, MVT::v8i16,
/*39814*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39816*/           OPC_EmitInteger, MVT::i32, 14, 
/*39819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39822*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39833*/         /*Scope*/ 33, /*->39867*/
/*39834*/           OPC_CheckChild0Type, MVT::v4i16,
/*39836*/           OPC_MoveParent,
/*39837*/           OPC_MoveChild, 1,
/*39839*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39842*/           OPC_RecordChild0, // #1 = $Vm
/*39843*/           OPC_CheckChild0Type, MVT::v4i16,
/*39845*/           OPC_MoveParent,
/*39846*/           OPC_CheckType, MVT::v4i32,
/*39848*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39850*/           OPC_EmitInteger, MVT::i32, 14, 
/*39853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39856*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39867*/         /*Scope*/ 33, /*->39901*/
/*39868*/           OPC_CheckChild0Type, MVT::v2i32,
/*39870*/           OPC_MoveParent,
/*39871*/           OPC_MoveChild, 1,
/*39873*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39876*/           OPC_RecordChild0, // #1 = $Vm
/*39877*/           OPC_CheckChild0Type, MVT::v2i32,
/*39879*/           OPC_MoveParent,
/*39880*/           OPC_CheckType, MVT::v2i64,
/*39882*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39884*/           OPC_EmitInteger, MVT::i32, 14, 
/*39887*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39890*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39901*/         0, /*End of Scope*/
/*39902*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->40010
/*39905*/         OPC_RecordChild0, // #0 = $Vn
/*39906*/         OPC_Scope, 33, /*->39941*/ // 3 children in Scope
/*39908*/           OPC_CheckChild0Type, MVT::v8i8,
/*39910*/           OPC_MoveParent,
/*39911*/           OPC_MoveChild, 1,
/*39913*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39916*/           OPC_RecordChild0, // #1 = $Vm
/*39917*/           OPC_CheckChild0Type, MVT::v8i8,
/*39919*/           OPC_MoveParent,
/*39920*/           OPC_CheckType, MVT::v8i16,
/*39922*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39924*/           OPC_EmitInteger, MVT::i32, 14, 
/*39927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39930*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39941*/         /*Scope*/ 33, /*->39975*/
/*39942*/           OPC_CheckChild0Type, MVT::v4i16,
/*39944*/           OPC_MoveParent,
/*39945*/           OPC_MoveChild, 1,
/*39947*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39950*/           OPC_RecordChild0, // #1 = $Vm
/*39951*/           OPC_CheckChild0Type, MVT::v4i16,
/*39953*/           OPC_MoveParent,
/*39954*/           OPC_CheckType, MVT::v4i32,
/*39956*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39958*/           OPC_EmitInteger, MVT::i32, 14, 
/*39961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39964*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39975*/         /*Scope*/ 33, /*->40009*/
/*39976*/           OPC_CheckChild0Type, MVT::v2i32,
/*39978*/           OPC_MoveParent,
/*39979*/           OPC_MoveChild, 1,
/*39981*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39984*/           OPC_RecordChild0, // #1 = $Vm
/*39985*/           OPC_CheckChild0Type, MVT::v2i32,
/*39987*/           OPC_MoveParent,
/*39988*/           OPC_CheckType, MVT::v2i64,
/*39990*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39992*/           OPC_EmitInteger, MVT::i32, 14, 
/*39995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39998*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40009*/         0, /*End of Scope*/
/*40010*/       0, // EndSwitchOpcode
/*40011*/     /*Scope*/ 19|128,5/*659*/, /*->40672*/
/*40013*/       OPC_RecordChild0, // #0 = $src1
/*40014*/       OPC_Scope, 97|128,3/*481*/, /*->40498*/ // 2 children in Scope
/*40017*/         OPC_MoveChild, 1,
/*40019*/         OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->40161
/*40024*/           OPC_RecordChild0, // #1 = $Vn
/*40025*/           OPC_RecordChild1, // #2 = $Vm
/*40026*/           OPC_MoveParent,
/*40027*/           OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->40050
/*40030*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40032*/             OPC_EmitInteger, MVT::i32, 14, 
/*40035*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40038*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40050*/           /*SwitchType*/ 20, MVT::v4i16,// ->40072
/*40052*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40054*/             OPC_EmitInteger, MVT::i32, 14, 
/*40057*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40060*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40072*/           /*SwitchType*/ 20, MVT::v2i32,// ->40094
/*40074*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40076*/             OPC_EmitInteger, MVT::i32, 14, 
/*40079*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40082*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40094*/           /*SwitchType*/ 20, MVT::v16i8,// ->40116
/*40096*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40098*/             OPC_EmitInteger, MVT::i32, 14, 
/*40101*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40104*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40116*/           /*SwitchType*/ 20, MVT::v8i16,// ->40138
/*40118*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40120*/             OPC_EmitInteger, MVT::i32, 14, 
/*40123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40126*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40138*/           /*SwitchType*/ 20, MVT::v4i32,// ->40160
/*40140*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40142*/             OPC_EmitInteger, MVT::i32, 14, 
/*40145*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40148*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40160*/           0, // EndSwitchType
/*40161*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->40248
/*40164*/           OPC_RecordChild0, // #1 = $Vn
/*40165*/           OPC_Scope, 26, /*->40193*/ // 3 children in Scope
/*40167*/             OPC_CheckChild0Type, MVT::v8i8,
/*40169*/             OPC_RecordChild1, // #2 = $Vm
/*40170*/             OPC_MoveParent,
/*40171*/             OPC_CheckType, MVT::v8i16,
/*40173*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40175*/             OPC_EmitInteger, MVT::i32, 14, 
/*40178*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40181*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40193*/           /*Scope*/ 26, /*->40220*/
/*40194*/             OPC_CheckChild0Type, MVT::v4i16,
/*40196*/             OPC_RecordChild1, // #2 = $Vm
/*40197*/             OPC_MoveParent,
/*40198*/             OPC_CheckType, MVT::v4i32,
/*40200*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40202*/             OPC_EmitInteger, MVT::i32, 14, 
/*40205*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40208*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40220*/           /*Scope*/ 26, /*->40247*/
/*40221*/             OPC_CheckChild0Type, MVT::v2i32,
/*40223*/             OPC_RecordChild1, // #2 = $Vm
/*40224*/             OPC_MoveParent,
/*40225*/             OPC_CheckType, MVT::v2i64,
/*40227*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40229*/             OPC_EmitInteger, MVT::i32, 14, 
/*40232*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40235*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40247*/           0, /*End of Scope*/
/*40248*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->40335
/*40251*/           OPC_RecordChild0, // #1 = $Vn
/*40252*/           OPC_Scope, 26, /*->40280*/ // 3 children in Scope
/*40254*/             OPC_CheckChild0Type, MVT::v8i8,
/*40256*/             OPC_RecordChild1, // #2 = $Vm
/*40257*/             OPC_MoveParent,
/*40258*/             OPC_CheckType, MVT::v8i16,
/*40260*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40262*/             OPC_EmitInteger, MVT::i32, 14, 
/*40265*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40268*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40280*/           /*Scope*/ 26, /*->40307*/
/*40281*/             OPC_CheckChild0Type, MVT::v4i16,
/*40283*/             OPC_RecordChild1, // #2 = $Vm
/*40284*/             OPC_MoveParent,
/*40285*/             OPC_CheckType, MVT::v4i32,
/*40287*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40289*/             OPC_EmitInteger, MVT::i32, 14, 
/*40292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40295*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40307*/           /*Scope*/ 26, /*->40334*/
/*40308*/             OPC_CheckChild0Type, MVT::v2i32,
/*40310*/             OPC_RecordChild1, // #2 = $Vm
/*40311*/             OPC_MoveParent,
/*40312*/             OPC_CheckType, MVT::v2i64,
/*40314*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40316*/             OPC_EmitInteger, MVT::i32, 14, 
/*40319*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40322*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40334*/           0, /*End of Scope*/
/*40335*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->40416
/*40338*/           OPC_RecordChild0, // #1 = $Vm
/*40339*/           OPC_Scope, 24, /*->40365*/ // 3 children in Scope
/*40341*/             OPC_CheckChild0Type, MVT::v8i8,
/*40343*/             OPC_MoveParent,
/*40344*/             OPC_CheckType, MVT::v8i16,
/*40346*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40348*/             OPC_EmitInteger, MVT::i32, 14, 
/*40351*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40354*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40365*/           /*Scope*/ 24, /*->40390*/
/*40366*/             OPC_CheckChild0Type, MVT::v4i16,
/*40368*/             OPC_MoveParent,
/*40369*/             OPC_CheckType, MVT::v4i32,
/*40371*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40373*/             OPC_EmitInteger, MVT::i32, 14, 
/*40376*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40379*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40390*/           /*Scope*/ 24, /*->40415*/
/*40391*/             OPC_CheckChild0Type, MVT::v2i32,
/*40393*/             OPC_MoveParent,
/*40394*/             OPC_CheckType, MVT::v2i64,
/*40396*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40398*/             OPC_EmitInteger, MVT::i32, 14, 
/*40401*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40404*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40415*/           0, /*End of Scope*/
/*40416*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->40497
/*40419*/           OPC_RecordChild0, // #1 = $Vm
/*40420*/           OPC_Scope, 24, /*->40446*/ // 3 children in Scope
/*40422*/             OPC_CheckChild0Type, MVT::v8i8,
/*40424*/             OPC_MoveParent,
/*40425*/             OPC_CheckType, MVT::v8i16,
/*40427*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40429*/             OPC_EmitInteger, MVT::i32, 14, 
/*40432*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40435*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40446*/           /*Scope*/ 24, /*->40471*/
/*40447*/             OPC_CheckChild0Type, MVT::v4i16,
/*40449*/             OPC_MoveParent,
/*40450*/             OPC_CheckType, MVT::v4i32,
/*40452*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40454*/             OPC_EmitInteger, MVT::i32, 14, 
/*40457*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40460*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40471*/           /*Scope*/ 24, /*->40496*/
/*40472*/             OPC_CheckChild0Type, MVT::v2i32,
/*40474*/             OPC_MoveParent,
/*40475*/             OPC_CheckType, MVT::v2i64,
/*40477*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40479*/             OPC_EmitInteger, MVT::i32, 14, 
/*40482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40485*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40496*/           0, /*End of Scope*/
/*40497*/         0, // EndSwitchOpcode
/*40498*/       /*Scope*/ 43|128,1/*171*/, /*->40671*/
/*40500*/         OPC_RecordChild1, // #1 = $Vm
/*40501*/         OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->40523
/*40504*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40506*/           OPC_EmitInteger, MVT::i32, 14, 
/*40509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40512*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40523*/         /*SwitchType*/ 19, MVT::v4i16,// ->40544
/*40525*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40527*/           OPC_EmitInteger, MVT::i32, 14, 
/*40530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40544*/         /*SwitchType*/ 19, MVT::v2i32,// ->40565
/*40546*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40548*/           OPC_EmitInteger, MVT::i32, 14, 
/*40551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40554*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40565*/         /*SwitchType*/ 19, MVT::v16i8,// ->40586
/*40567*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40569*/           OPC_EmitInteger, MVT::i32, 14, 
/*40572*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40575*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40586*/         /*SwitchType*/ 19, MVT::v8i16,// ->40607
/*40588*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40590*/           OPC_EmitInteger, MVT::i32, 14, 
/*40593*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40596*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40607*/         /*SwitchType*/ 19, MVT::v4i32,// ->40628
/*40609*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40611*/           OPC_EmitInteger, MVT::i32, 14, 
/*40614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40628*/         /*SwitchType*/ 19, MVT::v1i64,// ->40649
/*40630*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40632*/           OPC_EmitInteger, MVT::i32, 14, 
/*40635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40638*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*40649*/         /*SwitchType*/ 19, MVT::v2i64,// ->40670
/*40651*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40653*/           OPC_EmitInteger, MVT::i32, 14, 
/*40656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*40670*/         0, // EndSwitchType
/*40671*/       0, /*End of Scope*/
/*40672*/     0, /*End of Scope*/
/*40673*/   /*SwitchOpcode*/ 90|128,3/*474*/, TARGET_VAL(ARMISD::ADDC),// ->41151
/*40677*/     OPC_RecordChild0, // #0 = $Rn
/*40678*/     OPC_RecordChild1, // #1 = $shift
/*40679*/     OPC_Scope, 27|128,1/*155*/, /*->40837*/ // 3 children in Scope
/*40682*/       OPC_CheckType, MVT::i32,
/*40684*/       OPC_Scope, 75, /*->40761*/ // 4 children in Scope
/*40686*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40688*/         OPC_Scope, 23, /*->40713*/ // 3 children in Scope
/*40690*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*40693*/           OPC_EmitInteger, MVT::i32, 14, 
/*40696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40699*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40713*/         /*Scope*/ 23, /*->40737*/
/*40714*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*40717*/           OPC_EmitInteger, MVT::i32, 14, 
/*40720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40737*/         /*Scope*/ 22, /*->40760*/
/*40738*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*40741*/           OPC_EmitInteger, MVT::i32, 14, 
/*40744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40747*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40760*/         0, /*End of Scope*/
/*40761*/       /*Scope*/ 24, /*->40786*/
/*40762*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40764*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40767*/         OPC_EmitInteger, MVT::i32, 14, 
/*40770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40786*/       /*Scope*/ 24, /*->40811*/
/*40787*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40789*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*40792*/         OPC_EmitInteger, MVT::i32, 14, 
/*40795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40811*/       /*Scope*/ 24, /*->40836*/
/*40812*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40814*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40817*/         OPC_EmitInteger, MVT::i32, 14, 
/*40820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40836*/       0, /*End of Scope*/
/*40837*/     /*Scope*/ 120|128,1/*248*/, /*->41087*/
/*40839*/       OPC_MoveChild, 1,
/*40841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40844*/       OPC_Scope, 30, /*->40876*/ // 6 children in Scope
/*40846*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*40848*/         OPC_MoveParent,
/*40849*/         OPC_CheckType, MVT::i32,
/*40851*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40853*/         OPC_EmitConvertToTarget, 1,
/*40855*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40858*/         OPC_EmitInteger, MVT::i32, 14, 
/*40861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*40876*/       /*Scope*/ 27, /*->40904*/
/*40877*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*40879*/         OPC_MoveParent,
/*40880*/         OPC_CheckType, MVT::i32,
/*40882*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40884*/         OPC_EmitConvertToTarget, 1,
/*40886*/         OPC_EmitInteger, MVT::i32, 14, 
/*40889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40904*/       /*Scope*/ 30, /*->40935*/
/*40905*/         OPC_CheckPredicate, 5, // Predicate_so_imm_neg
/*40907*/         OPC_MoveParent,
/*40908*/         OPC_CheckType, MVT::i32,
/*40910*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40912*/         OPC_EmitConvertToTarget, 1,
/*40914*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40917*/         OPC_EmitInteger, MVT::i32, 14, 
/*40920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*40935*/       /*Scope*/ 27, /*->40963*/
/*40936*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*40938*/         OPC_MoveParent,
/*40939*/         OPC_CheckType, MVT::i32,
/*40941*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40943*/         OPC_EmitConvertToTarget, 1,
/*40945*/         OPC_EmitInteger, MVT::i32, 14, 
/*40948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40963*/       /*Scope*/ 30, /*->40994*/
/*40964*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*40966*/         OPC_MoveParent,
/*40967*/         OPC_CheckType, MVT::i32,
/*40969*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40971*/         OPC_EmitConvertToTarget, 1,
/*40973*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*40976*/         OPC_EmitInteger, MVT::i32, 14, 
/*40979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40982*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*40994*/       /*Scope*/ 91, /*->41086*/
/*40995*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*40997*/         OPC_MoveParent,
/*40998*/         OPC_CheckType, MVT::i32,
/*41000*/         OPC_Scope, 41, /*->41043*/ // 2 children in Scope
/*41002*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*41004*/           OPC_EmitConvertToTarget, 1,
/*41006*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41009*/           OPC_EmitInteger, MVT::i32, 14, 
/*41012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41015*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41025*/           OPC_EmitInteger, MVT::i32, 14, 
/*41028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41031*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41043*/         /*Scope*/ 41, /*->41085*/
/*41044*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41046*/           OPC_EmitConvertToTarget, 1,
/*41048*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41051*/           OPC_EmitInteger, MVT::i32, 14, 
/*41054*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41057*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41067*/           OPC_EmitInteger, MVT::i32, 14, 
/*41070*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41073*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41085*/         0, /*End of Scope*/
/*41086*/       0, /*End of Scope*/
/*41087*/     /*Scope*/ 62, /*->41150*/
/*41088*/       OPC_CheckType, MVT::i32,
/*41090*/       OPC_Scope, 20, /*->41112*/ // 2 children in Scope
/*41092*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41094*/         OPC_EmitInteger, MVT::i32, 14, 
/*41097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41112*/       /*Scope*/ 36, /*->41149*/
/*41113*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41115*/         OPC_EmitInteger, MVT::i32, 14, 
/*41118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41121*/         OPC_Scope, 12, /*->41135*/ // 2 children in Scope
/*41123*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41135*/         /*Scope*/ 12, /*->41148*/
/*41136*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41148*/         0, /*End of Scope*/
/*41149*/       0, /*End of Scope*/
/*41150*/     0, /*End of Scope*/
/*41151*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ARMISD::SUBC),// ->41502
/*41155*/     OPC_RecordChild0, // #0 = $Rn
/*41156*/     OPC_Scope, 64|128,1/*192*/, /*->41351*/ // 5 children in Scope
/*41159*/       OPC_RecordChild1, // #1 = $shift
/*41160*/       OPC_Scope, 26|128,1/*154*/, /*->41317*/ // 2 children in Scope
/*41163*/         OPC_CheckType, MVT::i32,
/*41165*/         OPC_Scope, 98, /*->41265*/ // 2 children in Scope
/*41167*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41169*/           OPC_Scope, 23, /*->41194*/ // 4 children in Scope
/*41171*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41174*/             OPC_EmitInteger, MVT::i32, 14, 
/*41177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41180*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41194*/           /*Scope*/ 23, /*->41218*/
/*41195*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41198*/             OPC_EmitInteger, MVT::i32, 14, 
/*41201*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41204*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41218*/           /*Scope*/ 22, /*->41241*/
/*41219*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41222*/             OPC_EmitInteger, MVT::i32, 14, 
/*41225*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41228*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41241*/           /*Scope*/ 22, /*->41264*/
/*41242*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41245*/             OPC_EmitInteger, MVT::i32, 14, 
/*41248*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41251*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41264*/           0, /*End of Scope*/
/*41265*/         /*Scope*/ 50, /*->41316*/
/*41266*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41268*/           OPC_Scope, 22, /*->41292*/ // 2 children in Scope
/*41270*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41273*/             OPC_EmitInteger, MVT::i32, 14, 
/*41276*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41279*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41292*/           /*Scope*/ 22, /*->41315*/
/*41293*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41296*/             OPC_EmitInteger, MVT::i32, 14, 
/*41299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41302*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41315*/           0, /*End of Scope*/
/*41316*/         0, /*End of Scope*/
/*41317*/       /*Scope*/ 32, /*->41350*/
/*41318*/         OPC_MoveChild, 1,
/*41320*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41323*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*41325*/         OPC_MoveParent,
/*41326*/         OPC_CheckType, MVT::i32,
/*41328*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41330*/         OPC_EmitConvertToTarget, 1,
/*41332*/         OPC_EmitInteger, MVT::i32, 14, 
/*41335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41350*/       0, /*End of Scope*/
/*41351*/     /*Scope*/ 33, /*->41385*/
/*41352*/       OPC_MoveChild, 0,
/*41354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41357*/       OPC_CheckPredicate, 4, // Predicate_so_imm
/*41359*/       OPC_MoveParent,
/*41360*/       OPC_RecordChild1, // #1 = $Rn
/*41361*/       OPC_CheckType, MVT::i32,
/*41363*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41365*/       OPC_EmitConvertToTarget, 0,
/*41367*/       OPC_EmitInteger, MVT::i32, 14, 
/*41370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41385*/     /*Scope*/ 33, /*->41419*/
/*41386*/       OPC_RecordChild1, // #1 = $imm
/*41387*/       OPC_MoveChild, 1,
/*41389*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41392*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41394*/       OPC_MoveParent,
/*41395*/       OPC_CheckType, MVT::i32,
/*41397*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41399*/       OPC_EmitConvertToTarget, 1,
/*41401*/       OPC_EmitInteger, MVT::i32, 14, 
/*41404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41419*/     /*Scope*/ 33, /*->41453*/
/*41420*/       OPC_MoveChild, 0,
/*41422*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41425*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41427*/       OPC_MoveParent,
/*41428*/       OPC_RecordChild1, // #1 = $Rn
/*41429*/       OPC_CheckType, MVT::i32,
/*41431*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41433*/       OPC_EmitConvertToTarget, 0,
/*41435*/       OPC_EmitInteger, MVT::i32, 14, 
/*41438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41453*/     /*Scope*/ 47, /*->41501*/
/*41454*/       OPC_RecordChild1, // #1 = $Rm
/*41455*/       OPC_CheckType, MVT::i32,
/*41457*/       OPC_Scope, 20, /*->41479*/ // 2 children in Scope
/*41459*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41461*/         OPC_EmitInteger, MVT::i32, 14, 
/*41464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41479*/       /*Scope*/ 20, /*->41500*/
/*41480*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41482*/         OPC_EmitInteger, MVT::i32, 14, 
/*41485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41488*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41500*/       0, /*End of Scope*/
/*41501*/     0, /*End of Scope*/
/*41502*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->41981
/*41506*/     OPC_RecordChild0, // #0 = $Rn
/*41507*/     OPC_RecordChild1, // #1 = $shift
/*41508*/     OPC_Scope, 103, /*->41613*/ // 3 children in Scope
/*41510*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41511*/       OPC_CheckType, MVT::i32,
/*41513*/       OPC_Scope, 65, /*->41580*/ // 2 children in Scope
/*41515*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41517*/         OPC_Scope, 30, /*->41549*/ // 2 children in Scope
/*41519*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41522*/           OPC_EmitInteger, MVT::i32, 14, 
/*41525*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41531*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41534*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41549*/         /*Scope*/ 29, /*->41579*/
/*41550*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41553*/           OPC_EmitInteger, MVT::i32, 14, 
/*41556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41562*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41565*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41579*/         0, /*End of Scope*/
/*41580*/       /*Scope*/ 31, /*->41612*/
/*41581*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41583*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*41586*/         OPC_EmitInteger, MVT::i32, 14, 
/*41589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41595*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41612*/       0, /*End of Scope*/
/*41613*/     /*Scope*/ 47|128,2/*303*/, /*->41918*/
/*41615*/       OPC_MoveChild, 1,
/*41617*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41620*/       OPC_Scope, 38, /*->41660*/ // 6 children in Scope
/*41622*/         OPC_CheckPredicate, 110, // Predicate_imm0_255_not
/*41624*/         OPC_MoveParent,
/*41625*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41626*/         OPC_CheckType, MVT::i32,
/*41628*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41630*/         OPC_EmitConvertToTarget, 1,
/*41632*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*41635*/         OPC_EmitInteger, MVT::i32, 14, 
/*41638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41644*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*41660*/       /*Scope*/ 35, /*->41696*/
/*41661*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*41663*/         OPC_MoveParent,
/*41664*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41665*/         OPC_CheckType, MVT::i32,
/*41667*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41669*/         OPC_EmitConvertToTarget, 1,
/*41671*/         OPC_EmitInteger, MVT::i32, 14, 
/*41674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41680*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41696*/       /*Scope*/ 38, /*->41735*/
/*41697*/         OPC_CheckPredicate, 30, // Predicate_so_imm_not
/*41699*/         OPC_MoveParent,
/*41700*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41701*/         OPC_CheckType, MVT::i32,
/*41703*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41705*/         OPC_EmitConvertToTarget, 1,
/*41707*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41710*/         OPC_EmitInteger, MVT::i32, 14, 
/*41713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41719*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*41735*/       /*Scope*/ 35, /*->41771*/
/*41736*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41738*/         OPC_MoveParent,
/*41739*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41740*/         OPC_CheckType, MVT::i32,
/*41742*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41744*/         OPC_EmitConvertToTarget, 1,
/*41746*/         OPC_EmitInteger, MVT::i32, 14, 
/*41749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41755*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41771*/       /*Scope*/ 38, /*->41810*/
/*41772*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*41774*/         OPC_MoveParent,
/*41775*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41776*/         OPC_CheckType, MVT::i32,
/*41778*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41780*/         OPC_EmitConvertToTarget, 1,
/*41782*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*41785*/         OPC_EmitInteger, MVT::i32, 14, 
/*41788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41794*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*41810*/       /*Scope*/ 106, /*->41917*/
/*41811*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*41813*/         OPC_MoveParent,
/*41814*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41815*/         OPC_CheckType, MVT::i32,
/*41817*/         OPC_Scope, 48, /*->41867*/ // 2 children in Scope
/*41819*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*41821*/           OPC_EmitConvertToTarget, 1,
/*41823*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41826*/           OPC_EmitInteger, MVT::i32, 14, 
/*41829*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41832*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41842*/           OPC_EmitInteger, MVT::i32, 14, 
/*41845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41851*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41854*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41867*/         /*Scope*/ 48, /*->41916*/
/*41868*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41870*/           OPC_EmitConvertToTarget, 1,
/*41872*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41875*/           OPC_EmitInteger, MVT::i32, 14, 
/*41878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41881*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41891*/           OPC_EmitInteger, MVT::i32, 14, 
/*41894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41897*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41900*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41916*/         0, /*End of Scope*/
/*41917*/       0, /*End of Scope*/
/*41918*/     /*Scope*/ 61, /*->41980*/
/*41919*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41920*/       OPC_CheckType, MVT::i32,
/*41922*/       OPC_Scope, 27, /*->41951*/ // 2 children in Scope
/*41924*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41926*/         OPC_EmitInteger, MVT::i32, 14, 
/*41929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41935*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41951*/       /*Scope*/ 27, /*->41979*/
/*41952*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41954*/         OPC_EmitInteger, MVT::i32, 14, 
/*41957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41963*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*41979*/       0, /*End of Scope*/
/*41980*/     0, /*End of Scope*/
/*41981*/   /*SwitchOpcode*/ 108|128,2/*364*/, TARGET_VAL(ARMISD::SUBE),// ->42349
/*41985*/     OPC_RecordChild0, // #0 = $Rn
/*41986*/     OPC_Scope, 82|128,1/*210*/, /*->42199*/ // 3 children in Scope
/*41989*/       OPC_RecordChild1, // #1 = $shift
/*41990*/       OPC_Scope, 36|128,1/*164*/, /*->42157*/ // 2 children in Scope
/*41993*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41994*/         OPC_CheckType, MVT::i32,
/*41996*/         OPC_Scope, 126, /*->42124*/ // 2 children in Scope
/*41998*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42000*/           OPC_Scope, 30, /*->42032*/ // 4 children in Scope
/*42002*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42005*/             OPC_EmitInteger, MVT::i32, 14, 
/*42008*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42011*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42014*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42032*/           /*Scope*/ 30, /*->42063*/
/*42033*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*42036*/             OPC_EmitInteger, MVT::i32, 14, 
/*42039*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42042*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42045*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42048*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42063*/           /*Scope*/ 29, /*->42093*/
/*42064*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42067*/             OPC_EmitInteger, MVT::i32, 14, 
/*42070*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42076*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42079*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42093*/           /*Scope*/ 29, /*->42123*/
/*42094*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*42097*/             OPC_EmitInteger, MVT::i32, 14, 
/*42100*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42103*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42106*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42109*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42123*/           0, /*End of Scope*/
/*42124*/         /*Scope*/ 31, /*->42156*/
/*42125*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42127*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*42130*/           OPC_EmitInteger, MVT::i32, 14, 
/*42133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42139*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42142*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42156*/         0, /*End of Scope*/
/*42157*/       /*Scope*/ 40, /*->42198*/
/*42158*/         OPC_MoveChild, 1,
/*42160*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42163*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*42165*/         OPC_MoveParent,
/*42166*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42167*/         OPC_CheckType, MVT::i32,
/*42169*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42171*/         OPC_EmitConvertToTarget, 1,
/*42173*/         OPC_EmitInteger, MVT::i32, 14, 
/*42176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42182*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42198*/       0, /*End of Scope*/
/*42199*/     /*Scope*/ 41, /*->42241*/
/*42200*/       OPC_MoveChild, 0,
/*42202*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42205*/       OPC_CheckPredicate, 4, // Predicate_so_imm
/*42207*/       OPC_MoveParent,
/*42208*/       OPC_RecordChild1, // #1 = $Rn
/*42209*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42210*/       OPC_CheckType, MVT::i32,
/*42212*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42214*/       OPC_EmitConvertToTarget, 0,
/*42216*/       OPC_EmitInteger, MVT::i32, 14, 
/*42219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42225*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42241*/     /*Scope*/ 106, /*->42348*/
/*42242*/       OPC_RecordChild1, // #1 = $imm
/*42243*/       OPC_Scope, 40, /*->42285*/ // 2 children in Scope
/*42245*/         OPC_MoveChild, 1,
/*42247*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42250*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42252*/         OPC_MoveParent,
/*42253*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42254*/         OPC_CheckType, MVT::i32,
/*42256*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42258*/         OPC_EmitConvertToTarget, 1,
/*42260*/         OPC_EmitInteger, MVT::i32, 14, 
/*42263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42269*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42272*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42285*/       /*Scope*/ 61, /*->42347*/
/*42286*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42287*/         OPC_CheckType, MVT::i32,
/*42289*/         OPC_Scope, 27, /*->42318*/ // 2 children in Scope
/*42291*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42293*/           OPC_EmitInteger, MVT::i32, 14, 
/*42296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42302*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42305*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42318*/         /*Scope*/ 27, /*->42346*/
/*42319*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42321*/           OPC_EmitInteger, MVT::i32, 14, 
/*42324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42330*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42333*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42346*/         0, /*End of Scope*/
/*42347*/       0, /*End of Scope*/
/*42348*/     0, /*End of Scope*/
/*42349*/   /*SwitchOpcode*/ 24|128,2/*280*/, TARGET_VAL(ARMISD::CMP),// ->42633
/*42353*/     OPC_RecordChild0, // #0 = $Rn
/*42354*/     OPC_CheckChild0Type, MVT::i32,
/*42356*/     OPC_RecordChild1, // #1 = $shift
/*42357*/     OPC_Scope, 49, /*->42408*/ // 6 children in Scope
/*42359*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42361*/       OPC_Scope, 22, /*->42385*/ // 2 children in Scope
/*42363*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42366*/         OPC_EmitInteger, MVT::i32, 14, 
/*42369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42385*/       /*Scope*/ 21, /*->42407*/
/*42386*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42389*/         OPC_EmitInteger, MVT::i32, 14, 
/*42392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42407*/       0, /*End of Scope*/
/*42408*/     /*Scope*/ 23, /*->42432*/
/*42409*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42411*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42414*/       OPC_EmitInteger, MVT::i32, 14, 
/*42417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42420*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42432*/     /*Scope*/ 10|128,1/*138*/, /*->42572*/
/*42434*/       OPC_MoveChild, 1,
/*42436*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42439*/       OPC_Scope, 24, /*->42465*/ // 5 children in Scope
/*42441*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*42443*/         OPC_MoveParent,
/*42444*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42446*/         OPC_EmitConvertToTarget, 1,
/*42448*/         OPC_EmitInteger, MVT::i32, 14, 
/*42451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42465*/       /*Scope*/ 27, /*->42493*/
/*42466*/         OPC_CheckPredicate, 5, // Predicate_so_imm_neg
/*42468*/         OPC_MoveParent,
/*42469*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42471*/         OPC_EmitConvertToTarget, 1,
/*42473*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42476*/         OPC_EmitInteger, MVT::i32, 14, 
/*42479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*42493*/       /*Scope*/ 24, /*->42518*/
/*42494*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*42496*/         OPC_MoveParent,
/*42497*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42499*/         OPC_EmitConvertToTarget, 1,
/*42501*/         OPC_EmitInteger, MVT::i32, 14, 
/*42504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*42518*/       /*Scope*/ 24, /*->42543*/
/*42519*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42521*/         OPC_MoveParent,
/*42522*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42524*/         OPC_EmitConvertToTarget, 1,
/*42526*/         OPC_EmitInteger, MVT::i32, 14, 
/*42529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42543*/       /*Scope*/ 27, /*->42571*/
/*42544*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42546*/         OPC_MoveParent,
/*42547*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42549*/         OPC_EmitConvertToTarget, 1,
/*42551*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42554*/         OPC_EmitInteger, MVT::i32, 14, 
/*42557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42571*/       0, /*End of Scope*/
/*42572*/     /*Scope*/ 19, /*->42592*/
/*42573*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42575*/       OPC_EmitInteger, MVT::i32, 14, 
/*42578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42592*/     /*Scope*/ 19, /*->42612*/
/*42593*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42595*/       OPC_EmitInteger, MVT::i32, 14, 
/*42598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42612*/     /*Scope*/ 19, /*->42632*/
/*42613*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42615*/       OPC_EmitInteger, MVT::i32, 14, 
/*42618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42632*/     0, /*End of Scope*/
/*42633*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CMN),// ->42711
/*42636*/     OPC_RecordChild0, // #0 = $Rn
/*42637*/     OPC_CheckChild0Type, MVT::i32,
/*42639*/     OPC_Scope, 38, /*->42679*/ // 2 children in Scope
/*42641*/       OPC_MoveChild, 1,
/*42643*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42646*/       OPC_CheckChild0Integer, 0, 
/*42648*/       OPC_RecordChild1, // #1 = $imm
/*42649*/       OPC_MoveChild, 1,
/*42651*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42654*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42656*/       OPC_MoveParent,
/*42657*/       OPC_MoveParent,
/*42658*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42660*/       OPC_EmitConvertToTarget, 1,
/*42662*/       OPC_EmitInteger, MVT::i32, 14, 
/*42665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42679*/     /*Scope*/ 30, /*->42710*/
/*42680*/       OPC_RecordChild1, // #1 = $imm
/*42681*/       OPC_MoveChild, 1,
/*42683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42686*/       OPC_CheckPredicate, 4, // Predicate_so_imm
/*42688*/       OPC_MoveParent,
/*42689*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42691*/       OPC_EmitConvertToTarget, 1,
/*42693*/       OPC_EmitInteger, MVT::i32, 14, 
/*42696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42710*/     0, /*End of Scope*/
/*42711*/   /*SwitchOpcode*/ 64|128,1/*192*/, TARGET_VAL(ISD::SHL),// ->42907
/*42715*/     OPC_Scope, 58, /*->42775*/ // 2 children in Scope
/*42717*/       OPC_RecordNode, // #0 = $src
/*42718*/       OPC_CheckType, MVT::i32,
/*42720*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42722*/       OPC_Scope, 25, /*->42749*/ // 2 children in Scope
/*42724*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*42727*/         OPC_EmitInteger, MVT::i32, 14, 
/*42730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*42749*/       /*Scope*/ 24, /*->42774*/
/*42750*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*42753*/         OPC_EmitInteger, MVT::i32, 14, 
/*42756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*42774*/       0, /*End of Scope*/
/*42775*/     /*Scope*/ 1|128,1/*129*/, /*->42906*/
/*42777*/       OPC_RecordChild0, // #0 = $Rm
/*42778*/       OPC_RecordChild1, // #1 = $imm
/*42779*/       OPC_Scope, 69, /*->42850*/ // 2 children in Scope
/*42781*/         OPC_MoveChild, 1,
/*42783*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42786*/         OPC_CheckType, MVT::i32,
/*42788*/         OPC_Scope, 30, /*->42820*/ // 2 children in Scope
/*42790*/           OPC_CheckPredicate, 63, // Predicate_imm0_31
/*42792*/           OPC_MoveParent,
/*42793*/           OPC_CheckType, MVT::i32,
/*42795*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42797*/           OPC_EmitConvertToTarget, 1,
/*42799*/           OPC_EmitInteger, MVT::i32, 14, 
/*42802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*42820*/         /*Scope*/ 28, /*->42849*/
/*42821*/           OPC_MoveParent,
/*42822*/           OPC_CheckType, MVT::i32,
/*42824*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42826*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42829*/           OPC_EmitConvertToTarget, 1,
/*42831*/           OPC_EmitInteger, MVT::i32, 14, 
/*42834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*42849*/         0, /*End of Scope*/
/*42850*/       /*Scope*/ 54, /*->42905*/
/*42851*/         OPC_CheckChild1Type, MVT::i32,
/*42853*/         OPC_CheckType, MVT::i32,
/*42855*/         OPC_Scope, 23, /*->42880*/ // 2 children in Scope
/*42857*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42859*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42862*/           OPC_EmitInteger, MVT::i32, 14, 
/*42865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42868*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42880*/         /*Scope*/ 23, /*->42904*/
/*42881*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42883*/           OPC_EmitInteger, MVT::i32, 14, 
/*42886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42892*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42904*/         0, /*End of Scope*/
/*42905*/       0, /*End of Scope*/
/*42906*/     0, /*End of Scope*/
/*42907*/   /*SwitchOpcode*/ 20|128,94/*12052*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->54963
/*42911*/     OPC_Scope, 65, /*->42978*/ // 105 children in Scope
/*42913*/       OPC_CheckChild0Integer, 100|128,2/*356*/, 
/*42916*/       OPC_RecordChild1, // #0 = $a
/*42917*/       OPC_RecordChild2, // #1 = $pos
/*42918*/       OPC_MoveChild, 2,
/*42920*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42923*/       OPC_MoveParent,
/*42924*/       OPC_Scope, 25, /*->42951*/ // 2 children in Scope
/*42926*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*42928*/         OPC_EmitConvertToTarget, 1,
/*42930*/         OPC_EmitInteger, MVT::i32, 0, 
/*42933*/         OPC_EmitInteger, MVT::i32, 14, 
/*42936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 356:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*42951*/       /*Scope*/ 25, /*->42977*/
/*42952*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42954*/         OPC_EmitConvertToTarget, 1,
/*42956*/         OPC_EmitInteger, MVT::i32, 0, 
/*42959*/         OPC_EmitInteger, MVT::i32, 14, 
/*42962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 356:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*42977*/       0, /*End of Scope*/
/*42978*/     /*Scope*/ 65, /*->43044*/
/*42979*/       OPC_CheckChild0Integer, 107|128,2/*363*/, 
/*42982*/       OPC_RecordChild1, // #0 = $a
/*42983*/       OPC_RecordChild2, // #1 = $pos
/*42984*/       OPC_MoveChild, 2,
/*42986*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42989*/       OPC_MoveParent,
/*42990*/       OPC_Scope, 25, /*->43017*/ // 2 children in Scope
/*42992*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*42994*/         OPC_EmitConvertToTarget, 1,
/*42996*/         OPC_EmitInteger, MVT::i32, 0, 
/*42999*/         OPC_EmitInteger, MVT::i32, 14, 
/*43002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 363:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*43017*/       /*Scope*/ 25, /*->43043*/
/*43018*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43020*/         OPC_EmitConvertToTarget, 1,
/*43022*/         OPC_EmitInteger, MVT::i32, 0, 
/*43025*/         OPC_EmitInteger, MVT::i32, 14, 
/*43028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 363:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*43043*/       0, /*End of Scope*/
/*43044*/     /*Scope*/ 47, /*->43092*/
/*43045*/       OPC_CheckChild0Integer, 96|128,2/*352*/, 
/*43048*/       OPC_RecordChild1, // #0 = $Rm
/*43049*/       OPC_RecordChild2, // #1 = $Rn
/*43050*/       OPC_Scope, 19, /*->43071*/ // 2 children in Scope
/*43052*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43054*/         OPC_EmitInteger, MVT::i32, 14, 
/*43057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43071*/       /*Scope*/ 19, /*->43091*/
/*43072*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43074*/         OPC_EmitInteger, MVT::i32, 14, 
/*43077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43091*/       0, /*End of Scope*/
/*43092*/     /*Scope*/ 47, /*->43140*/
/*43093*/       OPC_CheckChild0Integer, 97|128,2/*353*/, 
/*43096*/       OPC_RecordChild1, // #0 = $Rm
/*43097*/       OPC_RecordChild2, // #1 = $Rn
/*43098*/       OPC_Scope, 19, /*->43119*/ // 2 children in Scope
/*43100*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43102*/         OPC_EmitInteger, MVT::i32, 14, 
/*43105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 353:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43119*/       /*Scope*/ 19, /*->43139*/
/*43120*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43122*/         OPC_EmitInteger, MVT::i32, 14, 
/*43125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 353:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43139*/       0, /*End of Scope*/
/*43140*/     /*Scope*/ 31, /*->43172*/
/*43141*/       OPC_CheckChild0Integer, 77|128,1/*205*/, 
/*43144*/       OPC_RecordChild1, // #0 = $Rn
/*43145*/       OPC_RecordChild2, // #1 = $Rm
/*43146*/       OPC_Scope, 11, /*->43159*/ // 2 children in Scope
/*43148*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 205:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43159*/       /*Scope*/ 11, /*->43171*/
/*43160*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43162*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 205:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43171*/       0, /*End of Scope*/
/*43172*/     /*Scope*/ 31, /*->43204*/
/*43173*/       OPC_CheckChild0Integer, 78|128,1/*206*/, 
/*43176*/       OPC_RecordChild1, // #0 = $Rn
/*43177*/       OPC_RecordChild2, // #1 = $Rm
/*43178*/       OPC_Scope, 11, /*->43191*/ // 2 children in Scope
/*43180*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43191*/       /*Scope*/ 11, /*->43203*/
/*43192*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43203*/       0, /*End of Scope*/
/*43204*/     /*Scope*/ 31, /*->43236*/
/*43205*/       OPC_CheckChild0Integer, 81|128,1/*209*/, 
/*43208*/       OPC_RecordChild1, // #0 = $Rn
/*43209*/       OPC_RecordChild2, // #1 = $Rm
/*43210*/       OPC_Scope, 11, /*->43223*/ // 2 children in Scope
/*43212*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43223*/       /*Scope*/ 11, /*->43235*/
/*43224*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43226*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43235*/       0, /*End of Scope*/
/*43236*/     /*Scope*/ 31, /*->43268*/
/*43237*/       OPC_CheckChild0Integer, 79|128,1/*207*/, 
/*43240*/       OPC_RecordChild1, // #0 = $Rn
/*43241*/       OPC_RecordChild2, // #1 = $Rm
/*43242*/       OPC_Scope, 11, /*->43255*/ // 2 children in Scope
/*43244*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43255*/       /*Scope*/ 11, /*->43267*/
/*43256*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43267*/       0, /*End of Scope*/
/*43268*/     /*Scope*/ 31, /*->43300*/
/*43269*/       OPC_CheckChild0Integer, 82|128,1/*210*/, 
/*43272*/       OPC_RecordChild1, // #0 = $Rn
/*43273*/       OPC_RecordChild2, // #1 = $Rm
/*43274*/       OPC_Scope, 11, /*->43287*/ // 2 children in Scope
/*43276*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43287*/       /*Scope*/ 11, /*->43299*/
/*43288*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43299*/       0, /*End of Scope*/
/*43300*/     /*Scope*/ 31, /*->43332*/
/*43301*/       OPC_CheckChild0Integer, 80|128,1/*208*/, 
/*43304*/       OPC_RecordChild1, // #0 = $Rn
/*43305*/       OPC_RecordChild2, // #1 = $Rm
/*43306*/       OPC_Scope, 11, /*->43319*/ // 2 children in Scope
/*43308*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43319*/       /*Scope*/ 11, /*->43331*/
/*43320*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43331*/       0, /*End of Scope*/
/*43332*/     /*Scope*/ 20, /*->43353*/
/*43333*/       OPC_CheckChild0Integer, 86|128,1/*214*/, 
/*43336*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*43338*/       OPC_EmitInteger, MVT::i32, 14, 
/*43341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 214:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*43353*/     /*Scope*/ 64, /*->43418*/
/*43354*/       OPC_CheckChild0Integer, 104|128,1/*232*/, 
/*43357*/       OPC_RecordChild1, // #0 = $Rn
/*43358*/       OPC_EmitInteger, MVT::i64, 0, 
/*43361*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43364*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43373*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43376*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43386*/       OPC_EmitNode, TARGET_VAL(ARM::SHA1H), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43394*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43397*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43406*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43409*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 232:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43418*/     /*Scope*/ 48, /*->43467*/
/*43419*/       OPC_CheckChild0Integer, 108|128,2/*364*/, 
/*43422*/       OPC_RecordChild1, // #0 = $Dm
/*43423*/       OPC_Scope, 20, /*->43445*/ // 2 children in Scope
/*43425*/         OPC_CheckChild1Type, MVT::f64,
/*43427*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43429*/         OPC_EmitInteger, MVT::i32, 14, 
/*43432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 364:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43445*/       /*Scope*/ 20, /*->43466*/
/*43446*/         OPC_CheckChild1Type, MVT::f32,
/*43448*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43450*/         OPC_EmitInteger, MVT::i32, 14, 
/*43453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 364:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43466*/       0, /*End of Scope*/
/*43467*/     /*Scope*/ 48, /*->43516*/
/*43468*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*43471*/       OPC_RecordChild1, // #0 = $Dm
/*43472*/       OPC_Scope, 20, /*->43494*/ // 2 children in Scope
/*43474*/         OPC_CheckChild1Type, MVT::f64,
/*43476*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43478*/         OPC_EmitInteger, MVT::i32, 14, 
/*43481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43494*/       /*Scope*/ 20, /*->43515*/
/*43495*/         OPC_CheckChild1Type, MVT::f32,
/*43497*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43499*/         OPC_EmitInteger, MVT::i32, 14, 
/*43502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43515*/       0, /*End of Scope*/
/*43516*/     /*Scope*/ 65|128,6/*833*/, /*->44351*/
/*43518*/       OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*43521*/       OPC_Scope, 42|128,1/*170*/, /*->43694*/ // 7 children in Scope
/*43524*/         OPC_RecordChild1, // #0 = $src1
/*43525*/         OPC_Scope, 108, /*->43635*/ // 2 children in Scope
/*43527*/           OPC_CheckChild1Type, MVT::v4i32,
/*43529*/           OPC_MoveChild, 2,
/*43531*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43534*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*43537*/           OPC_Scope, 47, /*->43586*/ // 2 children in Scope
/*43539*/             OPC_RecordChild1, // #1 = $Vn
/*43540*/             OPC_CheckChild1Type, MVT::v4i16,
/*43542*/             OPC_MoveChild, 2,
/*43544*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43547*/             OPC_RecordChild0, // #2 = $Vm
/*43548*/             OPC_CheckChild0Type, MVT::v4i16,
/*43550*/             OPC_RecordChild1, // #3 = $lane
/*43551*/             OPC_MoveChild, 1,
/*43553*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43556*/             OPC_MoveParent,
/*43557*/             OPC_CheckType, MVT::v4i16,
/*43559*/             OPC_MoveParent,
/*43560*/             OPC_CheckType, MVT::v4i32,
/*43562*/             OPC_MoveParent,
/*43563*/             OPC_CheckType, MVT::v4i32,
/*43565*/             OPC_EmitConvertToTarget, 3,
/*43567*/             OPC_EmitInteger, MVT::i32, 14, 
/*43570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43573*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43586*/           /*Scope*/ 47, /*->43634*/
/*43587*/             OPC_MoveChild, 1,
/*43589*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43592*/             OPC_RecordChild0, // #1 = $Vm
/*43593*/             OPC_CheckChild0Type, MVT::v4i16,
/*43595*/             OPC_RecordChild1, // #2 = $lane
/*43596*/             OPC_MoveChild, 1,
/*43598*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43601*/             OPC_MoveParent,
/*43602*/             OPC_CheckType, MVT::v4i16,
/*43604*/             OPC_MoveParent,
/*43605*/             OPC_RecordChild2, // #3 = $Vn
/*43606*/             OPC_CheckChild2Type, MVT::v4i16,
/*43608*/             OPC_CheckType, MVT::v4i32,
/*43610*/             OPC_MoveParent,
/*43611*/             OPC_CheckType, MVT::v4i32,
/*43613*/             OPC_EmitConvertToTarget, 2,
/*43615*/             OPC_EmitInteger, MVT::i32, 14, 
/*43618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43634*/           0, /*End of Scope*/
/*43635*/         /*Scope*/ 57, /*->43693*/
/*43636*/           OPC_CheckChild1Type, MVT::v2i64,
/*43638*/           OPC_MoveChild, 2,
/*43640*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43643*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*43646*/           OPC_RecordChild1, // #1 = $Vn
/*43647*/           OPC_CheckChild1Type, MVT::v2i32,
/*43649*/           OPC_MoveChild, 2,
/*43651*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43654*/           OPC_RecordChild0, // #2 = $Vm
/*43655*/           OPC_CheckChild0Type, MVT::v2i32,
/*43657*/           OPC_RecordChild1, // #3 = $lane
/*43658*/           OPC_MoveChild, 1,
/*43660*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43663*/           OPC_MoveParent,
/*43664*/           OPC_CheckType, MVT::v2i32,
/*43666*/           OPC_MoveParent,
/*43667*/           OPC_CheckType, MVT::v2i64,
/*43669*/           OPC_MoveParent,
/*43670*/           OPC_CheckType, MVT::v2i64,
/*43672*/           OPC_EmitConvertToTarget, 3,
/*43674*/           OPC_EmitInteger, MVT::i32, 14, 
/*43677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43680*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43693*/         0, /*End of Scope*/
/*43694*/       /*Scope*/ 112, /*->43807*/
/*43695*/         OPC_MoveChild, 1,
/*43697*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43700*/         OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*43703*/         OPC_Scope, 50, /*->43755*/ // 2 children in Scope
/*43705*/           OPC_RecordChild1, // #0 = $Vn
/*43706*/           OPC_CheckChild1Type, MVT::v4i16,
/*43708*/           OPC_MoveChild, 2,
/*43710*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43713*/           OPC_RecordChild0, // #1 = $Vm
/*43714*/           OPC_CheckChild0Type, MVT::v4i16,
/*43716*/           OPC_RecordChild1, // #2 = $lane
/*43717*/           OPC_MoveChild, 1,
/*43719*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43722*/           OPC_MoveParent,
/*43723*/           OPC_CheckType, MVT::v4i16,
/*43725*/           OPC_MoveParent,
/*43726*/           OPC_CheckType, MVT::v4i32,
/*43728*/           OPC_MoveParent,
/*43729*/           OPC_RecordChild2, // #3 = $src1
/*43730*/           OPC_CheckChild2Type, MVT::v4i32,
/*43732*/           OPC_CheckType, MVT::v4i32,
/*43734*/           OPC_EmitConvertToTarget, 2,
/*43736*/           OPC_EmitInteger, MVT::i32, 14, 
/*43739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43742*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43755*/         /*Scope*/ 50, /*->43806*/
/*43756*/           OPC_MoveChild, 1,
/*43758*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43761*/           OPC_RecordChild0, // #0 = $Vm
/*43762*/           OPC_CheckChild0Type, MVT::v4i16,
/*43764*/           OPC_RecordChild1, // #1 = $lane
/*43765*/           OPC_MoveChild, 1,
/*43767*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43770*/           OPC_MoveParent,
/*43771*/           OPC_CheckType, MVT::v4i16,
/*43773*/           OPC_MoveParent,
/*43774*/           OPC_RecordChild2, // #2 = $Vn
/*43775*/           OPC_CheckChild2Type, MVT::v4i16,
/*43777*/           OPC_CheckType, MVT::v4i32,
/*43779*/           OPC_MoveParent,
/*43780*/           OPC_RecordChild2, // #3 = $src1
/*43781*/           OPC_CheckChild2Type, MVT::v4i32,
/*43783*/           OPC_CheckType, MVT::v4i32,
/*43785*/           OPC_EmitConvertToTarget, 1,
/*43787*/           OPC_EmitInteger, MVT::i32, 14, 
/*43790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43793*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (intrinsic_wo_chain:v4i32 298:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43806*/         0, /*End of Scope*/
/*43807*/       /*Scope*/ 58, /*->43866*/
/*43808*/         OPC_RecordChild1, // #0 = $src1
/*43809*/         OPC_CheckChild1Type, MVT::v2i64,
/*43811*/         OPC_MoveChild, 2,
/*43813*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43816*/         OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*43819*/         OPC_MoveChild, 1,
/*43821*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43824*/         OPC_RecordChild0, // #1 = $Vm
/*43825*/         OPC_CheckChild0Type, MVT::v2i32,
/*43827*/         OPC_RecordChild1, // #2 = $lane
/*43828*/         OPC_MoveChild, 1,
/*43830*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43833*/         OPC_MoveParent,
/*43834*/         OPC_CheckType, MVT::v2i32,
/*43836*/         OPC_MoveParent,
/*43837*/         OPC_RecordChild2, // #3 = $Vn
/*43838*/         OPC_CheckChild2Type, MVT::v2i32,
/*43840*/         OPC_CheckType, MVT::v2i64,
/*43842*/         OPC_MoveParent,
/*43843*/         OPC_CheckType, MVT::v2i64,
/*43845*/         OPC_EmitConvertToTarget, 2,
/*43847*/         OPC_EmitInteger, MVT::i32, 14, 
/*43850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43866*/       /*Scope*/ 112, /*->43979*/
/*43867*/         OPC_MoveChild, 1,
/*43869*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43872*/         OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*43875*/         OPC_Scope, 50, /*->43927*/ // 2 children in Scope
/*43877*/           OPC_RecordChild1, // #0 = $Vn
/*43878*/           OPC_CheckChild1Type, MVT::v2i32,
/*43880*/           OPC_MoveChild, 2,
/*43882*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43885*/           OPC_RecordChild0, // #1 = $Vm
/*43886*/           OPC_CheckChild0Type, MVT::v2i32,
/*43888*/           OPC_RecordChild1, // #2 = $lane
/*43889*/           OPC_MoveChild, 1,
/*43891*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43894*/           OPC_MoveParent,
/*43895*/           OPC_CheckType, MVT::v2i32,
/*43897*/           OPC_MoveParent,
/*43898*/           OPC_CheckType, MVT::v2i64,
/*43900*/           OPC_MoveParent,
/*43901*/           OPC_RecordChild2, // #3 = $src1
/*43902*/           OPC_CheckChild2Type, MVT::v2i64,
/*43904*/           OPC_CheckType, MVT::v2i64,
/*43906*/           OPC_EmitConvertToTarget, 2,
/*43908*/           OPC_EmitInteger, MVT::i32, 14, 
/*43911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43914*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43927*/         /*Scope*/ 50, /*->43978*/
/*43928*/           OPC_MoveChild, 1,
/*43930*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43933*/           OPC_RecordChild0, // #0 = $Vm
/*43934*/           OPC_CheckChild0Type, MVT::v2i32,
/*43936*/           OPC_RecordChild1, // #1 = $lane
/*43937*/           OPC_MoveChild, 1,
/*43939*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43942*/           OPC_MoveParent,
/*43943*/           OPC_CheckType, MVT::v2i32,
/*43945*/           OPC_MoveParent,
/*43946*/           OPC_RecordChild2, // #2 = $Vn
/*43947*/           OPC_CheckChild2Type, MVT::v2i32,
/*43949*/           OPC_CheckType, MVT::v2i64,
/*43951*/           OPC_MoveParent,
/*43952*/           OPC_RecordChild2, // #3 = $src1
/*43953*/           OPC_CheckChild2Type, MVT::v2i64,
/*43955*/           OPC_CheckType, MVT::v2i64,
/*43957*/           OPC_EmitConvertToTarget, 1,
/*43959*/           OPC_EmitInteger, MVT::i32, 14, 
/*43962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43965*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, (intrinsic_wo_chain:v2i64 298:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43978*/         0, /*End of Scope*/
/*43979*/       /*Scope*/ 83, /*->44063*/
/*43980*/         OPC_RecordChild1, // #0 = $src1
/*43981*/         OPC_Scope, 39, /*->44022*/ // 2 children in Scope
/*43983*/           OPC_CheckChild1Type, MVT::v4i32,
/*43985*/           OPC_MoveChild, 2,
/*43987*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43990*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*43993*/           OPC_RecordChild1, // #1 = $Vn
/*43994*/           OPC_CheckChild1Type, MVT::v4i16,
/*43996*/           OPC_RecordChild2, // #2 = $Vm
/*43997*/           OPC_CheckChild2Type, MVT::v4i16,
/*43999*/           OPC_CheckType, MVT::v4i32,
/*44001*/           OPC_MoveParent,
/*44002*/           OPC_CheckType, MVT::v4i32,
/*44004*/           OPC_EmitInteger, MVT::i32, 14, 
/*44007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44022*/         /*Scope*/ 39, /*->44062*/
/*44023*/           OPC_CheckChild1Type, MVT::v2i64,
/*44025*/           OPC_MoveChild, 2,
/*44027*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44030*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*44033*/           OPC_RecordChild1, // #1 = $Vn
/*44034*/           OPC_CheckChild1Type, MVT::v2i32,
/*44036*/           OPC_RecordChild2, // #2 = $Vm
/*44037*/           OPC_CheckChild2Type, MVT::v2i32,
/*44039*/           OPC_CheckType, MVT::v2i64,
/*44041*/           OPC_MoveParent,
/*44042*/           OPC_CheckType, MVT::v2i64,
/*44044*/           OPC_EmitInteger, MVT::i32, 14, 
/*44047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44062*/         0, /*End of Scope*/
/*44063*/       /*Scope*/ 73, /*->44137*/
/*44064*/         OPC_MoveChild, 1,
/*44066*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44069*/         OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*44072*/         OPC_RecordChild1, // #0 = $Vn
/*44073*/         OPC_SwitchType /*2 cases */, 29, MVT::v4i32,// ->44105
/*44076*/           OPC_CheckChild1Type, MVT::v4i16,
/*44078*/           OPC_RecordChild2, // #1 = $Vm
/*44079*/           OPC_CheckChild2Type, MVT::v4i16,
/*44081*/           OPC_MoveParent,
/*44082*/           OPC_RecordChild2, // #2 = $src1
/*44083*/           OPC_CheckChild2Type, MVT::v4i32,
/*44085*/           OPC_CheckType, MVT::v4i32,
/*44087*/           OPC_EmitInteger, MVT::i32, 14, 
/*44090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44093*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                    // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44105*/         /*SwitchType*/ 29, MVT::v2i64,// ->44136
/*44107*/           OPC_CheckChild1Type, MVT::v2i32,
/*44109*/           OPC_RecordChild2, // #1 = $Vm
/*44110*/           OPC_CheckChild2Type, MVT::v2i32,
/*44112*/           OPC_MoveParent,
/*44113*/           OPC_RecordChild2, // #2 = $src1
/*44114*/           OPC_CheckChild2Type, MVT::v2i64,
/*44116*/           OPC_CheckType, MVT::v2i64,
/*44118*/           OPC_EmitInteger, MVT::i32, 14, 
/*44121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44124*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44136*/         0, // EndSwitchType
/*44137*/       /*Scope*/ 83|128,1/*211*/, /*->44350*/
/*44139*/         OPC_RecordChild1, // #0 = $Vn
/*44140*/         OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->44167
/*44143*/           OPC_CheckChild1Type, MVT::v4i16,
/*44145*/           OPC_RecordChild2, // #1 = $Vm
/*44146*/           OPC_CheckChild2Type, MVT::v4i16,
/*44148*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44150*/           OPC_EmitInteger, MVT::i32, 14, 
/*44153*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44156*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44167*/         /*SwitchType*/ 24, MVT::v2i32,// ->44193
/*44169*/           OPC_CheckChild1Type, MVT::v2i32,
/*44171*/           OPC_RecordChild2, // #1 = $Vm
/*44172*/           OPC_CheckChild2Type, MVT::v2i32,
/*44174*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44176*/           OPC_EmitInteger, MVT::i32, 14, 
/*44179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44193*/         /*SwitchType*/ 24, MVT::v8i16,// ->44219
/*44195*/           OPC_CheckChild1Type, MVT::v8i16,
/*44197*/           OPC_RecordChild2, // #1 = $Vm
/*44198*/           OPC_CheckChild2Type, MVT::v8i16,
/*44200*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44202*/           OPC_EmitInteger, MVT::i32, 14, 
/*44205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44208*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 295:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*44219*/         /*SwitchType*/ 24, MVT::v4i32,// ->44245
/*44221*/           OPC_CheckChild1Type, MVT::v4i32,
/*44223*/           OPC_RecordChild2, // #1 = $Vm
/*44224*/           OPC_CheckChild2Type, MVT::v4i32,
/*44226*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44228*/           OPC_EmitInteger, MVT::i32, 14, 
/*44231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44234*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*44245*/         /*SwitchType*/ 24, MVT::v8i8,// ->44271
/*44247*/           OPC_CheckChild1Type, MVT::v8i8,
/*44249*/           OPC_RecordChild2, // #1 = $Vm
/*44250*/           OPC_CheckChild2Type, MVT::v8i8,
/*44252*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44254*/           OPC_EmitInteger, MVT::i32, 14, 
/*44257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44260*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 295:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44271*/         /*SwitchType*/ 24, MVT::v16i8,// ->44297
/*44273*/           OPC_CheckChild1Type, MVT::v16i8,
/*44275*/           OPC_RecordChild2, // #1 = $Vm
/*44276*/           OPC_CheckChild2Type, MVT::v16i8,
/*44278*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44280*/           OPC_EmitInteger, MVT::i32, 14, 
/*44283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44286*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 295:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*44297*/         /*SwitchType*/ 24, MVT::v1i64,// ->44323
/*44299*/           OPC_CheckChild1Type, MVT::v1i64,
/*44301*/           OPC_RecordChild2, // #1 = $Vm
/*44302*/           OPC_CheckChild2Type, MVT::v1i64,
/*44304*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44306*/           OPC_EmitInteger, MVT::i32, 14, 
/*44309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 295:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*44323*/         /*SwitchType*/ 24, MVT::v2i64,// ->44349
/*44325*/           OPC_CheckChild1Type, MVT::v2i64,
/*44327*/           OPC_RecordChild2, // #1 = $Vm
/*44328*/           OPC_CheckChild2Type, MVT::v2i64,
/*44330*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44332*/           OPC_EmitInteger, MVT::i32, 14, 
/*44335*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44338*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*44349*/         0, // EndSwitchType
/*44350*/       0, /*End of Scope*/
/*44351*/     /*Scope*/ 122|128,3/*506*/, /*->44859*/
/*44353*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*44356*/       OPC_RecordChild1, // #0 = $src1
/*44357*/       OPC_Scope, 39|128,1/*167*/, /*->44527*/ // 8 children in Scope
/*44360*/         OPC_CheckChild1Type, MVT::v4i32,
/*44362*/         OPC_Scope, 8|128,1/*136*/, /*->44501*/ // 2 children in Scope
/*44365*/           OPC_MoveChild, 2,
/*44367*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44370*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*44373*/           OPC_Scope, 47, /*->44422*/ // 3 children in Scope
/*44375*/             OPC_RecordChild1, // #1 = $Vn
/*44376*/             OPC_CheckChild1Type, MVT::v4i16,
/*44378*/             OPC_MoveChild, 2,
/*44380*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44383*/             OPC_RecordChild0, // #2 = $Vm
/*44384*/             OPC_CheckChild0Type, MVT::v4i16,
/*44386*/             OPC_RecordChild1, // #3 = $lane
/*44387*/             OPC_MoveChild, 1,
/*44389*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44392*/             OPC_MoveParent,
/*44393*/             OPC_CheckType, MVT::v4i16,
/*44395*/             OPC_MoveParent,
/*44396*/             OPC_CheckType, MVT::v4i32,
/*44398*/             OPC_MoveParent,
/*44399*/             OPC_CheckType, MVT::v4i32,
/*44401*/             OPC_EmitConvertToTarget, 3,
/*44403*/             OPC_EmitInteger, MVT::i32, 14, 
/*44406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44409*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44422*/           /*Scope*/ 47, /*->44470*/
/*44423*/             OPC_MoveChild, 1,
/*44425*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44428*/             OPC_RecordChild0, // #1 = $Vm
/*44429*/             OPC_CheckChild0Type, MVT::v4i16,
/*44431*/             OPC_RecordChild1, // #2 = $lane
/*44432*/             OPC_MoveChild, 1,
/*44434*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44437*/             OPC_MoveParent,
/*44438*/             OPC_CheckType, MVT::v4i16,
/*44440*/             OPC_MoveParent,
/*44441*/             OPC_RecordChild2, // #3 = $Vn
/*44442*/             OPC_CheckChild2Type, MVT::v4i16,
/*44444*/             OPC_CheckType, MVT::v4i32,
/*44446*/             OPC_MoveParent,
/*44447*/             OPC_CheckType, MVT::v4i32,
/*44449*/             OPC_EmitConvertToTarget, 2,
/*44451*/             OPC_EmitInteger, MVT::i32, 14, 
/*44454*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44457*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44470*/           /*Scope*/ 29, /*->44500*/
/*44471*/             OPC_RecordChild1, // #1 = $Vn
/*44472*/             OPC_CheckChild1Type, MVT::v4i16,
/*44474*/             OPC_RecordChild2, // #2 = $Vm
/*44475*/             OPC_CheckChild2Type, MVT::v4i16,
/*44477*/             OPC_CheckType, MVT::v4i32,
/*44479*/             OPC_MoveParent,
/*44480*/             OPC_CheckType, MVT::v4i32,
/*44482*/             OPC_EmitInteger, MVT::i32, 14, 
/*44485*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44488*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44500*/           0, /*End of Scope*/
/*44501*/         /*Scope*/ 24, /*->44526*/
/*44502*/           OPC_RecordChild2, // #1 = $Vm
/*44503*/           OPC_CheckChild2Type, MVT::v4i32,
/*44505*/           OPC_CheckType, MVT::v4i32,
/*44507*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44509*/           OPC_EmitInteger, MVT::i32, 14, 
/*44512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44515*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*44526*/         0, /*End of Scope*/
/*44527*/       /*Scope*/ 39|128,1/*167*/, /*->44696*/
/*44529*/         OPC_CheckChild1Type, MVT::v2i64,
/*44531*/         OPC_Scope, 8|128,1/*136*/, /*->44670*/ // 2 children in Scope
/*44534*/           OPC_MoveChild, 2,
/*44536*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44539*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*44542*/           OPC_Scope, 47, /*->44591*/ // 3 children in Scope
/*44544*/             OPC_RecordChild1, // #1 = $Vn
/*44545*/             OPC_CheckChild1Type, MVT::v2i32,
/*44547*/             OPC_MoveChild, 2,
/*44549*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44552*/             OPC_RecordChild0, // #2 = $Vm
/*44553*/             OPC_CheckChild0Type, MVT::v2i32,
/*44555*/             OPC_RecordChild1, // #3 = $lane
/*44556*/             OPC_MoveChild, 1,
/*44558*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44561*/             OPC_MoveParent,
/*44562*/             OPC_CheckType, MVT::v2i32,
/*44564*/             OPC_MoveParent,
/*44565*/             OPC_CheckType, MVT::v2i64,
/*44567*/             OPC_MoveParent,
/*44568*/             OPC_CheckType, MVT::v2i64,
/*44570*/             OPC_EmitConvertToTarget, 3,
/*44572*/             OPC_EmitInteger, MVT::i32, 14, 
/*44575*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44578*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44591*/           /*Scope*/ 47, /*->44639*/
/*44592*/             OPC_MoveChild, 1,
/*44594*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44597*/             OPC_RecordChild0, // #1 = $Vm
/*44598*/             OPC_CheckChild0Type, MVT::v2i32,
/*44600*/             OPC_RecordChild1, // #2 = $lane
/*44601*/             OPC_MoveChild, 1,
/*44603*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44606*/             OPC_MoveParent,
/*44607*/             OPC_CheckType, MVT::v2i32,
/*44609*/             OPC_MoveParent,
/*44610*/             OPC_RecordChild2, // #3 = $Vn
/*44611*/             OPC_CheckChild2Type, MVT::v2i32,
/*44613*/             OPC_CheckType, MVT::v2i64,
/*44615*/             OPC_MoveParent,
/*44616*/             OPC_CheckType, MVT::v2i64,
/*44618*/             OPC_EmitConvertToTarget, 2,
/*44620*/             OPC_EmitInteger, MVT::i32, 14, 
/*44623*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44626*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44639*/           /*Scope*/ 29, /*->44669*/
/*44640*/             OPC_RecordChild1, // #1 = $Vn
/*44641*/             OPC_CheckChild1Type, MVT::v2i32,
/*44643*/             OPC_RecordChild2, // #2 = $Vm
/*44644*/             OPC_CheckChild2Type, MVT::v2i32,
/*44646*/             OPC_CheckType, MVT::v2i64,
/*44648*/             OPC_MoveParent,
/*44649*/             OPC_CheckType, MVT::v2i64,
/*44651*/             OPC_EmitInteger, MVT::i32, 14, 
/*44654*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44657*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44669*/           0, /*End of Scope*/
/*44670*/         /*Scope*/ 24, /*->44695*/
/*44671*/           OPC_RecordChild2, // #1 = $Vm
/*44672*/           OPC_CheckChild2Type, MVT::v2i64,
/*44674*/           OPC_CheckType, MVT::v2i64,
/*44676*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44678*/           OPC_EmitInteger, MVT::i32, 14, 
/*44681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44684*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*44695*/         0, /*End of Scope*/
/*44696*/       /*Scope*/ 26, /*->44723*/
/*44697*/         OPC_CheckChild1Type, MVT::v4i16,
/*44699*/         OPC_RecordChild2, // #1 = $Vm
/*44700*/         OPC_CheckChild2Type, MVT::v4i16,
/*44702*/         OPC_CheckType, MVT::v4i16,
/*44704*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44706*/         OPC_EmitInteger, MVT::i32, 14, 
/*44709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44723*/       /*Scope*/ 26, /*->44750*/
/*44724*/         OPC_CheckChild1Type, MVT::v2i32,
/*44726*/         OPC_RecordChild2, // #1 = $Vm
/*44727*/         OPC_CheckChild2Type, MVT::v2i32,
/*44729*/         OPC_CheckType, MVT::v2i32,
/*44731*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44733*/         OPC_EmitInteger, MVT::i32, 14, 
/*44736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44750*/       /*Scope*/ 26, /*->44777*/
/*44751*/         OPC_CheckChild1Type, MVT::v8i16,
/*44753*/         OPC_RecordChild2, // #1 = $Vm
/*44754*/         OPC_CheckChild2Type, MVT::v8i16,
/*44756*/         OPC_CheckType, MVT::v8i16,
/*44758*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44760*/         OPC_EmitInteger, MVT::i32, 14, 
/*44763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*44777*/       /*Scope*/ 26, /*->44804*/
/*44778*/         OPC_CheckChild1Type, MVT::v8i8,
/*44780*/         OPC_RecordChild2, // #1 = $Vm
/*44781*/         OPC_CheckChild2Type, MVT::v8i8,
/*44783*/         OPC_CheckType, MVT::v8i8,
/*44785*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44787*/         OPC_EmitInteger, MVT::i32, 14, 
/*44790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 315:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44804*/       /*Scope*/ 26, /*->44831*/
/*44805*/         OPC_CheckChild1Type, MVT::v16i8,
/*44807*/         OPC_RecordChild2, // #1 = $Vm
/*44808*/         OPC_CheckChild2Type, MVT::v16i8,
/*44810*/         OPC_CheckType, MVT::v16i8,
/*44812*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44814*/         OPC_EmitInteger, MVT::i32, 14, 
/*44817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44820*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 315:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*44831*/       /*Scope*/ 26, /*->44858*/
/*44832*/         OPC_CheckChild1Type, MVT::v1i64,
/*44834*/         OPC_RecordChild2, // #1 = $Vm
/*44835*/         OPC_CheckChild2Type, MVT::v1i64,
/*44837*/         OPC_CheckType, MVT::v1i64,
/*44839*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44841*/         OPC_EmitInteger, MVT::i32, 14, 
/*44844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 315:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*44858*/       0, /*End of Scope*/
/*44859*/     /*Scope*/ 55|128,5/*695*/, /*->45556*/
/*44861*/       OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44864*/       OPC_Scope, 55|128,1/*183*/, /*->45050*/ // 5 children in Scope
/*44867*/         OPC_RecordChild1, // #0 = $Vn
/*44868*/         OPC_Scope, 44, /*->44914*/ // 4 children in Scope
/*44870*/           OPC_CheckChild1Type, MVT::v4i16,
/*44872*/           OPC_MoveChild, 2,
/*44874*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44877*/           OPC_RecordChild0, // #1 = $Vm
/*44878*/           OPC_CheckChild0Type, MVT::v4i16,
/*44880*/           OPC_RecordChild1, // #2 = $lane
/*44881*/           OPC_MoveChild, 1,
/*44883*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44886*/           OPC_MoveParent,
/*44887*/           OPC_CheckType, MVT::v4i16,
/*44889*/           OPC_MoveParent,
/*44890*/           OPC_CheckType, MVT::v4i16,
/*44892*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44894*/           OPC_EmitConvertToTarget, 2,
/*44896*/           OPC_EmitInteger, MVT::i32, 14, 
/*44899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44902*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44914*/         /*Scope*/ 44, /*->44959*/
/*44915*/           OPC_CheckChild1Type, MVT::v2i32,
/*44917*/           OPC_MoveChild, 2,
/*44919*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44922*/           OPC_RecordChild0, // #1 = $Vm
/*44923*/           OPC_CheckChild0Type, MVT::v2i32,
/*44925*/           OPC_RecordChild1, // #2 = $lane
/*44926*/           OPC_MoveChild, 1,
/*44928*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44931*/           OPC_MoveParent,
/*44932*/           OPC_CheckType, MVT::v2i32,
/*44934*/           OPC_MoveParent,
/*44935*/           OPC_CheckType, MVT::v2i32,
/*44937*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44939*/           OPC_EmitConvertToTarget, 2,
/*44941*/           OPC_EmitInteger, MVT::i32, 14, 
/*44944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44947*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44959*/         /*Scope*/ 44, /*->45004*/
/*44960*/           OPC_CheckChild1Type, MVT::v8i16,
/*44962*/           OPC_MoveChild, 2,
/*44964*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44967*/           OPC_RecordChild0, // #1 = $Vm
/*44968*/           OPC_CheckChild0Type, MVT::v4i16,
/*44970*/           OPC_RecordChild1, // #2 = $lane
/*44971*/           OPC_MoveChild, 1,
/*44973*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44976*/           OPC_MoveParent,
/*44977*/           OPC_CheckType, MVT::v8i16,
/*44979*/           OPC_MoveParent,
/*44980*/           OPC_CheckType, MVT::v8i16,
/*44982*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44984*/           OPC_EmitConvertToTarget, 2,
/*44986*/           OPC_EmitInteger, MVT::i32, 14, 
/*44989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44992*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 297:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45004*/         /*Scope*/ 44, /*->45049*/
/*45005*/           OPC_CheckChild1Type, MVT::v4i32,
/*45007*/           OPC_MoveChild, 2,
/*45009*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45012*/           OPC_RecordChild0, // #1 = $Vm
/*45013*/           OPC_CheckChild0Type, MVT::v2i32,
/*45015*/           OPC_RecordChild1, // #2 = $lane
/*45016*/           OPC_MoveChild, 1,
/*45018*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45021*/           OPC_MoveParent,
/*45022*/           OPC_CheckType, MVT::v4i32,
/*45024*/           OPC_MoveParent,
/*45025*/           OPC_CheckType, MVT::v4i32,
/*45027*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45029*/           OPC_EmitConvertToTarget, 2,
/*45031*/           OPC_EmitInteger, MVT::i32, 14, 
/*45034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45037*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45049*/         0, /*End of Scope*/
/*45050*/       /*Scope*/ 24|128,1/*152*/, /*->45204*/
/*45052*/         OPC_MoveChild, 1,
/*45054*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45057*/         OPC_RecordChild0, // #0 = $Vm
/*45058*/         OPC_Scope, 71, /*->45131*/ // 2 children in Scope
/*45060*/           OPC_CheckChild0Type, MVT::v4i16,
/*45062*/           OPC_RecordChild1, // #1 = $lane
/*45063*/           OPC_MoveChild, 1,
/*45065*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45068*/           OPC_MoveParent,
/*45069*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->45100
/*45072*/             OPC_MoveParent,
/*45073*/             OPC_RecordChild2, // #2 = $Vn
/*45074*/             OPC_CheckChild2Type, MVT::v4i16,
/*45076*/             OPC_CheckType, MVT::v4i16,
/*45078*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45080*/             OPC_EmitConvertToTarget, 1,
/*45082*/             OPC_EmitInteger, MVT::i32, 14, 
/*45085*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45088*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45100*/           /*SwitchType*/ 28, MVT::v8i16,// ->45130
/*45102*/             OPC_MoveParent,
/*45103*/             OPC_RecordChild2, // #2 = $Vn
/*45104*/             OPC_CheckChild2Type, MVT::v8i16,
/*45106*/             OPC_CheckType, MVT::v8i16,
/*45108*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45110*/             OPC_EmitConvertToTarget, 1,
/*45112*/             OPC_EmitInteger, MVT::i32, 14, 
/*45115*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45118*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 297:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45130*/           0, // EndSwitchType
/*45131*/         /*Scope*/ 71, /*->45203*/
/*45132*/           OPC_CheckChild0Type, MVT::v2i32,
/*45134*/           OPC_RecordChild1, // #1 = $lane
/*45135*/           OPC_MoveChild, 1,
/*45137*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45140*/           OPC_MoveParent,
/*45141*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->45172
/*45144*/             OPC_MoveParent,
/*45145*/             OPC_RecordChild2, // #2 = $Vn
/*45146*/             OPC_CheckChild2Type, MVT::v2i32,
/*45148*/             OPC_CheckType, MVT::v2i32,
/*45150*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45152*/             OPC_EmitConvertToTarget, 1,
/*45154*/             OPC_EmitInteger, MVT::i32, 14, 
/*45157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45172*/           /*SwitchType*/ 28, MVT::v4i32,// ->45202
/*45174*/             OPC_MoveParent,
/*45175*/             OPC_RecordChild2, // #2 = $Vn
/*45176*/             OPC_CheckChild2Type, MVT::v4i32,
/*45178*/             OPC_CheckType, MVT::v4i32,
/*45180*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45182*/             OPC_EmitConvertToTarget, 1,
/*45184*/             OPC_EmitInteger, MVT::i32, 14, 
/*45187*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45190*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45202*/           0, // EndSwitchType
/*45203*/         0, /*End of Scope*/
/*45204*/       /*Scope*/ 123, /*->45328*/
/*45205*/         OPC_RecordChild1, // #0 = $src1
/*45206*/         OPC_Scope, 59, /*->45267*/ // 2 children in Scope
/*45208*/           OPC_CheckChild1Type, MVT::v8i16,
/*45210*/           OPC_MoveChild, 2,
/*45212*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45215*/           OPC_RecordChild0, // #1 = $src2
/*45216*/           OPC_CheckChild0Type, MVT::v8i16,
/*45218*/           OPC_RecordChild1, // #2 = $lane
/*45219*/           OPC_MoveChild, 1,
/*45221*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45224*/           OPC_MoveParent,
/*45225*/           OPC_CheckType, MVT::v8i16,
/*45227*/           OPC_MoveParent,
/*45228*/           OPC_CheckType, MVT::v8i16,
/*45230*/           OPC_EmitConvertToTarget, 2,
/*45232*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*45235*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*45244*/           OPC_EmitConvertToTarget, 2,
/*45246*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*45249*/           OPC_EmitInteger, MVT::i32, 14, 
/*45252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45255*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 297:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45267*/         /*Scope*/ 59, /*->45327*/
/*45268*/           OPC_CheckChild1Type, MVT::v4i32,
/*45270*/           OPC_MoveChild, 2,
/*45272*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45275*/           OPC_RecordChild0, // #1 = $src2
/*45276*/           OPC_CheckChild0Type, MVT::v4i32,
/*45278*/           OPC_RecordChild1, // #2 = $lane
/*45279*/           OPC_MoveChild, 1,
/*45281*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45284*/           OPC_MoveParent,
/*45285*/           OPC_CheckType, MVT::v4i32,
/*45287*/           OPC_MoveParent,
/*45288*/           OPC_CheckType, MVT::v4i32,
/*45290*/           OPC_EmitConvertToTarget, 2,
/*45292*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*45295*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*45304*/           OPC_EmitConvertToTarget, 2,
/*45306*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*45309*/           OPC_EmitInteger, MVT::i32, 14, 
/*45312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45315*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45327*/         0, /*End of Scope*/
/*45328*/       /*Scope*/ 118, /*->45447*/
/*45329*/         OPC_MoveChild, 1,
/*45331*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45334*/         OPC_RecordChild0, // #0 = $src2
/*45335*/         OPC_Scope, 54, /*->45391*/ // 2 children in Scope
/*45337*/           OPC_CheckChild0Type, MVT::v8i16,
/*45339*/           OPC_RecordChild1, // #1 = $lane
/*45340*/           OPC_MoveChild, 1,
/*45342*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45345*/           OPC_MoveParent,
/*45346*/           OPC_CheckType, MVT::v8i16,
/*45348*/           OPC_MoveParent,
/*45349*/           OPC_RecordChild2, // #2 = $src1
/*45350*/           OPC_CheckChild2Type, MVT::v8i16,
/*45352*/           OPC_CheckType, MVT::v8i16,
/*45354*/           OPC_EmitConvertToTarget, 1,
/*45356*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*45359*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*45368*/           OPC_EmitConvertToTarget, 1,
/*45370*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*45373*/           OPC_EmitInteger, MVT::i32, 14, 
/*45376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45379*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 297:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45391*/         /*Scope*/ 54, /*->45446*/
/*45392*/           OPC_CheckChild0Type, MVT::v4i32,
/*45394*/           OPC_RecordChild1, // #1 = $lane
/*45395*/           OPC_MoveChild, 1,
/*45397*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45400*/           OPC_MoveParent,
/*45401*/           OPC_CheckType, MVT::v4i32,
/*45403*/           OPC_MoveParent,
/*45404*/           OPC_RecordChild2, // #2 = $src1
/*45405*/           OPC_CheckChild2Type, MVT::v4i32,
/*45407*/           OPC_CheckType, MVT::v4i32,
/*45409*/           OPC_EmitConvertToTarget, 1,
/*45411*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*45414*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*45423*/           OPC_EmitConvertToTarget, 1,
/*45425*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*45428*/           OPC_EmitInteger, MVT::i32, 14, 
/*45431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45434*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45446*/         0, /*End of Scope*/
/*45447*/       /*Scope*/ 107, /*->45555*/
/*45448*/         OPC_RecordChild1, // #0 = $Vn
/*45449*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->45476
/*45452*/           OPC_CheckChild1Type, MVT::v4i16,
/*45454*/           OPC_RecordChild2, // #1 = $Vm
/*45455*/           OPC_CheckChild2Type, MVT::v4i16,
/*45457*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45459*/           OPC_EmitInteger, MVT::i32, 14, 
/*45462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45465*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45476*/         /*SwitchType*/ 24, MVT::v2i32,// ->45502
/*45478*/           OPC_CheckChild1Type, MVT::v2i32,
/*45480*/           OPC_RecordChild2, // #1 = $Vm
/*45481*/           OPC_CheckChild2Type, MVT::v2i32,
/*45483*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45485*/           OPC_EmitInteger, MVT::i32, 14, 
/*45488*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45491*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45502*/         /*SwitchType*/ 24, MVT::v8i16,// ->45528
/*45504*/           OPC_CheckChild1Type, MVT::v8i16,
/*45506*/           OPC_RecordChild2, // #1 = $Vm
/*45507*/           OPC_CheckChild2Type, MVT::v8i16,
/*45509*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45511*/           OPC_EmitInteger, MVT::i32, 14, 
/*45514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45517*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 297:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45528*/         /*SwitchType*/ 24, MVT::v4i32,// ->45554
/*45530*/           OPC_CheckChild1Type, MVT::v4i32,
/*45532*/           OPC_RecordChild2, // #1 = $Vm
/*45533*/           OPC_CheckChild2Type, MVT::v4i32,
/*45535*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45537*/           OPC_EmitInteger, MVT::i32, 14, 
/*45540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45543*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45554*/         0, // EndSwitchType
/*45555*/       0, /*End of Scope*/
/*45556*/     /*Scope*/ 55|128,5/*695*/, /*->46253*/
/*45558*/       OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*45561*/       OPC_Scope, 55|128,1/*183*/, /*->45747*/ // 5 children in Scope
/*45564*/         OPC_RecordChild1, // #0 = $Vn
/*45565*/         OPC_Scope, 44, /*->45611*/ // 4 children in Scope
/*45567*/           OPC_CheckChild1Type, MVT::v4i16,
/*45569*/           OPC_MoveChild, 2,
/*45571*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45574*/           OPC_RecordChild0, // #1 = $Vm
/*45575*/           OPC_CheckChild0Type, MVT::v4i16,
/*45577*/           OPC_RecordChild1, // #2 = $lane
/*45578*/           OPC_MoveChild, 1,
/*45580*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45583*/           OPC_MoveParent,
/*45584*/           OPC_CheckType, MVT::v4i16,
/*45586*/           OPC_MoveParent,
/*45587*/           OPC_CheckType, MVT::v4i16,
/*45589*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45591*/           OPC_EmitConvertToTarget, 2,
/*45593*/           OPC_EmitInteger, MVT::i32, 14, 
/*45596*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45599*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45611*/         /*Scope*/ 44, /*->45656*/
/*45612*/           OPC_CheckChild1Type, MVT::v2i32,
/*45614*/           OPC_MoveChild, 2,
/*45616*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45619*/           OPC_RecordChild0, // #1 = $Vm
/*45620*/           OPC_CheckChild0Type, MVT::v2i32,
/*45622*/           OPC_RecordChild1, // #2 = $lane
/*45623*/           OPC_MoveChild, 1,
/*45625*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45628*/           OPC_MoveParent,
/*45629*/           OPC_CheckType, MVT::v2i32,
/*45631*/           OPC_MoveParent,
/*45632*/           OPC_CheckType, MVT::v2i32,
/*45634*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45636*/           OPC_EmitConvertToTarget, 2,
/*45638*/           OPC_EmitInteger, MVT::i32, 14, 
/*45641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45644*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45656*/         /*Scope*/ 44, /*->45701*/
/*45657*/           OPC_CheckChild1Type, MVT::v8i16,
/*45659*/           OPC_MoveChild, 2,
/*45661*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45664*/           OPC_RecordChild0, // #1 = $Vm
/*45665*/           OPC_CheckChild0Type, MVT::v4i16,
/*45667*/           OPC_RecordChild1, // #2 = $lane
/*45668*/           OPC_MoveChild, 1,
/*45670*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45673*/           OPC_MoveParent,
/*45674*/           OPC_CheckType, MVT::v8i16,
/*45676*/           OPC_MoveParent,
/*45677*/           OPC_CheckType, MVT::v8i16,
/*45679*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45681*/           OPC_EmitConvertToTarget, 2,
/*45683*/           OPC_EmitInteger, MVT::i32, 14, 
/*45686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45689*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45701*/         /*Scope*/ 44, /*->45746*/
/*45702*/           OPC_CheckChild1Type, MVT::v4i32,
/*45704*/           OPC_MoveChild, 2,
/*45706*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45709*/           OPC_RecordChild0, // #1 = $Vm
/*45710*/           OPC_CheckChild0Type, MVT::v2i32,
/*45712*/           OPC_RecordChild1, // #2 = $lane
/*45713*/           OPC_MoveChild, 1,
/*45715*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45718*/           OPC_MoveParent,
/*45719*/           OPC_CheckType, MVT::v4i32,
/*45721*/           OPC_MoveParent,
/*45722*/           OPC_CheckType, MVT::v4i32,
/*45724*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45726*/           OPC_EmitConvertToTarget, 2,
/*45728*/           OPC_EmitInteger, MVT::i32, 14, 
/*45731*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45734*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45746*/         0, /*End of Scope*/
/*45747*/       /*Scope*/ 24|128,1/*152*/, /*->45901*/
/*45749*/         OPC_MoveChild, 1,
/*45751*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45754*/         OPC_RecordChild0, // #0 = $Vm
/*45755*/         OPC_Scope, 71, /*->45828*/ // 2 children in Scope
/*45757*/           OPC_CheckChild0Type, MVT::v4i16,
/*45759*/           OPC_RecordChild1, // #1 = $lane
/*45760*/           OPC_MoveChild, 1,
/*45762*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45765*/           OPC_MoveParent,
/*45766*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->45797
/*45769*/             OPC_MoveParent,
/*45770*/             OPC_RecordChild2, // #2 = $Vn
/*45771*/             OPC_CheckChild2Type, MVT::v4i16,
/*45773*/             OPC_CheckType, MVT::v4i16,
/*45775*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45777*/             OPC_EmitConvertToTarget, 1,
/*45779*/             OPC_EmitInteger, MVT::i32, 14, 
/*45782*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45785*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 303:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45797*/           /*SwitchType*/ 28, MVT::v8i16,// ->45827
/*45799*/             OPC_MoveParent,
/*45800*/             OPC_RecordChild2, // #2 = $Vn
/*45801*/             OPC_CheckChild2Type, MVT::v8i16,
/*45803*/             OPC_CheckType, MVT::v8i16,
/*45805*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45807*/             OPC_EmitConvertToTarget, 1,
/*45809*/             OPC_EmitInteger, MVT::i32, 14, 
/*45812*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45815*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 303:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45827*/           0, // EndSwitchType
/*45828*/         /*Scope*/ 71, /*->45900*/
/*45829*/           OPC_CheckChild0Type, MVT::v2i32,
/*45831*/           OPC_RecordChild1, // #1 = $lane
/*45832*/           OPC_MoveChild, 1,
/*45834*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45837*/           OPC_MoveParent,
/*45838*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->45869
/*45841*/             OPC_MoveParent,
/*45842*/             OPC_RecordChild2, // #2 = $Vn
/*45843*/             OPC_CheckChild2Type, MVT::v2i32,
/*45845*/             OPC_CheckType, MVT::v2i32,
/*45847*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45849*/             OPC_EmitConvertToTarget, 1,
/*45851*/             OPC_EmitInteger, MVT::i32, 14, 
/*45854*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45857*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 303:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45869*/           /*SwitchType*/ 28, MVT::v4i32,// ->45899
/*45871*/             OPC_MoveParent,
/*45872*/             OPC_RecordChild2, // #2 = $Vn
/*45873*/             OPC_CheckChild2Type, MVT::v4i32,
/*45875*/             OPC_CheckType, MVT::v4i32,
/*45877*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45879*/             OPC_EmitConvertToTarget, 1,
/*45881*/             OPC_EmitInteger, MVT::i32, 14, 
/*45884*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45887*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45899*/           0, // EndSwitchType
/*45900*/         0, /*End of Scope*/
/*45901*/       /*Scope*/ 123, /*->46025*/
/*45902*/         OPC_RecordChild1, // #0 = $src1
/*45903*/         OPC_Scope, 59, /*->45964*/ // 2 children in Scope
/*45905*/           OPC_CheckChild1Type, MVT::v8i16,
/*45907*/           OPC_MoveChild, 2,
/*45909*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45912*/           OPC_RecordChild0, // #1 = $src2
/*45913*/           OPC_CheckChild0Type, MVT::v8i16,
/*45915*/           OPC_RecordChild1, // #2 = $lane
/*45916*/           OPC_MoveChild, 1,
/*45918*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45921*/           OPC_MoveParent,
/*45922*/           OPC_CheckType, MVT::v8i16,
/*45924*/           OPC_MoveParent,
/*45925*/           OPC_CheckType, MVT::v8i16,
/*45927*/           OPC_EmitConvertToTarget, 2,
/*45929*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*45932*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*45941*/           OPC_EmitConvertToTarget, 2,
/*45943*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*45946*/           OPC_EmitInteger, MVT::i32, 14, 
/*45949*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45952*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45964*/         /*Scope*/ 59, /*->46024*/
/*45965*/           OPC_CheckChild1Type, MVT::v4i32,
/*45967*/           OPC_MoveChild, 2,
/*45969*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45972*/           OPC_RecordChild0, // #1 = $src2
/*45973*/           OPC_CheckChild0Type, MVT::v4i32,
/*45975*/           OPC_RecordChild1, // #2 = $lane
/*45976*/           OPC_MoveChild, 1,
/*45978*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45981*/           OPC_MoveParent,
/*45982*/           OPC_CheckType, MVT::v4i32,
/*45984*/           OPC_MoveParent,
/*45985*/           OPC_CheckType, MVT::v4i32,
/*45987*/           OPC_EmitConvertToTarget, 2,
/*45989*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*45992*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*46001*/           OPC_EmitConvertToTarget, 2,
/*46003*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*46006*/           OPC_EmitInteger, MVT::i32, 14, 
/*46009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46012*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46024*/         0, /*End of Scope*/
/*46025*/       /*Scope*/ 118, /*->46144*/
/*46026*/         OPC_MoveChild, 1,
/*46028*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46031*/         OPC_RecordChild0, // #0 = $src2
/*46032*/         OPC_Scope, 54, /*->46088*/ // 2 children in Scope
/*46034*/           OPC_CheckChild0Type, MVT::v8i16,
/*46036*/           OPC_RecordChild1, // #1 = $lane
/*46037*/           OPC_MoveChild, 1,
/*46039*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46042*/           OPC_MoveParent,
/*46043*/           OPC_CheckType, MVT::v8i16,
/*46045*/           OPC_MoveParent,
/*46046*/           OPC_RecordChild2, // #2 = $src1
/*46047*/           OPC_CheckChild2Type, MVT::v8i16,
/*46049*/           OPC_CheckType, MVT::v8i16,
/*46051*/           OPC_EmitConvertToTarget, 1,
/*46053*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46056*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*46065*/           OPC_EmitConvertToTarget, 1,
/*46067*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46070*/           OPC_EmitInteger, MVT::i32, 14, 
/*46073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46076*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46088*/         /*Scope*/ 54, /*->46143*/
/*46089*/           OPC_CheckChild0Type, MVT::v4i32,
/*46091*/           OPC_RecordChild1, // #1 = $lane
/*46092*/           OPC_MoveChild, 1,
/*46094*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46097*/           OPC_MoveParent,
/*46098*/           OPC_CheckType, MVT::v4i32,
/*46100*/           OPC_MoveParent,
/*46101*/           OPC_RecordChild2, // #2 = $src1
/*46102*/           OPC_CheckChild2Type, MVT::v4i32,
/*46104*/           OPC_CheckType, MVT::v4i32,
/*46106*/           OPC_EmitConvertToTarget, 1,
/*46108*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*46111*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*46120*/           OPC_EmitConvertToTarget, 1,
/*46122*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*46125*/           OPC_EmitInteger, MVT::i32, 14, 
/*46128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46143*/         0, /*End of Scope*/
/*46144*/       /*Scope*/ 107, /*->46252*/
/*46145*/         OPC_RecordChild1, // #0 = $Vn
/*46146*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->46173
/*46149*/           OPC_CheckChild1Type, MVT::v4i16,
/*46151*/           OPC_RecordChild2, // #1 = $Vm
/*46152*/           OPC_CheckChild2Type, MVT::v4i16,
/*46154*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46156*/           OPC_EmitInteger, MVT::i32, 14, 
/*46159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46173*/         /*SwitchType*/ 24, MVT::v2i32,// ->46199
/*46175*/           OPC_CheckChild1Type, MVT::v2i32,
/*46177*/           OPC_RecordChild2, // #1 = $Vm
/*46178*/           OPC_CheckChild2Type, MVT::v2i32,
/*46180*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46182*/           OPC_EmitInteger, MVT::i32, 14, 
/*46185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46188*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46199*/         /*SwitchType*/ 24, MVT::v8i16,// ->46225
/*46201*/           OPC_CheckChild1Type, MVT::v8i16,
/*46203*/           OPC_RecordChild2, // #1 = $Vm
/*46204*/           OPC_CheckChild2Type, MVT::v8i16,
/*46206*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46208*/           OPC_EmitInteger, MVT::i32, 14, 
/*46211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46214*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46225*/         /*SwitchType*/ 24, MVT::v4i32,// ->46251
/*46227*/           OPC_CheckChild1Type, MVT::v4i32,
/*46229*/           OPC_RecordChild2, // #1 = $Vm
/*46230*/           OPC_CheckChild2Type, MVT::v4i32,
/*46232*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46234*/           OPC_EmitInteger, MVT::i32, 14, 
/*46237*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46240*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46251*/         0, // EndSwitchType
/*46252*/       0, /*End of Scope*/
/*46253*/     /*Scope*/ 116|128,1/*244*/, /*->46499*/
/*46255*/       OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*46258*/       OPC_Scope, 93, /*->46353*/ // 3 children in Scope
/*46260*/         OPC_RecordChild1, // #0 = $Vn
/*46261*/         OPC_Scope, 44, /*->46307*/ // 2 children in Scope
/*46263*/           OPC_CheckChild1Type, MVT::v4i16,
/*46265*/           OPC_MoveChild, 2,
/*46267*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46270*/           OPC_RecordChild0, // #1 = $Vm
/*46271*/           OPC_CheckChild0Type, MVT::v4i16,
/*46273*/           OPC_RecordChild1, // #2 = $lane
/*46274*/           OPC_MoveChild, 1,
/*46276*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46279*/           OPC_MoveParent,
/*46280*/           OPC_CheckType, MVT::v4i16,
/*46282*/           OPC_MoveParent,
/*46283*/           OPC_CheckType, MVT::v4i32,
/*46285*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46287*/           OPC_EmitConvertToTarget, 2,
/*46289*/           OPC_EmitInteger, MVT::i32, 14, 
/*46292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46307*/         /*Scope*/ 44, /*->46352*/
/*46308*/           OPC_CheckChild1Type, MVT::v2i32,
/*46310*/           OPC_MoveChild, 2,
/*46312*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46315*/           OPC_RecordChild0, // #1 = $Vm
/*46316*/           OPC_CheckChild0Type, MVT::v2i32,
/*46318*/           OPC_RecordChild1, // #2 = $lane
/*46319*/           OPC_MoveChild, 1,
/*46321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46324*/           OPC_MoveParent,
/*46325*/           OPC_CheckType, MVT::v2i32,
/*46327*/           OPC_MoveParent,
/*46328*/           OPC_CheckType, MVT::v2i64,
/*46330*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46332*/           OPC_EmitConvertToTarget, 2,
/*46334*/           OPC_EmitInteger, MVT::i32, 14, 
/*46337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46340*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46352*/         0, /*End of Scope*/
/*46353*/       /*Scope*/ 88, /*->46442*/
/*46354*/         OPC_MoveChild, 1,
/*46356*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46359*/         OPC_RecordChild0, // #0 = $Vm
/*46360*/         OPC_Scope, 39, /*->46401*/ // 2 children in Scope
/*46362*/           OPC_CheckChild0Type, MVT::v4i16,
/*46364*/           OPC_RecordChild1, // #1 = $lane
/*46365*/           OPC_MoveChild, 1,
/*46367*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46370*/           OPC_MoveParent,
/*46371*/           OPC_CheckType, MVT::v4i16,
/*46373*/           OPC_MoveParent,
/*46374*/           OPC_RecordChild2, // #2 = $Vn
/*46375*/           OPC_CheckChild2Type, MVT::v4i16,
/*46377*/           OPC_CheckType, MVT::v4i32,
/*46379*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46381*/           OPC_EmitConvertToTarget, 1,
/*46383*/           OPC_EmitInteger, MVT::i32, 14, 
/*46386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46389*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 298:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46401*/         /*Scope*/ 39, /*->46441*/
/*46402*/           OPC_CheckChild0Type, MVT::v2i32,
/*46404*/           OPC_RecordChild1, // #1 = $lane
/*46405*/           OPC_MoveChild, 1,
/*46407*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46410*/           OPC_MoveParent,
/*46411*/           OPC_CheckType, MVT::v2i32,
/*46413*/           OPC_MoveParent,
/*46414*/           OPC_RecordChild2, // #2 = $Vn
/*46415*/           OPC_CheckChild2Type, MVT::v2i32,
/*46417*/           OPC_CheckType, MVT::v2i64,
/*46419*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46421*/           OPC_EmitConvertToTarget, 1,
/*46423*/           OPC_EmitInteger, MVT::i32, 14, 
/*46426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46429*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 298:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46441*/         0, /*End of Scope*/
/*46442*/       /*Scope*/ 55, /*->46498*/
/*46443*/         OPC_RecordChild1, // #0 = $Vn
/*46444*/         OPC_SwitchType /*2 cases */, 24, MVT::v4i32,// ->46471
/*46447*/           OPC_CheckChild1Type, MVT::v4i16,
/*46449*/           OPC_RecordChild2, // #1 = $Vm
/*46450*/           OPC_CheckChild2Type, MVT::v4i16,
/*46452*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46454*/           OPC_EmitInteger, MVT::i32, 14, 
/*46457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46460*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46471*/         /*SwitchType*/ 24, MVT::v2i64,// ->46497
/*46473*/           OPC_CheckChild1Type, MVT::v2i32,
/*46475*/           OPC_RecordChild2, // #1 = $Vm
/*46476*/           OPC_CheckChild2Type, MVT::v2i32,
/*46478*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46480*/           OPC_EmitInteger, MVT::i32, 14, 
/*46483*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46486*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46497*/         0, // EndSwitchType
/*46498*/       0, /*End of Scope*/
/*46499*/     /*Scope*/ 72, /*->46572*/
/*46500*/       OPC_CheckChild0Integer, 124|128,1/*252*/, 
/*46503*/       OPC_RecordChild1, // #0 = $Vm
/*46504*/       OPC_Scope, 32, /*->46538*/ // 2 children in Scope
/*46506*/         OPC_CheckChild1Type, MVT::v2f32,
/*46508*/         OPC_RecordChild2, // #1 = $SIMM
/*46509*/         OPC_MoveChild, 2,
/*46511*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46514*/         OPC_MoveParent,
/*46515*/         OPC_CheckType, MVT::v2i32,
/*46517*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46519*/         OPC_EmitConvertToTarget, 1,
/*46521*/         OPC_EmitInteger, MVT::i32, 14, 
/*46524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 252:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*46538*/       /*Scope*/ 32, /*->46571*/
/*46539*/         OPC_CheckChild1Type, MVT::v4f32,
/*46541*/         OPC_RecordChild2, // #1 = $SIMM
/*46542*/         OPC_MoveChild, 2,
/*46544*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46547*/         OPC_MoveParent,
/*46548*/         OPC_CheckType, MVT::v4i32,
/*46550*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46552*/         OPC_EmitConvertToTarget, 1,
/*46554*/         OPC_EmitInteger, MVT::i32, 14, 
/*46557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 252:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*46571*/       0, /*End of Scope*/
/*46572*/     /*Scope*/ 72, /*->46645*/
/*46573*/       OPC_CheckChild0Integer, 125|128,1/*253*/, 
/*46576*/       OPC_RecordChild1, // #0 = $Vm
/*46577*/       OPC_Scope, 32, /*->46611*/ // 2 children in Scope
/*46579*/         OPC_CheckChild1Type, MVT::v2f32,
/*46581*/         OPC_RecordChild2, // #1 = $SIMM
/*46582*/         OPC_MoveChild, 2,
/*46584*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46587*/         OPC_MoveParent,
/*46588*/         OPC_CheckType, MVT::v2i32,
/*46590*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46592*/         OPC_EmitConvertToTarget, 1,
/*46594*/         OPC_EmitInteger, MVT::i32, 14, 
/*46597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 253:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*46611*/       /*Scope*/ 32, /*->46644*/
/*46612*/         OPC_CheckChild1Type, MVT::v4f32,
/*46614*/         OPC_RecordChild2, // #1 = $SIMM
/*46615*/         OPC_MoveChild, 2,
/*46617*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46620*/         OPC_MoveParent,
/*46621*/         OPC_CheckType, MVT::v4i32,
/*46623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46625*/         OPC_EmitConvertToTarget, 1,
/*46627*/         OPC_EmitInteger, MVT::i32, 14, 
/*46630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 253:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*46644*/       0, /*End of Scope*/
/*46645*/     /*Scope*/ 34|128,1/*162*/, /*->46809*/
/*46647*/       OPC_CheckChild0Integer, 8|128,2/*264*/, 
/*46650*/       OPC_RecordChild1, // #0 = $Vn
/*46651*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->46678
/*46654*/         OPC_CheckChild1Type, MVT::v4i16,
/*46656*/         OPC_RecordChild2, // #1 = $Vm
/*46657*/         OPC_CheckChild2Type, MVT::v4i16,
/*46659*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46661*/         OPC_EmitInteger, MVT::i32, 14, 
/*46664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 264:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46678*/       /*SwitchType*/ 24, MVT::v2i32,// ->46704
/*46680*/         OPC_CheckChild1Type, MVT::v2i32,
/*46682*/         OPC_RecordChild2, // #1 = $Vm
/*46683*/         OPC_CheckChild2Type, MVT::v2i32,
/*46685*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46687*/         OPC_EmitInteger, MVT::i32, 14, 
/*46690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 264:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46704*/       /*SwitchType*/ 24, MVT::v8i16,// ->46730
/*46706*/         OPC_CheckChild1Type, MVT::v8i16,
/*46708*/         OPC_RecordChild2, // #1 = $Vm
/*46709*/         OPC_CheckChild2Type, MVT::v8i16,
/*46711*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46713*/         OPC_EmitInteger, MVT::i32, 14, 
/*46716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 264:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46730*/       /*SwitchType*/ 24, MVT::v4i32,// ->46756
/*46732*/         OPC_CheckChild1Type, MVT::v4i32,
/*46734*/         OPC_RecordChild2, // #1 = $Vm
/*46735*/         OPC_CheckChild2Type, MVT::v4i32,
/*46737*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46739*/         OPC_EmitInteger, MVT::i32, 14, 
/*46742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 264:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46756*/       /*SwitchType*/ 24, MVT::v8i8,// ->46782
/*46758*/         OPC_CheckChild1Type, MVT::v8i8,
/*46760*/         OPC_RecordChild2, // #1 = $Vm
/*46761*/         OPC_CheckChild2Type, MVT::v8i8,
/*46763*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46765*/         OPC_EmitInteger, MVT::i32, 14, 
/*46768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 264:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46782*/       /*SwitchType*/ 24, MVT::v16i8,// ->46808
/*46784*/         OPC_CheckChild1Type, MVT::v16i8,
/*46786*/         OPC_RecordChild2, // #1 = $Vm
/*46787*/         OPC_CheckChild2Type, MVT::v16i8,
/*46789*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46791*/         OPC_EmitInteger, MVT::i32, 14, 
/*46794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 264:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46808*/       0, // EndSwitchType
/*46809*/     /*Scope*/ 34|128,1/*162*/, /*->46973*/
/*46811*/       OPC_CheckChild0Integer, 9|128,2/*265*/, 
/*46814*/       OPC_RecordChild1, // #0 = $Vn
/*46815*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->46842
/*46818*/         OPC_CheckChild1Type, MVT::v4i16,
/*46820*/         OPC_RecordChild2, // #1 = $Vm
/*46821*/         OPC_CheckChild2Type, MVT::v4i16,
/*46823*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46825*/         OPC_EmitInteger, MVT::i32, 14, 
/*46828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 265:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46842*/       /*SwitchType*/ 24, MVT::v2i32,// ->46868
/*46844*/         OPC_CheckChild1Type, MVT::v2i32,
/*46846*/         OPC_RecordChild2, // #1 = $Vm
/*46847*/         OPC_CheckChild2Type, MVT::v2i32,
/*46849*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46851*/         OPC_EmitInteger, MVT::i32, 14, 
/*46854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 265:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46868*/       /*SwitchType*/ 24, MVT::v8i16,// ->46894
/*46870*/         OPC_CheckChild1Type, MVT::v8i16,
/*46872*/         OPC_RecordChild2, // #1 = $Vm
/*46873*/         OPC_CheckChild2Type, MVT::v8i16,
/*46875*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46877*/         OPC_EmitInteger, MVT::i32, 14, 
/*46880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 265:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46894*/       /*SwitchType*/ 24, MVT::v4i32,// ->46920
/*46896*/         OPC_CheckChild1Type, MVT::v4i32,
/*46898*/         OPC_RecordChild2, // #1 = $Vm
/*46899*/         OPC_CheckChild2Type, MVT::v4i32,
/*46901*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46903*/         OPC_EmitInteger, MVT::i32, 14, 
/*46906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 265:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46920*/       /*SwitchType*/ 24, MVT::v8i8,// ->46946
/*46922*/         OPC_CheckChild1Type, MVT::v8i8,
/*46924*/         OPC_RecordChild2, // #1 = $Vm
/*46925*/         OPC_CheckChild2Type, MVT::v8i8,
/*46927*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46929*/         OPC_EmitInteger, MVT::i32, 14, 
/*46932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 265:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46946*/       /*SwitchType*/ 24, MVT::v16i8,// ->46972
/*46948*/         OPC_CheckChild1Type, MVT::v16i8,
/*46950*/         OPC_RecordChild2, // #1 = $Vm
/*46951*/         OPC_CheckChild2Type, MVT::v16i8,
/*46953*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46955*/         OPC_EmitInteger, MVT::i32, 14, 
/*46958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 265:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46972*/       0, // EndSwitchType
/*46973*/     /*Scope*/ 34|128,1/*162*/, /*->47137*/
/*46975*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*46978*/       OPC_RecordChild1, // #0 = $Vn
/*46979*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->47006
/*46982*/         OPC_CheckChild1Type, MVT::v4i16,
/*46984*/         OPC_RecordChild2, // #1 = $Vm
/*46985*/         OPC_CheckChild2Type, MVT::v4i16,
/*46987*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46989*/         OPC_EmitInteger, MVT::i32, 14, 
/*46992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46995*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 320:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47006*/       /*SwitchType*/ 24, MVT::v2i32,// ->47032
/*47008*/         OPC_CheckChild1Type, MVT::v2i32,
/*47010*/         OPC_RecordChild2, // #1 = $Vm
/*47011*/         OPC_CheckChild2Type, MVT::v2i32,
/*47013*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47015*/         OPC_EmitInteger, MVT::i32, 14, 
/*47018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 320:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47032*/       /*SwitchType*/ 24, MVT::v8i16,// ->47058
/*47034*/         OPC_CheckChild1Type, MVT::v8i16,
/*47036*/         OPC_RecordChild2, // #1 = $Vm
/*47037*/         OPC_CheckChild2Type, MVT::v8i16,
/*47039*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47041*/         OPC_EmitInteger, MVT::i32, 14, 
/*47044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 320:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47058*/       /*SwitchType*/ 24, MVT::v4i32,// ->47084
/*47060*/         OPC_CheckChild1Type, MVT::v4i32,
/*47062*/         OPC_RecordChild2, // #1 = $Vm
/*47063*/         OPC_CheckChild2Type, MVT::v4i32,
/*47065*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47067*/         OPC_EmitInteger, MVT::i32, 14, 
/*47070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 320:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47084*/       /*SwitchType*/ 24, MVT::v8i8,// ->47110
/*47086*/         OPC_CheckChild1Type, MVT::v8i8,
/*47088*/         OPC_RecordChild2, // #1 = $Vm
/*47089*/         OPC_CheckChild2Type, MVT::v8i8,
/*47091*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47093*/         OPC_EmitInteger, MVT::i32, 14, 
/*47096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 320:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47110*/       /*SwitchType*/ 24, MVT::v16i8,// ->47136
/*47112*/         OPC_CheckChild1Type, MVT::v16i8,
/*47114*/         OPC_RecordChild2, // #1 = $Vm
/*47115*/         OPC_CheckChild2Type, MVT::v16i8,
/*47117*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47119*/         OPC_EmitInteger, MVT::i32, 14, 
/*47122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 320:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47136*/       0, // EndSwitchType
/*47137*/     /*Scope*/ 34|128,1/*162*/, /*->47301*/
/*47139*/       OPC_CheckChild0Integer, 65|128,2/*321*/, 
/*47142*/       OPC_RecordChild1, // #0 = $Vn
/*47143*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->47170
/*47146*/         OPC_CheckChild1Type, MVT::v4i16,
/*47148*/         OPC_RecordChild2, // #1 = $Vm
/*47149*/         OPC_CheckChild2Type, MVT::v4i16,
/*47151*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47153*/         OPC_EmitInteger, MVT::i32, 14, 
/*47156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 321:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47170*/       /*SwitchType*/ 24, MVT::v2i32,// ->47196
/*47172*/         OPC_CheckChild1Type, MVT::v2i32,
/*47174*/         OPC_RecordChild2, // #1 = $Vm
/*47175*/         OPC_CheckChild2Type, MVT::v2i32,
/*47177*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47179*/         OPC_EmitInteger, MVT::i32, 14, 
/*47182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 321:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47196*/       /*SwitchType*/ 24, MVT::v8i16,// ->47222
/*47198*/         OPC_CheckChild1Type, MVT::v8i16,
/*47200*/         OPC_RecordChild2, // #1 = $Vm
/*47201*/         OPC_CheckChild2Type, MVT::v8i16,
/*47203*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47205*/         OPC_EmitInteger, MVT::i32, 14, 
/*47208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 321:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47222*/       /*SwitchType*/ 24, MVT::v4i32,// ->47248
/*47224*/         OPC_CheckChild1Type, MVT::v4i32,
/*47226*/         OPC_RecordChild2, // #1 = $Vm
/*47227*/         OPC_CheckChild2Type, MVT::v4i32,
/*47229*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47231*/         OPC_EmitInteger, MVT::i32, 14, 
/*47234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 321:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47248*/       /*SwitchType*/ 24, MVT::v8i8,// ->47274
/*47250*/         OPC_CheckChild1Type, MVT::v8i8,
/*47252*/         OPC_RecordChild2, // #1 = $Vm
/*47253*/         OPC_CheckChild2Type, MVT::v8i8,
/*47255*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47257*/         OPC_EmitInteger, MVT::i32, 14, 
/*47260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 321:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47274*/       /*SwitchType*/ 24, MVT::v16i8,// ->47300
/*47276*/         OPC_CheckChild1Type, MVT::v16i8,
/*47278*/         OPC_RecordChild2, // #1 = $Vm
/*47279*/         OPC_CheckChild2Type, MVT::v16i8,
/*47281*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47283*/         OPC_EmitInteger, MVT::i32, 14, 
/*47286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 321:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47300*/       0, // EndSwitchType
/*47301*/     /*Scope*/ 86|128,1/*214*/, /*->47517*/
/*47303*/       OPC_CheckChild0Integer, 40|128,2/*296*/, 
/*47306*/       OPC_RecordChild1, // #0 = $Vn
/*47307*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->47334
/*47310*/         OPC_CheckChild1Type, MVT::v4i16,
/*47312*/         OPC_RecordChild2, // #1 = $Vm
/*47313*/         OPC_CheckChild2Type, MVT::v4i16,
/*47315*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47317*/         OPC_EmitInteger, MVT::i32, 14, 
/*47320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47323*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 296:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47334*/       /*SwitchType*/ 24, MVT::v2i32,// ->47360
/*47336*/         OPC_CheckChild1Type, MVT::v2i32,
/*47338*/         OPC_RecordChild2, // #1 = $Vm
/*47339*/         OPC_CheckChild2Type, MVT::v2i32,
/*47341*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47343*/         OPC_EmitInteger, MVT::i32, 14, 
/*47346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 296:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47360*/       /*SwitchType*/ 24, MVT::v8i16,// ->47386
/*47362*/         OPC_CheckChild1Type, MVT::v8i16,
/*47364*/         OPC_RecordChild2, // #1 = $Vm
/*47365*/         OPC_CheckChild2Type, MVT::v8i16,
/*47367*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47369*/         OPC_EmitInteger, MVT::i32, 14, 
/*47372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47375*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47386*/       /*SwitchType*/ 24, MVT::v4i32,// ->47412
/*47388*/         OPC_CheckChild1Type, MVT::v4i32,
/*47390*/         OPC_RecordChild2, // #1 = $Vm
/*47391*/         OPC_CheckChild2Type, MVT::v4i32,
/*47393*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47395*/         OPC_EmitInteger, MVT::i32, 14, 
/*47398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47412*/       /*SwitchType*/ 24, MVT::v8i8,// ->47438
/*47414*/         OPC_CheckChild1Type, MVT::v8i8,
/*47416*/         OPC_RecordChild2, // #1 = $Vm
/*47417*/         OPC_CheckChild2Type, MVT::v8i8,
/*47419*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47421*/         OPC_EmitInteger, MVT::i32, 14, 
/*47424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 296:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47438*/       /*SwitchType*/ 24, MVT::v16i8,// ->47464
/*47440*/         OPC_CheckChild1Type, MVT::v16i8,
/*47442*/         OPC_RecordChild2, // #1 = $Vm
/*47443*/         OPC_CheckChild2Type, MVT::v16i8,
/*47445*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47447*/         OPC_EmitInteger, MVT::i32, 14, 
/*47450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 296:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47464*/       /*SwitchType*/ 24, MVT::v1i64,// ->47490
/*47466*/         OPC_CheckChild1Type, MVT::v1i64,
/*47468*/         OPC_RecordChild2, // #1 = $Vm
/*47469*/         OPC_CheckChild2Type, MVT::v1i64,
/*47471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47473*/         OPC_EmitInteger, MVT::i32, 14, 
/*47476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 296:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47490*/       /*SwitchType*/ 24, MVT::v2i64,// ->47516
/*47492*/         OPC_CheckChild1Type, MVT::v2i64,
/*47494*/         OPC_RecordChild2, // #1 = $Vm
/*47495*/         OPC_CheckChild2Type, MVT::v2i64,
/*47497*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47499*/         OPC_EmitInteger, MVT::i32, 14, 
/*47502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 296:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47516*/       0, // EndSwitchType
/*47517*/     /*Scope*/ 84, /*->47602*/
/*47518*/       OPC_CheckChild0Integer, 61|128,2/*317*/, 
/*47521*/       OPC_RecordChild1, // #0 = $Vn
/*47522*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->47549
/*47525*/         OPC_CheckChild1Type, MVT::v8i16,
/*47527*/         OPC_RecordChild2, // #1 = $Vm
/*47528*/         OPC_CheckChild2Type, MVT::v8i16,
/*47530*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47532*/         OPC_EmitInteger, MVT::i32, 14, 
/*47535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47538*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 317:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47549*/       /*SwitchType*/ 24, MVT::v4i16,// ->47575
/*47551*/         OPC_CheckChild1Type, MVT::v4i32,
/*47553*/         OPC_RecordChild2, // #1 = $Vm
/*47554*/         OPC_CheckChild2Type, MVT::v4i32,
/*47556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47558*/         OPC_EmitInteger, MVT::i32, 14, 
/*47561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 317:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47575*/       /*SwitchType*/ 24, MVT::v2i32,// ->47601
/*47577*/         OPC_CheckChild1Type, MVT::v2i64,
/*47579*/         OPC_RecordChild2, // #1 = $Vm
/*47580*/         OPC_CheckChild2Type, MVT::v2i64,
/*47582*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47584*/         OPC_EmitInteger, MVT::i32, 14, 
/*47587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47590*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 317:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47601*/       0, // EndSwitchType
/*47602*/     /*Scope*/ 58, /*->47661*/
/*47603*/       OPC_CheckChild0Integer, 28|128,2/*284*/, 
/*47606*/       OPC_RecordChild1, // #0 = $Vn
/*47607*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->47634
/*47610*/         OPC_CheckChild1Type, MVT::v8i8,
/*47612*/         OPC_RecordChild2, // #1 = $Vm
/*47613*/         OPC_CheckChild2Type, MVT::v8i8,
/*47615*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47617*/         OPC_EmitInteger, MVT::i32, 14, 
/*47620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 284:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47634*/       /*SwitchType*/ 24, MVT::v16i8,// ->47660
/*47636*/         OPC_CheckChild1Type, MVT::v16i8,
/*47638*/         OPC_RecordChild2, // #1 = $Vm
/*47639*/         OPC_CheckChild2Type, MVT::v16i8,
/*47641*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47643*/         OPC_EmitInteger, MVT::i32, 14, 
/*47646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47649*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 284:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47660*/       0, // EndSwitchType
/*47661*/     /*Scope*/ 50, /*->47712*/
/*47662*/       OPC_CheckChild0Integer, 25|128,2/*281*/, 
/*47665*/       OPC_RecordChild1, // #0 = $Vn
/*47666*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i16,// ->47693
/*47669*/         OPC_CheckChild1Type, MVT::v8i8,
/*47671*/         OPC_RecordChild2, // #1 = $Vm
/*47672*/         OPC_CheckChild2Type, MVT::v8i8,
/*47674*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47676*/         OPC_EmitInteger, MVT::i32, 14, 
/*47679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 281:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47693*/       /*SwitchType*/ 16, MVT::v2i64,// ->47711
/*47695*/         OPC_CheckChild1Type, MVT::v1i64,
/*47697*/         OPC_RecordChild2, // #1 = $Vm
/*47698*/         OPC_CheckChild2Type, MVT::v1i64,
/*47700*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*47702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 281:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47711*/       0, // EndSwitchType
/*47712*/     /*Scope*/ 34|128,1/*162*/, /*->47876*/
/*47714*/       OPC_CheckChild0Integer, 10|128,2/*266*/, 
/*47717*/       OPC_RecordChild1, // #0 = $Vn
/*47718*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->47745
/*47721*/         OPC_CheckChild1Type, MVT::v4i16,
/*47723*/         OPC_RecordChild2, // #1 = $Vm
/*47724*/         OPC_CheckChild2Type, MVT::v4i16,
/*47726*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47728*/         OPC_EmitInteger, MVT::i32, 14, 
/*47731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 266:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47745*/       /*SwitchType*/ 24, MVT::v2i32,// ->47771
/*47747*/         OPC_CheckChild1Type, MVT::v2i32,
/*47749*/         OPC_RecordChild2, // #1 = $Vm
/*47750*/         OPC_CheckChild2Type, MVT::v2i32,
/*47752*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47754*/         OPC_EmitInteger, MVT::i32, 14, 
/*47757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 266:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47771*/       /*SwitchType*/ 24, MVT::v8i16,// ->47797
/*47773*/         OPC_CheckChild1Type, MVT::v8i16,
/*47775*/         OPC_RecordChild2, // #1 = $Vm
/*47776*/         OPC_CheckChild2Type, MVT::v8i16,
/*47778*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47780*/         OPC_EmitInteger, MVT::i32, 14, 
/*47783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 266:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47797*/       /*SwitchType*/ 24, MVT::v4i32,// ->47823
/*47799*/         OPC_CheckChild1Type, MVT::v4i32,
/*47801*/         OPC_RecordChild2, // #1 = $Vm
/*47802*/         OPC_CheckChild2Type, MVT::v4i32,
/*47804*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47806*/         OPC_EmitInteger, MVT::i32, 14, 
/*47809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 266:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47823*/       /*SwitchType*/ 24, MVT::v8i8,// ->47849
/*47825*/         OPC_CheckChild1Type, MVT::v8i8,
/*47827*/         OPC_RecordChild2, // #1 = $Vm
/*47828*/         OPC_CheckChild2Type, MVT::v8i8,
/*47830*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47832*/         OPC_EmitInteger, MVT::i32, 14, 
/*47835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 266:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47849*/       /*SwitchType*/ 24, MVT::v16i8,// ->47875
/*47851*/         OPC_CheckChild1Type, MVT::v16i8,
/*47853*/         OPC_RecordChild2, // #1 = $Vm
/*47854*/         OPC_CheckChild2Type, MVT::v16i8,
/*47856*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47858*/         OPC_EmitInteger, MVT::i32, 14, 
/*47861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 266:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47875*/       0, // EndSwitchType
/*47876*/     /*Scope*/ 34|128,1/*162*/, /*->48040*/
/*47878*/       OPC_CheckChild0Integer, 11|128,2/*267*/, 
/*47881*/       OPC_RecordChild1, // #0 = $Vn
/*47882*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->47909
/*47885*/         OPC_CheckChild1Type, MVT::v4i16,
/*47887*/         OPC_RecordChild2, // #1 = $Vm
/*47888*/         OPC_CheckChild2Type, MVT::v4i16,
/*47890*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47892*/         OPC_EmitInteger, MVT::i32, 14, 
/*47895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 267:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47909*/       /*SwitchType*/ 24, MVT::v2i32,// ->47935
/*47911*/         OPC_CheckChild1Type, MVT::v2i32,
/*47913*/         OPC_RecordChild2, // #1 = $Vm
/*47914*/         OPC_CheckChild2Type, MVT::v2i32,
/*47916*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47918*/         OPC_EmitInteger, MVT::i32, 14, 
/*47921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 267:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47935*/       /*SwitchType*/ 24, MVT::v8i16,// ->47961
/*47937*/         OPC_CheckChild1Type, MVT::v8i16,
/*47939*/         OPC_RecordChild2, // #1 = $Vm
/*47940*/         OPC_CheckChild2Type, MVT::v8i16,
/*47942*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47944*/         OPC_EmitInteger, MVT::i32, 14, 
/*47947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 267:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47961*/       /*SwitchType*/ 24, MVT::v4i32,// ->47987
/*47963*/         OPC_CheckChild1Type, MVT::v4i32,
/*47965*/         OPC_RecordChild2, // #1 = $Vm
/*47966*/         OPC_CheckChild2Type, MVT::v4i32,
/*47968*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47970*/         OPC_EmitInteger, MVT::i32, 14, 
/*47973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 267:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47987*/       /*SwitchType*/ 24, MVT::v8i8,// ->48013
/*47989*/         OPC_CheckChild1Type, MVT::v8i8,
/*47991*/         OPC_RecordChild2, // #1 = $Vm
/*47992*/         OPC_CheckChild2Type, MVT::v8i8,
/*47994*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47996*/         OPC_EmitInteger, MVT::i32, 14, 
/*47999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 267:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48013*/       /*SwitchType*/ 24, MVT::v16i8,// ->48039
/*48015*/         OPC_CheckChild1Type, MVT::v16i8,
/*48017*/         OPC_RecordChild2, // #1 = $Vm
/*48018*/         OPC_CheckChild2Type, MVT::v16i8,
/*48020*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48022*/         OPC_EmitInteger, MVT::i32, 14, 
/*48025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 267:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48039*/       0, // EndSwitchType
/*48040*/     /*Scope*/ 86|128,1/*214*/, /*->48256*/
/*48042*/       OPC_CheckChild0Integer, 60|128,2/*316*/, 
/*48045*/       OPC_RecordChild1, // #0 = $Vn
/*48046*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->48073
/*48049*/         OPC_CheckChild1Type, MVT::v4i16,
/*48051*/         OPC_RecordChild2, // #1 = $Vm
/*48052*/         OPC_CheckChild2Type, MVT::v4i16,
/*48054*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48056*/         OPC_EmitInteger, MVT::i32, 14, 
/*48059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 316:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48073*/       /*SwitchType*/ 24, MVT::v2i32,// ->48099
/*48075*/         OPC_CheckChild1Type, MVT::v2i32,
/*48077*/         OPC_RecordChild2, // #1 = $Vm
/*48078*/         OPC_CheckChild2Type, MVT::v2i32,
/*48080*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48082*/         OPC_EmitInteger, MVT::i32, 14, 
/*48085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 316:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48099*/       /*SwitchType*/ 24, MVT::v8i16,// ->48125
/*48101*/         OPC_CheckChild1Type, MVT::v8i16,
/*48103*/         OPC_RecordChild2, // #1 = $Vm
/*48104*/         OPC_CheckChild2Type, MVT::v8i16,
/*48106*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48108*/         OPC_EmitInteger, MVT::i32, 14, 
/*48111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 316:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48125*/       /*SwitchType*/ 24, MVT::v4i32,// ->48151
/*48127*/         OPC_CheckChild1Type, MVT::v4i32,
/*48129*/         OPC_RecordChild2, // #1 = $Vm
/*48130*/         OPC_CheckChild2Type, MVT::v4i32,
/*48132*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48134*/         OPC_EmitInteger, MVT::i32, 14, 
/*48137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48140*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 316:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48151*/       /*SwitchType*/ 24, MVT::v8i8,// ->48177
/*48153*/         OPC_CheckChild1Type, MVT::v8i8,
/*48155*/         OPC_RecordChild2, // #1 = $Vm
/*48156*/         OPC_CheckChild2Type, MVT::v8i8,
/*48158*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48160*/         OPC_EmitInteger, MVT::i32, 14, 
/*48163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 316:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48177*/       /*SwitchType*/ 24, MVT::v16i8,// ->48203
/*48179*/         OPC_CheckChild1Type, MVT::v16i8,
/*48181*/         OPC_RecordChild2, // #1 = $Vm
/*48182*/         OPC_CheckChild2Type, MVT::v16i8,
/*48184*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48186*/         OPC_EmitInteger, MVT::i32, 14, 
/*48189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48192*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 316:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48203*/       /*SwitchType*/ 24, MVT::v1i64,// ->48229
/*48205*/         OPC_CheckChild1Type, MVT::v1i64,
/*48207*/         OPC_RecordChild2, // #1 = $Vm
/*48208*/         OPC_CheckChild2Type, MVT::v1i64,
/*48210*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48212*/         OPC_EmitInteger, MVT::i32, 14, 
/*48215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 316:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*48229*/       /*SwitchType*/ 24, MVT::v2i64,// ->48255
/*48231*/         OPC_CheckChild1Type, MVT::v2i64,
/*48233*/         OPC_RecordChild2, // #1 = $Vm
/*48234*/         OPC_CheckChild2Type, MVT::v2i64,
/*48236*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48238*/         OPC_EmitInteger, MVT::i32, 14, 
/*48241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48244*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 316:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*48255*/       0, // EndSwitchType
/*48256*/     /*Scope*/ 84, /*->48341*/
/*48257*/       OPC_CheckChild0Integer, 77|128,2/*333*/, 
/*48260*/       OPC_RecordChild1, // #0 = $Vn
/*48261*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->48288
/*48264*/         OPC_CheckChild1Type, MVT::v8i16,
/*48266*/         OPC_RecordChild2, // #1 = $Vm
/*48267*/         OPC_CheckChild2Type, MVT::v8i16,
/*48269*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48271*/         OPC_EmitInteger, MVT::i32, 14, 
/*48274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 333:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48288*/       /*SwitchType*/ 24, MVT::v4i16,// ->48314
/*48290*/         OPC_CheckChild1Type, MVT::v4i32,
/*48292*/         OPC_RecordChild2, // #1 = $Vm
/*48293*/         OPC_CheckChild2Type, MVT::v4i32,
/*48295*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48297*/         OPC_EmitInteger, MVT::i32, 14, 
/*48300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 333:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48314*/       /*SwitchType*/ 24, MVT::v2i32,// ->48340
/*48316*/         OPC_CheckChild1Type, MVT::v2i64,
/*48318*/         OPC_RecordChild2, // #1 = $Vm
/*48319*/         OPC_CheckChild2Type, MVT::v2i64,
/*48321*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48323*/         OPC_EmitInteger, MVT::i32, 14, 
/*48326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 333:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*48340*/       0, // EndSwitchType
/*48341*/     /*Scope*/ 58, /*->48400*/
/*48342*/       OPC_CheckChild0Integer, 116|128,1/*244*/, 
/*48345*/       OPC_RecordChild1, // #0 = $Vn
/*48346*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->48373
/*48349*/         OPC_CheckChild1Type, MVT::v2f32,
/*48351*/         OPC_RecordChild2, // #1 = $Vm
/*48352*/         OPC_CheckChild2Type, MVT::v2f32,
/*48354*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48356*/         OPC_EmitInteger, MVT::i32, 14, 
/*48359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 244:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48373*/       /*SwitchType*/ 24, MVT::v4i32,// ->48399
/*48375*/         OPC_CheckChild1Type, MVT::v4f32,
/*48377*/         OPC_RecordChild2, // #1 = $Vm
/*48378*/         OPC_CheckChild2Type, MVT::v4f32,
/*48380*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48382*/         OPC_EmitInteger, MVT::i32, 14, 
/*48385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 244:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48399*/       0, // EndSwitchType
/*48400*/     /*Scope*/ 58, /*->48459*/
/*48401*/       OPC_CheckChild0Integer, 117|128,1/*245*/, 
/*48404*/       OPC_RecordChild1, // #0 = $Vn
/*48405*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->48432
/*48408*/         OPC_CheckChild1Type, MVT::v2f32,
/*48410*/         OPC_RecordChild2, // #1 = $Vm
/*48411*/         OPC_CheckChild2Type, MVT::v2f32,
/*48413*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48415*/         OPC_EmitInteger, MVT::i32, 14, 
/*48418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 245:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48432*/       /*SwitchType*/ 24, MVT::v4i32,// ->48458
/*48434*/         OPC_CheckChild1Type, MVT::v4f32,
/*48436*/         OPC_RecordChild2, // #1 = $Vm
/*48437*/         OPC_CheckChild2Type, MVT::v4f32,
/*48439*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48441*/         OPC_EmitInteger, MVT::i32, 14, 
/*48444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48447*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 245:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48458*/       0, // EndSwitchType
/*48459*/     /*Scope*/ 50|128,2/*306*/, /*->48767*/
/*48461*/       OPC_CheckChild0Integer, 118|128,1/*246*/, 
/*48464*/       OPC_RecordChild1, // #0 = $src1
/*48465*/       OPC_SwitchType /*10 cases */, 28, MVT::v8i8,// ->48496
/*48468*/         OPC_CheckChild1Type, MVT::v8i8,
/*48470*/         OPC_RecordChild2, // #1 = $Vn
/*48471*/         OPC_CheckChild2Type, MVT::v8i8,
/*48473*/         OPC_RecordChild3, // #2 = $Vm
/*48474*/         OPC_CheckChild3Type, MVT::v8i8,
/*48476*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48478*/         OPC_EmitInteger, MVT::i32, 14, 
/*48481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 246:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48496*/       /*SwitchType*/ 28, MVT::v4i16,// ->48526
/*48498*/         OPC_CheckChild1Type, MVT::v4i16,
/*48500*/         OPC_RecordChild2, // #1 = $Vn
/*48501*/         OPC_CheckChild2Type, MVT::v4i16,
/*48503*/         OPC_RecordChild3, // #2 = $Vm
/*48504*/         OPC_CheckChild3Type, MVT::v4i16,
/*48506*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48508*/         OPC_EmitInteger, MVT::i32, 14, 
/*48511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48514*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 246:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48526*/       /*SwitchType*/ 28, MVT::v2i32,// ->48556
/*48528*/         OPC_CheckChild1Type, MVT::v2i32,
/*48530*/         OPC_RecordChild2, // #1 = $Vn
/*48531*/         OPC_CheckChild2Type, MVT::v2i32,
/*48533*/         OPC_RecordChild3, // #2 = $Vm
/*48534*/         OPC_CheckChild3Type, MVT::v2i32,
/*48536*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48538*/         OPC_EmitInteger, MVT::i32, 14, 
/*48541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 246:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48556*/       /*SwitchType*/ 28, MVT::v1i64,// ->48586
/*48558*/         OPC_CheckChild1Type, MVT::v1i64,
/*48560*/         OPC_RecordChild2, // #1 = $Vn
/*48561*/         OPC_CheckChild2Type, MVT::v1i64,
/*48563*/         OPC_RecordChild3, // #2 = $Vm
/*48564*/         OPC_CheckChild3Type, MVT::v1i64,
/*48566*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48568*/         OPC_EmitInteger, MVT::i32, 14, 
/*48571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 246:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*48586*/       /*SwitchType*/ 28, MVT::v16i8,// ->48616
/*48588*/         OPC_CheckChild1Type, MVT::v16i8,
/*48590*/         OPC_RecordChild2, // #1 = $Vn
/*48591*/         OPC_CheckChild2Type, MVT::v16i8,
/*48593*/         OPC_RecordChild3, // #2 = $Vm
/*48594*/         OPC_CheckChild3Type, MVT::v16i8,
/*48596*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48598*/         OPC_EmitInteger, MVT::i32, 14, 
/*48601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 246:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48616*/       /*SwitchType*/ 28, MVT::v8i16,// ->48646
/*48618*/         OPC_CheckChild1Type, MVT::v8i16,
/*48620*/         OPC_RecordChild2, // #1 = $Vn
/*48621*/         OPC_CheckChild2Type, MVT::v8i16,
/*48623*/         OPC_RecordChild3, // #2 = $Vm
/*48624*/         OPC_CheckChild3Type, MVT::v8i16,
/*48626*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48628*/         OPC_EmitInteger, MVT::i32, 14, 
/*48631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 246:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48646*/       /*SwitchType*/ 28, MVT::v4i32,// ->48676
/*48648*/         OPC_CheckChild1Type, MVT::v4i32,
/*48650*/         OPC_RecordChild2, // #1 = $Vn
/*48651*/         OPC_CheckChild2Type, MVT::v4i32,
/*48653*/         OPC_RecordChild3, // #2 = $Vm
/*48654*/         OPC_CheckChild3Type, MVT::v4i32,
/*48656*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48658*/         OPC_EmitInteger, MVT::i32, 14, 
/*48661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 246:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48676*/       /*SwitchType*/ 28, MVT::v2i64,// ->48706
/*48678*/         OPC_CheckChild1Type, MVT::v2i64,
/*48680*/         OPC_RecordChild2, // #1 = $Vn
/*48681*/         OPC_CheckChild2Type, MVT::v2i64,
/*48683*/         OPC_RecordChild3, // #2 = $Vm
/*48684*/         OPC_CheckChild3Type, MVT::v2i64,
/*48686*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48688*/         OPC_EmitInteger, MVT::i32, 14, 
/*48691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 246:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*48706*/       /*SwitchType*/ 28, MVT::v2f32,// ->48736
/*48708*/         OPC_CheckChild1Type, MVT::v2f32,
/*48710*/         OPC_RecordChild2, // #1 = $Vn
/*48711*/         OPC_CheckChild2Type, MVT::v2f32,
/*48713*/         OPC_RecordChild3, // #2 = $Vm
/*48714*/         OPC_CheckChild3Type, MVT::v2f32,
/*48716*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48718*/         OPC_EmitInteger, MVT::i32, 14, 
/*48721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48724*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 246:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48736*/       /*SwitchType*/ 28, MVT::v4f32,// ->48766
/*48738*/         OPC_CheckChild1Type, MVT::v4f32,
/*48740*/         OPC_RecordChild2, // #1 = $Vn
/*48741*/         OPC_CheckChild2Type, MVT::v4f32,
/*48743*/         OPC_RecordChild3, // #2 = $Vm
/*48744*/         OPC_CheckChild3Type, MVT::v4f32,
/*48746*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48748*/         OPC_EmitInteger, MVT::i32, 14, 
/*48751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 246:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48766*/       0, // EndSwitchType
/*48767*/     /*Scope*/ 86|128,1/*214*/, /*->48983*/
/*48769*/       OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*48772*/       OPC_RecordChild1, // #0 = $Vn
/*48773*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->48800
/*48776*/         OPC_CheckChild1Type, MVT::v4i16,
/*48778*/         OPC_RecordChild2, // #1 = $Vm
/*48779*/         OPC_CheckChild2Type, MVT::v4i16,
/*48781*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48783*/         OPC_EmitInteger, MVT::i32, 14, 
/*48786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 241:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48800*/       /*SwitchType*/ 24, MVT::v2i32,// ->48826
/*48802*/         OPC_CheckChild1Type, MVT::v2i32,
/*48804*/         OPC_RecordChild2, // #1 = $Vm
/*48805*/         OPC_CheckChild2Type, MVT::v2i32,
/*48807*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48809*/         OPC_EmitInteger, MVT::i32, 14, 
/*48812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48815*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 241:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48826*/       /*SwitchType*/ 24, MVT::v8i16,// ->48852
/*48828*/         OPC_CheckChild1Type, MVT::v8i16,
/*48830*/         OPC_RecordChild2, // #1 = $Vm
/*48831*/         OPC_CheckChild2Type, MVT::v8i16,
/*48833*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48835*/         OPC_EmitInteger, MVT::i32, 14, 
/*48838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48841*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 241:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48852*/       /*SwitchType*/ 24, MVT::v4i32,// ->48878
/*48854*/         OPC_CheckChild1Type, MVT::v4i32,
/*48856*/         OPC_RecordChild2, // #1 = $Vm
/*48857*/         OPC_CheckChild2Type, MVT::v4i32,
/*48859*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48861*/         OPC_EmitInteger, MVT::i32, 14, 
/*48864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48878*/       /*SwitchType*/ 24, MVT::v8i8,// ->48904
/*48880*/         OPC_CheckChild1Type, MVT::v8i8,
/*48882*/         OPC_RecordChild2, // #1 = $Vm
/*48883*/         OPC_CheckChild2Type, MVT::v8i8,
/*48885*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48887*/         OPC_EmitInteger, MVT::i32, 14, 
/*48890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 241:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48904*/       /*SwitchType*/ 24, MVT::v16i8,// ->48930
/*48906*/         OPC_CheckChild1Type, MVT::v16i8,
/*48908*/         OPC_RecordChild2, // #1 = $Vm
/*48909*/         OPC_CheckChild2Type, MVT::v16i8,
/*48911*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48913*/         OPC_EmitInteger, MVT::i32, 14, 
/*48916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 241:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48930*/       /*SwitchType*/ 24, MVT::v2f32,// ->48956
/*48932*/         OPC_CheckChild1Type, MVT::v2f32,
/*48934*/         OPC_RecordChild2, // #1 = $Vm
/*48935*/         OPC_CheckChild2Type, MVT::v2f32,
/*48937*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48939*/         OPC_EmitInteger, MVT::i32, 14, 
/*48942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 241:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48956*/       /*SwitchType*/ 24, MVT::v4f32,// ->48982
/*48958*/         OPC_CheckChild1Type, MVT::v4f32,
/*48960*/         OPC_RecordChild2, // #1 = $Vm
/*48961*/         OPC_CheckChild2Type, MVT::v4f32,
/*48963*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48965*/         OPC_EmitInteger, MVT::i32, 14, 
/*48968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 241:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48982*/       0, // EndSwitchType
/*48983*/     /*Scope*/ 34|128,1/*162*/, /*->49147*/
/*48985*/       OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*48988*/       OPC_RecordChild1, // #0 = $Vn
/*48989*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49016
/*48992*/         OPC_CheckChild1Type, MVT::v4i16,
/*48994*/         OPC_RecordChild2, // #1 = $Vm
/*48995*/         OPC_CheckChild2Type, MVT::v4i16,
/*48997*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48999*/         OPC_EmitInteger, MVT::i32, 14, 
/*49002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49016*/       /*SwitchType*/ 24, MVT::v2i32,// ->49042
/*49018*/         OPC_CheckChild1Type, MVT::v2i32,
/*49020*/         OPC_RecordChild2, // #1 = $Vm
/*49021*/         OPC_CheckChild2Type, MVT::v2i32,
/*49023*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49025*/         OPC_EmitInteger, MVT::i32, 14, 
/*49028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49042*/       /*SwitchType*/ 24, MVT::v8i16,// ->49068
/*49044*/         OPC_CheckChild1Type, MVT::v8i16,
/*49046*/         OPC_RecordChild2, // #1 = $Vm
/*49047*/         OPC_CheckChild2Type, MVT::v8i16,
/*49049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49051*/         OPC_EmitInteger, MVT::i32, 14, 
/*49054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49068*/       /*SwitchType*/ 24, MVT::v4i32,// ->49094
/*49070*/         OPC_CheckChild1Type, MVT::v4i32,
/*49072*/         OPC_RecordChild2, // #1 = $Vm
/*49073*/         OPC_CheckChild2Type, MVT::v4i32,
/*49075*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49077*/         OPC_EmitInteger, MVT::i32, 14, 
/*49080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49094*/       /*SwitchType*/ 24, MVT::v8i8,// ->49120
/*49096*/         OPC_CheckChild1Type, MVT::v8i8,
/*49098*/         OPC_RecordChild2, // #1 = $Vm
/*49099*/         OPC_CheckChild2Type, MVT::v8i8,
/*49101*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49103*/         OPC_EmitInteger, MVT::i32, 14, 
/*49106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49109*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49120*/       /*SwitchType*/ 24, MVT::v16i8,// ->49146
/*49122*/         OPC_CheckChild1Type, MVT::v16i8,
/*49124*/         OPC_RecordChild2, // #1 = $Vm
/*49125*/         OPC_CheckChild2Type, MVT::v16i8,
/*49127*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49129*/         OPC_EmitInteger, MVT::i32, 14, 
/*49132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49146*/       0, // EndSwitchType
/*49147*/     /*Scope*/ 86|128,1/*214*/, /*->49363*/
/*49149*/       OPC_CheckChild0Integer, 20|128,2/*276*/, 
/*49152*/       OPC_RecordChild1, // #0 = $Vn
/*49153*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->49180
/*49156*/         OPC_CheckChild1Type, MVT::v4i16,
/*49158*/         OPC_RecordChild2, // #1 = $Vm
/*49159*/         OPC_CheckChild2Type, MVT::v4i16,
/*49161*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49163*/         OPC_EmitInteger, MVT::i32, 14, 
/*49166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49169*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 276:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49180*/       /*SwitchType*/ 24, MVT::v2i32,// ->49206
/*49182*/         OPC_CheckChild1Type, MVT::v2i32,
/*49184*/         OPC_RecordChild2, // #1 = $Vm
/*49185*/         OPC_CheckChild2Type, MVT::v2i32,
/*49187*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49189*/         OPC_EmitInteger, MVT::i32, 14, 
/*49192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49195*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 276:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49206*/       /*SwitchType*/ 24, MVT::v8i16,// ->49232
/*49208*/         OPC_CheckChild1Type, MVT::v8i16,
/*49210*/         OPC_RecordChild2, // #1 = $Vm
/*49211*/         OPC_CheckChild2Type, MVT::v8i16,
/*49213*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49215*/         OPC_EmitInteger, MVT::i32, 14, 
/*49218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 276:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49232*/       /*SwitchType*/ 24, MVT::v4i32,// ->49258
/*49234*/         OPC_CheckChild1Type, MVT::v4i32,
/*49236*/         OPC_RecordChild2, // #1 = $Vm
/*49237*/         OPC_CheckChild2Type, MVT::v4i32,
/*49239*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49241*/         OPC_EmitInteger, MVT::i32, 14, 
/*49244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 276:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49258*/       /*SwitchType*/ 24, MVT::v8i8,// ->49284
/*49260*/         OPC_CheckChild1Type, MVT::v8i8,
/*49262*/         OPC_RecordChild2, // #1 = $Vm
/*49263*/         OPC_CheckChild2Type, MVT::v8i8,
/*49265*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49267*/         OPC_EmitInteger, MVT::i32, 14, 
/*49270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 276:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49284*/       /*SwitchType*/ 24, MVT::v16i8,// ->49310
/*49286*/         OPC_CheckChild1Type, MVT::v16i8,
/*49288*/         OPC_RecordChild2, // #1 = $Vm
/*49289*/         OPC_CheckChild2Type, MVT::v16i8,
/*49291*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49293*/         OPC_EmitInteger, MVT::i32, 14, 
/*49296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 276:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49310*/       /*SwitchType*/ 24, MVT::v2f32,// ->49336
/*49312*/         OPC_CheckChild1Type, MVT::v2f32,
/*49314*/         OPC_RecordChild2, // #1 = $Vm
/*49315*/         OPC_CheckChild2Type, MVT::v2f32,
/*49317*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49319*/         OPC_EmitInteger, MVT::i32, 14, 
/*49322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 276:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49336*/       /*SwitchType*/ 24, MVT::v4f32,// ->49362
/*49338*/         OPC_CheckChild1Type, MVT::v4f32,
/*49340*/         OPC_RecordChild2, // #1 = $Vm
/*49341*/         OPC_CheckChild2Type, MVT::v4f32,
/*49343*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49345*/         OPC_EmitInteger, MVT::i32, 14, 
/*49348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49351*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 276:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49362*/       0, // EndSwitchType
/*49363*/     /*Scope*/ 34|128,1/*162*/, /*->49527*/
/*49365*/       OPC_CheckChild0Integer, 21|128,2/*277*/, 
/*49368*/       OPC_RecordChild1, // #0 = $Vn
/*49369*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49396
/*49372*/         OPC_CheckChild1Type, MVT::v4i16,
/*49374*/         OPC_RecordChild2, // #1 = $Vm
/*49375*/         OPC_CheckChild2Type, MVT::v4i16,
/*49377*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49379*/         OPC_EmitInteger, MVT::i32, 14, 
/*49382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 277:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49396*/       /*SwitchType*/ 24, MVT::v2i32,// ->49422
/*49398*/         OPC_CheckChild1Type, MVT::v2i32,
/*49400*/         OPC_RecordChild2, // #1 = $Vm
/*49401*/         OPC_CheckChild2Type, MVT::v2i32,
/*49403*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49405*/         OPC_EmitInteger, MVT::i32, 14, 
/*49408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 277:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49422*/       /*SwitchType*/ 24, MVT::v8i16,// ->49448
/*49424*/         OPC_CheckChild1Type, MVT::v8i16,
/*49426*/         OPC_RecordChild2, // #1 = $Vm
/*49427*/         OPC_CheckChild2Type, MVT::v8i16,
/*49429*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49431*/         OPC_EmitInteger, MVT::i32, 14, 
/*49434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 277:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49448*/       /*SwitchType*/ 24, MVT::v4i32,// ->49474
/*49450*/         OPC_CheckChild1Type, MVT::v4i32,
/*49452*/         OPC_RecordChild2, // #1 = $Vm
/*49453*/         OPC_CheckChild2Type, MVT::v4i32,
/*49455*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49457*/         OPC_EmitInteger, MVT::i32, 14, 
/*49460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 277:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49474*/       /*SwitchType*/ 24, MVT::v8i8,// ->49500
/*49476*/         OPC_CheckChild1Type, MVT::v8i8,
/*49478*/         OPC_RecordChild2, // #1 = $Vm
/*49479*/         OPC_CheckChild2Type, MVT::v8i8,
/*49481*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49483*/         OPC_EmitInteger, MVT::i32, 14, 
/*49486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 277:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49500*/       /*SwitchType*/ 24, MVT::v16i8,// ->49526
/*49502*/         OPC_CheckChild1Type, MVT::v16i8,
/*49504*/         OPC_RecordChild2, // #1 = $Vm
/*49505*/         OPC_CheckChild2Type, MVT::v16i8,
/*49507*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49509*/         OPC_EmitInteger, MVT::i32, 14, 
/*49512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49515*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 277:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49526*/       0, // EndSwitchType
/*49527*/     /*Scope*/ 86|128,1/*214*/, /*->49743*/
/*49529*/       OPC_CheckChild0Integer, 23|128,2/*279*/, 
/*49532*/       OPC_RecordChild1, // #0 = $Vn
/*49533*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->49560
/*49536*/         OPC_CheckChild1Type, MVT::v4i16,
/*49538*/         OPC_RecordChild2, // #1 = $Vm
/*49539*/         OPC_CheckChild2Type, MVT::v4i16,
/*49541*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49543*/         OPC_EmitInteger, MVT::i32, 14, 
/*49546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49549*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 279:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49560*/       /*SwitchType*/ 24, MVT::v2i32,// ->49586
/*49562*/         OPC_CheckChild1Type, MVT::v2i32,
/*49564*/         OPC_RecordChild2, // #1 = $Vm
/*49565*/         OPC_CheckChild2Type, MVT::v2i32,
/*49567*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49569*/         OPC_EmitInteger, MVT::i32, 14, 
/*49572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 279:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49586*/       /*SwitchType*/ 24, MVT::v8i16,// ->49612
/*49588*/         OPC_CheckChild1Type, MVT::v8i16,
/*49590*/         OPC_RecordChild2, // #1 = $Vm
/*49591*/         OPC_CheckChild2Type, MVT::v8i16,
/*49593*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49595*/         OPC_EmitInteger, MVT::i32, 14, 
/*49598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 279:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49612*/       /*SwitchType*/ 24, MVT::v4i32,// ->49638
/*49614*/         OPC_CheckChild1Type, MVT::v4i32,
/*49616*/         OPC_RecordChild2, // #1 = $Vm
/*49617*/         OPC_CheckChild2Type, MVT::v4i32,
/*49619*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49621*/         OPC_EmitInteger, MVT::i32, 14, 
/*49624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49627*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 279:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49638*/       /*SwitchType*/ 24, MVT::v8i8,// ->49664
/*49640*/         OPC_CheckChild1Type, MVT::v8i8,
/*49642*/         OPC_RecordChild2, // #1 = $Vm
/*49643*/         OPC_CheckChild2Type, MVT::v8i8,
/*49645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49647*/         OPC_EmitInteger, MVT::i32, 14, 
/*49650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 279:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49664*/       /*SwitchType*/ 24, MVT::v16i8,// ->49690
/*49666*/         OPC_CheckChild1Type, MVT::v16i8,
/*49668*/         OPC_RecordChild2, // #1 = $Vm
/*49669*/         OPC_CheckChild2Type, MVT::v16i8,
/*49671*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49673*/         OPC_EmitInteger, MVT::i32, 14, 
/*49676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49679*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 279:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49690*/       /*SwitchType*/ 24, MVT::v2f32,// ->49716
/*49692*/         OPC_CheckChild1Type, MVT::v2f32,
/*49694*/         OPC_RecordChild2, // #1 = $Vm
/*49695*/         OPC_CheckChild2Type, MVT::v2f32,
/*49697*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49699*/         OPC_EmitInteger, MVT::i32, 14, 
/*49702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49705*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 279:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49716*/       /*SwitchType*/ 24, MVT::v4f32,// ->49742
/*49718*/         OPC_CheckChild1Type, MVT::v4f32,
/*49720*/         OPC_RecordChild2, // #1 = $Vm
/*49721*/         OPC_CheckChild2Type, MVT::v4f32,
/*49723*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49725*/         OPC_EmitInteger, MVT::i32, 14, 
/*49728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49731*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 279:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49742*/       0, // EndSwitchType
/*49743*/     /*Scope*/ 34|128,1/*162*/, /*->49907*/
/*49745*/       OPC_CheckChild0Integer, 24|128,2/*280*/, 
/*49748*/       OPC_RecordChild1, // #0 = $Vn
/*49749*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49776
/*49752*/         OPC_CheckChild1Type, MVT::v4i16,
/*49754*/         OPC_RecordChild2, // #1 = $Vm
/*49755*/         OPC_CheckChild2Type, MVT::v4i16,
/*49757*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49759*/         OPC_EmitInteger, MVT::i32, 14, 
/*49762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49765*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 280:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49776*/       /*SwitchType*/ 24, MVT::v2i32,// ->49802
/*49778*/         OPC_CheckChild1Type, MVT::v2i32,
/*49780*/         OPC_RecordChild2, // #1 = $Vm
/*49781*/         OPC_CheckChild2Type, MVT::v2i32,
/*49783*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49785*/         OPC_EmitInteger, MVT::i32, 14, 
/*49788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49791*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 280:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49802*/       /*SwitchType*/ 24, MVT::v8i16,// ->49828
/*49804*/         OPC_CheckChild1Type, MVT::v8i16,
/*49806*/         OPC_RecordChild2, // #1 = $Vm
/*49807*/         OPC_CheckChild2Type, MVT::v8i16,
/*49809*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49811*/         OPC_EmitInteger, MVT::i32, 14, 
/*49814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 280:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49828*/       /*SwitchType*/ 24, MVT::v4i32,// ->49854
/*49830*/         OPC_CheckChild1Type, MVT::v4i32,
/*49832*/         OPC_RecordChild2, // #1 = $Vm
/*49833*/         OPC_CheckChild2Type, MVT::v4i32,
/*49835*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49837*/         OPC_EmitInteger, MVT::i32, 14, 
/*49840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49843*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 280:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49854*/       /*SwitchType*/ 24, MVT::v8i8,// ->49880
/*49856*/         OPC_CheckChild1Type, MVT::v8i8,
/*49858*/         OPC_RecordChild2, // #1 = $Vm
/*49859*/         OPC_CheckChild2Type, MVT::v8i8,
/*49861*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49863*/         OPC_EmitInteger, MVT::i32, 14, 
/*49866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 280:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49880*/       /*SwitchType*/ 24, MVT::v16i8,// ->49906
/*49882*/         OPC_CheckChild1Type, MVT::v16i8,
/*49884*/         OPC_RecordChild2, // #1 = $Vm
/*49885*/         OPC_CheckChild2Type, MVT::v16i8,
/*49887*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49889*/         OPC_EmitInteger, MVT::i32, 14, 
/*49892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 280:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49906*/       0, // EndSwitchType
/*49907*/     /*Scope*/ 110, /*->50018*/
/*49908*/       OPC_CheckChild0Integer, 31|128,2/*287*/, 
/*49911*/       OPC_RecordChild1, // #0 = $Vn
/*49912*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->49939
/*49915*/         OPC_CheckChild1Type, MVT::v8i8,
/*49917*/         OPC_RecordChild2, // #1 = $Vm
/*49918*/         OPC_CheckChild2Type, MVT::v8i8,
/*49920*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49922*/         OPC_EmitInteger, MVT::i32, 14, 
/*49925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 287:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49939*/       /*SwitchType*/ 24, MVT::v4i16,// ->49965
/*49941*/         OPC_CheckChild1Type, MVT::v4i16,
/*49943*/         OPC_RecordChild2, // #1 = $Vm
/*49944*/         OPC_CheckChild2Type, MVT::v4i16,
/*49946*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49948*/         OPC_EmitInteger, MVT::i32, 14, 
/*49951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 287:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49965*/       /*SwitchType*/ 24, MVT::v2i32,// ->49991
/*49967*/         OPC_CheckChild1Type, MVT::v2i32,
/*49969*/         OPC_RecordChild2, // #1 = $Vm
/*49970*/         OPC_CheckChild2Type, MVT::v2i32,
/*49972*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49974*/         OPC_EmitInteger, MVT::i32, 14, 
/*49977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 287:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49991*/       /*SwitchType*/ 24, MVT::v2f32,// ->50017
/*49993*/         OPC_CheckChild1Type, MVT::v2f32,
/*49995*/         OPC_RecordChild2, // #1 = $Vm
/*49996*/         OPC_CheckChild2Type, MVT::v2f32,
/*49998*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50000*/         OPC_EmitInteger, MVT::i32, 14, 
/*50003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 287:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50017*/       0, // EndSwitchType
/*50018*/     /*Scope*/ 10|128,1/*138*/, /*->50158*/
/*50020*/       OPC_CheckChild0Integer, 32|128,2/*288*/, 
/*50023*/       OPC_RecordChild1, // #0 = $Vm
/*50024*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->50047
/*50027*/         OPC_CheckChild1Type, MVT::v8i8,
/*50029*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50031*/         OPC_EmitInteger, MVT::i32, 14, 
/*50034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50037*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 288:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*50047*/       /*SwitchType*/ 20, MVT::v2i32,// ->50069
/*50049*/         OPC_CheckChild1Type, MVT::v4i16,
/*50051*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50053*/         OPC_EmitInteger, MVT::i32, 14, 
/*50056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 288:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*50069*/       /*SwitchType*/ 20, MVT::v1i64,// ->50091
/*50071*/         OPC_CheckChild1Type, MVT::v2i32,
/*50073*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50075*/         OPC_EmitInteger, MVT::i32, 14, 
/*50078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50081*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 288:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*50091*/       /*SwitchType*/ 20, MVT::v8i16,// ->50113
/*50093*/         OPC_CheckChild1Type, MVT::v16i8,
/*50095*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50097*/         OPC_EmitInteger, MVT::i32, 14, 
/*50100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50103*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 288:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*50113*/       /*SwitchType*/ 20, MVT::v4i32,// ->50135
/*50115*/         OPC_CheckChild1Type, MVT::v8i16,
/*50117*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50119*/         OPC_EmitInteger, MVT::i32, 14, 
/*50122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 288:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*50135*/       /*SwitchType*/ 20, MVT::v2i64,// ->50157
/*50137*/         OPC_CheckChild1Type, MVT::v4i32,
/*50139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50141*/         OPC_EmitInteger, MVT::i32, 14, 
/*50144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 288:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*50157*/       0, // EndSwitchType
/*50158*/     /*Scope*/ 10|128,1/*138*/, /*->50298*/
/*50160*/       OPC_CheckChild0Integer, 33|128,2/*289*/, 
/*50163*/       OPC_RecordChild1, // #0 = $Vm
/*50164*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->50187
/*50167*/         OPC_CheckChild1Type, MVT::v8i8,
/*50169*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50171*/         OPC_EmitInteger, MVT::i32, 14, 
/*50174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 289:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*50187*/       /*SwitchType*/ 20, MVT::v2i32,// ->50209
/*50189*/         OPC_CheckChild1Type, MVT::v4i16,
/*50191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50193*/         OPC_EmitInteger, MVT::i32, 14, 
/*50196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 289:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*50209*/       /*SwitchType*/ 20, MVT::v1i64,// ->50231
/*50211*/         OPC_CheckChild1Type, MVT::v2i32,
/*50213*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50215*/         OPC_EmitInteger, MVT::i32, 14, 
/*50218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 289:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*50231*/       /*SwitchType*/ 20, MVT::v8i16,// ->50253
/*50233*/         OPC_CheckChild1Type, MVT::v16i8,
/*50235*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50237*/         OPC_EmitInteger, MVT::i32, 14, 
/*50240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 289:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*50253*/       /*SwitchType*/ 20, MVT::v4i32,// ->50275
/*50255*/         OPC_CheckChild1Type, MVT::v8i16,
/*50257*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50259*/         OPC_EmitInteger, MVT::i32, 14, 
/*50262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 289:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*50275*/       /*SwitchType*/ 20, MVT::v2i64,// ->50297
/*50277*/         OPC_CheckChild1Type, MVT::v4i32,
/*50279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50281*/         OPC_EmitInteger, MVT::i32, 14, 
/*50284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 289:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*50297*/       0, // EndSwitchType
/*50298*/     /*Scope*/ 34|128,1/*162*/, /*->50462*/
/*50300*/       OPC_CheckChild0Integer, 29|128,2/*285*/, 
/*50303*/       OPC_RecordChild1, // #0 = $src1
/*50304*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50331
/*50307*/         OPC_CheckChild1Type, MVT::v4i16,
/*50309*/         OPC_RecordChild2, // #1 = $Vm
/*50310*/         OPC_CheckChild2Type, MVT::v8i8,
/*50312*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50314*/         OPC_EmitInteger, MVT::i32, 14, 
/*50317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 285:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*50331*/       /*SwitchType*/ 24, MVT::v2i32,// ->50357
/*50333*/         OPC_CheckChild1Type, MVT::v2i32,
/*50335*/         OPC_RecordChild2, // #1 = $Vm
/*50336*/         OPC_CheckChild2Type, MVT::v4i16,
/*50338*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50340*/         OPC_EmitInteger, MVT::i32, 14, 
/*50343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 285:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*50357*/       /*SwitchType*/ 24, MVT::v1i64,// ->50383
/*50359*/         OPC_CheckChild1Type, MVT::v1i64,
/*50361*/         OPC_RecordChild2, // #1 = $Vm
/*50362*/         OPC_CheckChild2Type, MVT::v2i32,
/*50364*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50366*/         OPC_EmitInteger, MVT::i32, 14, 
/*50369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 285:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*50383*/       /*SwitchType*/ 24, MVT::v8i16,// ->50409
/*50385*/         OPC_CheckChild1Type, MVT::v8i16,
/*50387*/         OPC_RecordChild2, // #1 = $Vm
/*50388*/         OPC_CheckChild2Type, MVT::v16i8,
/*50390*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50392*/         OPC_EmitInteger, MVT::i32, 14, 
/*50395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 285:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*50409*/       /*SwitchType*/ 24, MVT::v4i32,// ->50435
/*50411*/         OPC_CheckChild1Type, MVT::v4i32,
/*50413*/         OPC_RecordChild2, // #1 = $Vm
/*50414*/         OPC_CheckChild2Type, MVT::v8i16,
/*50416*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50418*/         OPC_EmitInteger, MVT::i32, 14, 
/*50421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 285:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*50435*/       /*SwitchType*/ 24, MVT::v2i64,// ->50461
/*50437*/         OPC_CheckChild1Type, MVT::v2i64,
/*50439*/         OPC_RecordChild2, // #1 = $Vm
/*50440*/         OPC_CheckChild2Type, MVT::v4i32,
/*50442*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50444*/         OPC_EmitInteger, MVT::i32, 14, 
/*50447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 285:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*50461*/       0, // EndSwitchType
/*50462*/     /*Scope*/ 34|128,1/*162*/, /*->50626*/
/*50464*/       OPC_CheckChild0Integer, 30|128,2/*286*/, 
/*50467*/       OPC_RecordChild1, // #0 = $src1
/*50468*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50495
/*50471*/         OPC_CheckChild1Type, MVT::v4i16,
/*50473*/         OPC_RecordChild2, // #1 = $Vm
/*50474*/         OPC_CheckChild2Type, MVT::v8i8,
/*50476*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50478*/         OPC_EmitInteger, MVT::i32, 14, 
/*50481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 286:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*50495*/       /*SwitchType*/ 24, MVT::v2i32,// ->50521
/*50497*/         OPC_CheckChild1Type, MVT::v2i32,
/*50499*/         OPC_RecordChild2, // #1 = $Vm
/*50500*/         OPC_CheckChild2Type, MVT::v4i16,
/*50502*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50504*/         OPC_EmitInteger, MVT::i32, 14, 
/*50507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 286:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*50521*/       /*SwitchType*/ 24, MVT::v1i64,// ->50547
/*50523*/         OPC_CheckChild1Type, MVT::v1i64,
/*50525*/         OPC_RecordChild2, // #1 = $Vm
/*50526*/         OPC_CheckChild2Type, MVT::v2i32,
/*50528*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50530*/         OPC_EmitInteger, MVT::i32, 14, 
/*50533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 286:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*50547*/       /*SwitchType*/ 24, MVT::v8i16,// ->50573
/*50549*/         OPC_CheckChild1Type, MVT::v8i16,
/*50551*/         OPC_RecordChild2, // #1 = $Vm
/*50552*/         OPC_CheckChild2Type, MVT::v16i8,
/*50554*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50556*/         OPC_EmitInteger, MVT::i32, 14, 
/*50559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 286:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*50573*/       /*SwitchType*/ 24, MVT::v4i32,// ->50599
/*50575*/         OPC_CheckChild1Type, MVT::v4i32,
/*50577*/         OPC_RecordChild2, // #1 = $Vm
/*50578*/         OPC_CheckChild2Type, MVT::v8i16,
/*50580*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50582*/         OPC_EmitInteger, MVT::i32, 14, 
/*50585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 286:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*50599*/       /*SwitchType*/ 24, MVT::v2i64,// ->50625
/*50601*/         OPC_CheckChild1Type, MVT::v2i64,
/*50603*/         OPC_RecordChild2, // #1 = $Vm
/*50604*/         OPC_CheckChild2Type, MVT::v4i32,
/*50606*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50608*/         OPC_EmitInteger, MVT::i32, 14, 
/*50611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 286:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*50625*/       0, // EndSwitchType
/*50626*/     /*Scope*/ 110, /*->50737*/
/*50627*/       OPC_CheckChild0Integer, 34|128,2/*290*/, 
/*50630*/       OPC_RecordChild1, // #0 = $Vn
/*50631*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->50658
/*50634*/         OPC_CheckChild1Type, MVT::v8i8,
/*50636*/         OPC_RecordChild2, // #1 = $Vm
/*50637*/         OPC_CheckChild2Type, MVT::v8i8,
/*50639*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50641*/         OPC_EmitInteger, MVT::i32, 14, 
/*50644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 290:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50658*/       /*SwitchType*/ 24, MVT::v4i16,// ->50684
/*50660*/         OPC_CheckChild1Type, MVT::v4i16,
/*50662*/         OPC_RecordChild2, // #1 = $Vm
/*50663*/         OPC_CheckChild2Type, MVT::v4i16,
/*50665*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50667*/         OPC_EmitInteger, MVT::i32, 14, 
/*50670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 290:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50684*/       /*SwitchType*/ 24, MVT::v2i32,// ->50710
/*50686*/         OPC_CheckChild1Type, MVT::v2i32,
/*50688*/         OPC_RecordChild2, // #1 = $Vm
/*50689*/         OPC_CheckChild2Type, MVT::v2i32,
/*50691*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50693*/         OPC_EmitInteger, MVT::i32, 14, 
/*50696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 290:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50710*/       /*SwitchType*/ 24, MVT::v2f32,// ->50736
/*50712*/         OPC_CheckChild1Type, MVT::v2f32,
/*50714*/         OPC_RecordChild2, // #1 = $Vm
/*50715*/         OPC_CheckChild2Type, MVT::v2f32,
/*50717*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50719*/         OPC_EmitInteger, MVT::i32, 14, 
/*50722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 290:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50736*/       0, // EndSwitchType
/*50737*/     /*Scope*/ 84, /*->50822*/
/*50738*/       OPC_CheckChild0Integer, 35|128,2/*291*/, 
/*50741*/       OPC_RecordChild1, // #0 = $Vn
/*50742*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->50769
/*50745*/         OPC_CheckChild1Type, MVT::v8i8,
/*50747*/         OPC_RecordChild2, // #1 = $Vm
/*50748*/         OPC_CheckChild2Type, MVT::v8i8,
/*50750*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50752*/         OPC_EmitInteger, MVT::i32, 14, 
/*50755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 291:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50769*/       /*SwitchType*/ 24, MVT::v4i16,// ->50795
/*50771*/         OPC_CheckChild1Type, MVT::v4i16,
/*50773*/         OPC_RecordChild2, // #1 = $Vm
/*50774*/         OPC_CheckChild2Type, MVT::v4i16,
/*50776*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50778*/         OPC_EmitInteger, MVT::i32, 14, 
/*50781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 291:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50795*/       /*SwitchType*/ 24, MVT::v2i32,// ->50821
/*50797*/         OPC_CheckChild1Type, MVT::v2i32,
/*50799*/         OPC_RecordChild2, // #1 = $Vm
/*50800*/         OPC_CheckChild2Type, MVT::v2i32,
/*50802*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50804*/         OPC_EmitInteger, MVT::i32, 14, 
/*50807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 291:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50821*/       0, // EndSwitchType
/*50822*/     /*Scope*/ 110, /*->50933*/
/*50823*/       OPC_CheckChild0Integer, 36|128,2/*292*/, 
/*50826*/       OPC_RecordChild1, // #0 = $Vn
/*50827*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->50854
/*50830*/         OPC_CheckChild1Type, MVT::v8i8,
/*50832*/         OPC_RecordChild2, // #1 = $Vm
/*50833*/         OPC_CheckChild2Type, MVT::v8i8,
/*50835*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50837*/         OPC_EmitInteger, MVT::i32, 14, 
/*50840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50843*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 292:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50854*/       /*SwitchType*/ 24, MVT::v4i16,// ->50880
/*50856*/         OPC_CheckChild1Type, MVT::v4i16,
/*50858*/         OPC_RecordChild2, // #1 = $Vm
/*50859*/         OPC_CheckChild2Type, MVT::v4i16,
/*50861*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50863*/         OPC_EmitInteger, MVT::i32, 14, 
/*50866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 292:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50880*/       /*SwitchType*/ 24, MVT::v2i32,// ->50906
/*50882*/         OPC_CheckChild1Type, MVT::v2i32,
/*50884*/         OPC_RecordChild2, // #1 = $Vm
/*50885*/         OPC_CheckChild2Type, MVT::v2i32,
/*50887*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50889*/         OPC_EmitInteger, MVT::i32, 14, 
/*50892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 292:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50906*/       /*SwitchType*/ 24, MVT::v2f32,// ->50932
/*50908*/         OPC_CheckChild1Type, MVT::v2f32,
/*50910*/         OPC_RecordChild2, // #1 = $Vm
/*50911*/         OPC_CheckChild2Type, MVT::v2f32,
/*50913*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50915*/         OPC_EmitInteger, MVT::i32, 14, 
/*50918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 292:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50932*/       0, // EndSwitchType
/*50933*/     /*Scope*/ 84, /*->51018*/
/*50934*/       OPC_CheckChild0Integer, 37|128,2/*293*/, 
/*50937*/       OPC_RecordChild1, // #0 = $Vn
/*50938*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->50965
/*50941*/         OPC_CheckChild1Type, MVT::v8i8,
/*50943*/         OPC_RecordChild2, // #1 = $Vm
/*50944*/         OPC_CheckChild2Type, MVT::v8i8,
/*50946*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50948*/         OPC_EmitInteger, MVT::i32, 14, 
/*50951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 293:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50965*/       /*SwitchType*/ 24, MVT::v4i16,// ->50991
/*50967*/         OPC_CheckChild1Type, MVT::v4i16,
/*50969*/         OPC_RecordChild2, // #1 = $Vm
/*50970*/         OPC_CheckChild2Type, MVT::v4i16,
/*50972*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50974*/         OPC_EmitInteger, MVT::i32, 14, 
/*50977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 293:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50991*/       /*SwitchType*/ 24, MVT::v2i32,// ->51017
/*50993*/         OPC_CheckChild1Type, MVT::v2i32,
/*50995*/         OPC_RecordChild2, // #1 = $Vm
/*50996*/         OPC_CheckChild2Type, MVT::v2i32,
/*50998*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51000*/         OPC_EmitInteger, MVT::i32, 14, 
/*51003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 293:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51017*/       0, // EndSwitchType
/*51018*/     /*Scope*/ 94, /*->51113*/
/*51019*/       OPC_CheckChild0Integer, 62|128,2/*318*/, 
/*51022*/       OPC_RecordChild1, // #0 = $Vm
/*51023*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->51046
/*51026*/         OPC_CheckChild1Type, MVT::v2i32,
/*51028*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51030*/         OPC_EmitInteger, MVT::i32, 14, 
/*51033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 318:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*51046*/       /*SwitchType*/ 20, MVT::v4i32,// ->51068
/*51048*/         OPC_CheckChild1Type, MVT::v4i32,
/*51050*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51052*/         OPC_EmitInteger, MVT::i32, 14, 
/*51055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51058*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 318:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*51068*/       /*SwitchType*/ 20, MVT::v2f32,// ->51090
/*51070*/         OPC_CheckChild1Type, MVT::v2f32,
/*51072*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51074*/         OPC_EmitInteger, MVT::i32, 14, 
/*51077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 318:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*51090*/       /*SwitchType*/ 20, MVT::v4f32,// ->51112
/*51092*/         OPC_CheckChild1Type, MVT::v4f32,
/*51094*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51096*/         OPC_EmitInteger, MVT::i32, 14, 
/*51099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 318:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*51112*/       0, // EndSwitchType
/*51113*/     /*Scope*/ 94, /*->51208*/
/*51114*/       OPC_CheckChild0Integer, 75|128,2/*331*/, 
/*51117*/       OPC_RecordChild1, // #0 = $Vm
/*51118*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->51141
/*51121*/         OPC_CheckChild1Type, MVT::v2i32,
/*51123*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51125*/         OPC_EmitInteger, MVT::i32, 14, 
/*51128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 331:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*51141*/       /*SwitchType*/ 20, MVT::v4i32,// ->51163
/*51143*/         OPC_CheckChild1Type, MVT::v4i32,
/*51145*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51147*/         OPC_EmitInteger, MVT::i32, 14, 
/*51150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 331:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*51163*/       /*SwitchType*/ 20, MVT::v2f32,// ->51185
/*51165*/         OPC_CheckChild1Type, MVT::v2f32,
/*51167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51169*/         OPC_EmitInteger, MVT::i32, 14, 
/*51172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 331:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*51185*/       /*SwitchType*/ 20, MVT::v4f32,// ->51207
/*51187*/         OPC_CheckChild1Type, MVT::v4f32,
/*51189*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51191*/         OPC_EmitInteger, MVT::i32, 14, 
/*51194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 331:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*51207*/       0, // EndSwitchType
/*51208*/     /*Scope*/ 86|128,1/*214*/, /*->51424*/
/*51210*/       OPC_CheckChild0Integer, 79|128,2/*335*/, 
/*51213*/       OPC_RecordChild1, // #0 = $Vm
/*51214*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51241
/*51217*/         OPC_CheckChild1Type, MVT::v4i16,
/*51219*/         OPC_RecordChild2, // #1 = $Vn
/*51220*/         OPC_CheckChild2Type, MVT::v4i16,
/*51222*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51224*/         OPC_EmitInteger, MVT::i32, 14, 
/*51227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 335:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51241*/       /*SwitchType*/ 24, MVT::v2i32,// ->51267
/*51243*/         OPC_CheckChild1Type, MVT::v2i32,
/*51245*/         OPC_RecordChild2, // #1 = $Vn
/*51246*/         OPC_CheckChild2Type, MVT::v2i32,
/*51248*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51250*/         OPC_EmitInteger, MVT::i32, 14, 
/*51253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 335:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51267*/       /*SwitchType*/ 24, MVT::v8i16,// ->51293
/*51269*/         OPC_CheckChild1Type, MVT::v8i16,
/*51271*/         OPC_RecordChild2, // #1 = $Vn
/*51272*/         OPC_CheckChild2Type, MVT::v8i16,
/*51274*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51276*/         OPC_EmitInteger, MVT::i32, 14, 
/*51279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 335:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51293*/       /*SwitchType*/ 24, MVT::v4i32,// ->51319
/*51295*/         OPC_CheckChild1Type, MVT::v4i32,
/*51297*/         OPC_RecordChild2, // #1 = $Vn
/*51298*/         OPC_CheckChild2Type, MVT::v4i32,
/*51300*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51302*/         OPC_EmitInteger, MVT::i32, 14, 
/*51305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51308*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 335:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51319*/       /*SwitchType*/ 24, MVT::v8i8,// ->51345
/*51321*/         OPC_CheckChild1Type, MVT::v8i8,
/*51323*/         OPC_RecordChild2, // #1 = $Vn
/*51324*/         OPC_CheckChild2Type, MVT::v8i8,
/*51326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51328*/         OPC_EmitInteger, MVT::i32, 14, 
/*51331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 335:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51345*/       /*SwitchType*/ 24, MVT::v16i8,// ->51371
/*51347*/         OPC_CheckChild1Type, MVT::v16i8,
/*51349*/         OPC_RecordChild2, // #1 = $Vn
/*51350*/         OPC_CheckChild2Type, MVT::v16i8,
/*51352*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51354*/         OPC_EmitInteger, MVT::i32, 14, 
/*51357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51360*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 335:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51371*/       /*SwitchType*/ 24, MVT::v1i64,// ->51397
/*51373*/         OPC_CheckChild1Type, MVT::v1i64,
/*51375*/         OPC_RecordChild2, // #1 = $Vn
/*51376*/         OPC_CheckChild2Type, MVT::v1i64,
/*51378*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51380*/         OPC_EmitInteger, MVT::i32, 14, 
/*51383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51386*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 335:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51397*/       /*SwitchType*/ 24, MVT::v2i64,// ->51423
/*51399*/         OPC_CheckChild1Type, MVT::v2i64,
/*51401*/         OPC_RecordChild2, // #1 = $Vn
/*51402*/         OPC_CheckChild2Type, MVT::v2i64,
/*51404*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51406*/         OPC_EmitInteger, MVT::i32, 14, 
/*51409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 335:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51423*/       0, // EndSwitchType
/*51424*/     /*Scope*/ 86|128,1/*214*/, /*->51640*/
/*51426*/       OPC_CheckChild0Integer, 80|128,2/*336*/, 
/*51429*/       OPC_RecordChild1, // #0 = $Vm
/*51430*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51457
/*51433*/         OPC_CheckChild1Type, MVT::v4i16,
/*51435*/         OPC_RecordChild2, // #1 = $Vn
/*51436*/         OPC_CheckChild2Type, MVT::v4i16,
/*51438*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51440*/         OPC_EmitInteger, MVT::i32, 14, 
/*51443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 336:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51457*/       /*SwitchType*/ 24, MVT::v2i32,// ->51483
/*51459*/         OPC_CheckChild1Type, MVT::v2i32,
/*51461*/         OPC_RecordChild2, // #1 = $Vn
/*51462*/         OPC_CheckChild2Type, MVT::v2i32,
/*51464*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51466*/         OPC_EmitInteger, MVT::i32, 14, 
/*51469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 336:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51483*/       /*SwitchType*/ 24, MVT::v8i16,// ->51509
/*51485*/         OPC_CheckChild1Type, MVT::v8i16,
/*51487*/         OPC_RecordChild2, // #1 = $Vn
/*51488*/         OPC_CheckChild2Type, MVT::v8i16,
/*51490*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51492*/         OPC_EmitInteger, MVT::i32, 14, 
/*51495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 336:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51509*/       /*SwitchType*/ 24, MVT::v4i32,// ->51535
/*51511*/         OPC_CheckChild1Type, MVT::v4i32,
/*51513*/         OPC_RecordChild2, // #1 = $Vn
/*51514*/         OPC_CheckChild2Type, MVT::v4i32,
/*51516*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51518*/         OPC_EmitInteger, MVT::i32, 14, 
/*51521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 336:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51535*/       /*SwitchType*/ 24, MVT::v8i8,// ->51561
/*51537*/         OPC_CheckChild1Type, MVT::v8i8,
/*51539*/         OPC_RecordChild2, // #1 = $Vn
/*51540*/         OPC_CheckChild2Type, MVT::v8i8,
/*51542*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51544*/         OPC_EmitInteger, MVT::i32, 14, 
/*51547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 336:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51561*/       /*SwitchType*/ 24, MVT::v16i8,// ->51587
/*51563*/         OPC_CheckChild1Type, MVT::v16i8,
/*51565*/         OPC_RecordChild2, // #1 = $Vn
/*51566*/         OPC_CheckChild2Type, MVT::v16i8,
/*51568*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51570*/         OPC_EmitInteger, MVT::i32, 14, 
/*51573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51576*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 336:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51587*/       /*SwitchType*/ 24, MVT::v1i64,// ->51613
/*51589*/         OPC_CheckChild1Type, MVT::v1i64,
/*51591*/         OPC_RecordChild2, // #1 = $Vn
/*51592*/         OPC_CheckChild2Type, MVT::v1i64,
/*51594*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51596*/         OPC_EmitInteger, MVT::i32, 14, 
/*51599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 336:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51613*/       /*SwitchType*/ 24, MVT::v2i64,// ->51639
/*51615*/         OPC_CheckChild1Type, MVT::v2i64,
/*51617*/         OPC_RecordChild2, // #1 = $Vn
/*51618*/         OPC_CheckChild2Type, MVT::v2i64,
/*51620*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51622*/         OPC_EmitInteger, MVT::i32, 14, 
/*51625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 336:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51639*/       0, // EndSwitchType
/*51640*/     /*Scope*/ 86|128,1/*214*/, /*->51856*/
/*51642*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*51645*/       OPC_RecordChild1, // #0 = $Vm
/*51646*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51673
/*51649*/         OPC_CheckChild1Type, MVT::v4i16,
/*51651*/         OPC_RecordChild2, // #1 = $Vn
/*51652*/         OPC_CheckChild2Type, MVT::v4i16,
/*51654*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51656*/         OPC_EmitInteger, MVT::i32, 14, 
/*51659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51662*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51673*/       /*SwitchType*/ 24, MVT::v2i32,// ->51699
/*51675*/         OPC_CheckChild1Type, MVT::v2i32,
/*51677*/         OPC_RecordChild2, // #1 = $Vn
/*51678*/         OPC_CheckChild2Type, MVT::v2i32,
/*51680*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51682*/         OPC_EmitInteger, MVT::i32, 14, 
/*51685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51699*/       /*SwitchType*/ 24, MVT::v8i16,// ->51725
/*51701*/         OPC_CheckChild1Type, MVT::v8i16,
/*51703*/         OPC_RecordChild2, // #1 = $Vn
/*51704*/         OPC_CheckChild2Type, MVT::v8i16,
/*51706*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51708*/         OPC_EmitInteger, MVT::i32, 14, 
/*51711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51714*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 329:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51725*/       /*SwitchType*/ 24, MVT::v4i32,// ->51751
/*51727*/         OPC_CheckChild1Type, MVT::v4i32,
/*51729*/         OPC_RecordChild2, // #1 = $Vn
/*51730*/         OPC_CheckChild2Type, MVT::v4i32,
/*51732*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51734*/         OPC_EmitInteger, MVT::i32, 14, 
/*51737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 329:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51751*/       /*SwitchType*/ 24, MVT::v8i8,// ->51777
/*51753*/         OPC_CheckChild1Type, MVT::v8i8,
/*51755*/         OPC_RecordChild2, // #1 = $Vn
/*51756*/         OPC_CheckChild2Type, MVT::v8i8,
/*51758*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51760*/         OPC_EmitInteger, MVT::i32, 14, 
/*51763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51777*/       /*SwitchType*/ 24, MVT::v16i8,// ->51803
/*51779*/         OPC_CheckChild1Type, MVT::v16i8,
/*51781*/         OPC_RecordChild2, // #1 = $Vn
/*51782*/         OPC_CheckChild2Type, MVT::v16i8,
/*51784*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51786*/         OPC_EmitInteger, MVT::i32, 14, 
/*51789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51792*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 329:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51803*/       /*SwitchType*/ 24, MVT::v1i64,// ->51829
/*51805*/         OPC_CheckChild1Type, MVT::v1i64,
/*51807*/         OPC_RecordChild2, // #1 = $Vn
/*51808*/         OPC_CheckChild2Type, MVT::v1i64,
/*51810*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51812*/         OPC_EmitInteger, MVT::i32, 14, 
/*51815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 329:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51829*/       /*SwitchType*/ 24, MVT::v2i64,// ->51855
/*51831*/         OPC_CheckChild1Type, MVT::v2i64,
/*51833*/         OPC_RecordChild2, // #1 = $Vn
/*51834*/         OPC_CheckChild2Type, MVT::v2i64,
/*51836*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51838*/         OPC_EmitInteger, MVT::i32, 14, 
/*51841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51844*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 329:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51855*/       0, // EndSwitchType
/*51856*/     /*Scope*/ 86|128,1/*214*/, /*->52072*/
/*51858*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*51861*/       OPC_RecordChild1, // #0 = $Vm
/*51862*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51889
/*51865*/         OPC_CheckChild1Type, MVT::v4i16,
/*51867*/         OPC_RecordChild2, // #1 = $Vn
/*51868*/         OPC_CheckChild2Type, MVT::v4i16,
/*51870*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51872*/         OPC_EmitInteger, MVT::i32, 14, 
/*51875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51878*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 330:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51889*/       /*SwitchType*/ 24, MVT::v2i32,// ->51915
/*51891*/         OPC_CheckChild1Type, MVT::v2i32,
/*51893*/         OPC_RecordChild2, // #1 = $Vn
/*51894*/         OPC_CheckChild2Type, MVT::v2i32,
/*51896*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51898*/         OPC_EmitInteger, MVT::i32, 14, 
/*51901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 330:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51915*/       /*SwitchType*/ 24, MVT::v8i16,// ->51941
/*51917*/         OPC_CheckChild1Type, MVT::v8i16,
/*51919*/         OPC_RecordChild2, // #1 = $Vn
/*51920*/         OPC_CheckChild2Type, MVT::v8i16,
/*51922*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51924*/         OPC_EmitInteger, MVT::i32, 14, 
/*51927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51930*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 330:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51941*/       /*SwitchType*/ 24, MVT::v4i32,// ->51967
/*51943*/         OPC_CheckChild1Type, MVT::v4i32,
/*51945*/         OPC_RecordChild2, // #1 = $Vn
/*51946*/         OPC_CheckChild2Type, MVT::v4i32,
/*51948*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51950*/         OPC_EmitInteger, MVT::i32, 14, 
/*51953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 330:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51967*/       /*SwitchType*/ 24, MVT::v8i8,// ->51993
/*51969*/         OPC_CheckChild1Type, MVT::v8i8,
/*51971*/         OPC_RecordChild2, // #1 = $Vn
/*51972*/         OPC_CheckChild2Type, MVT::v8i8,
/*51974*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51976*/         OPC_EmitInteger, MVT::i32, 14, 
/*51979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51982*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 330:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51993*/       /*SwitchType*/ 24, MVT::v16i8,// ->52019
/*51995*/         OPC_CheckChild1Type, MVT::v16i8,
/*51997*/         OPC_RecordChild2, // #1 = $Vn
/*51998*/         OPC_CheckChild2Type, MVT::v16i8,
/*52000*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52002*/         OPC_EmitInteger, MVT::i32, 14, 
/*52005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 330:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52019*/       /*SwitchType*/ 24, MVT::v1i64,// ->52045
/*52021*/         OPC_CheckChild1Type, MVT::v1i64,
/*52023*/         OPC_RecordChild2, // #1 = $Vn
/*52024*/         OPC_CheckChild2Type, MVT::v1i64,
/*52026*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52028*/         OPC_EmitInteger, MVT::i32, 14, 
/*52031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 330:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52045*/       /*SwitchType*/ 24, MVT::v2i64,// ->52071
/*52047*/         OPC_CheckChild1Type, MVT::v2i64,
/*52049*/         OPC_RecordChild2, // #1 = $Vn
/*52050*/         OPC_CheckChild2Type, MVT::v2i64,
/*52052*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52054*/         OPC_EmitInteger, MVT::i32, 14, 
/*52057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 330:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52071*/       0, // EndSwitchType
/*52072*/     /*Scope*/ 86|128,1/*214*/, /*->52288*/
/*52074*/       OPC_CheckChild0Integer, 56|128,2/*312*/, 
/*52077*/       OPC_RecordChild1, // #0 = $Vm
/*52078*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52105
/*52081*/         OPC_CheckChild1Type, MVT::v4i16,
/*52083*/         OPC_RecordChild2, // #1 = $Vn
/*52084*/         OPC_CheckChild2Type, MVT::v4i16,
/*52086*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52088*/         OPC_EmitInteger, MVT::i32, 14, 
/*52091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 312:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52105*/       /*SwitchType*/ 24, MVT::v2i32,// ->52131
/*52107*/         OPC_CheckChild1Type, MVT::v2i32,
/*52109*/         OPC_RecordChild2, // #1 = $Vn
/*52110*/         OPC_CheckChild2Type, MVT::v2i32,
/*52112*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52114*/         OPC_EmitInteger, MVT::i32, 14, 
/*52117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 312:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52131*/       /*SwitchType*/ 24, MVT::v8i16,// ->52157
/*52133*/         OPC_CheckChild1Type, MVT::v8i16,
/*52135*/         OPC_RecordChild2, // #1 = $Vn
/*52136*/         OPC_CheckChild2Type, MVT::v8i16,
/*52138*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52140*/         OPC_EmitInteger, MVT::i32, 14, 
/*52143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52146*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 312:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52157*/       /*SwitchType*/ 24, MVT::v4i32,// ->52183
/*52159*/         OPC_CheckChild1Type, MVT::v4i32,
/*52161*/         OPC_RecordChild2, // #1 = $Vn
/*52162*/         OPC_CheckChild2Type, MVT::v4i32,
/*52164*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52166*/         OPC_EmitInteger, MVT::i32, 14, 
/*52169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52183*/       /*SwitchType*/ 24, MVT::v8i8,// ->52209
/*52185*/         OPC_CheckChild1Type, MVT::v8i8,
/*52187*/         OPC_RecordChild2, // #1 = $Vn
/*52188*/         OPC_CheckChild2Type, MVT::v8i8,
/*52190*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52192*/         OPC_EmitInteger, MVT::i32, 14, 
/*52195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 312:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52209*/       /*SwitchType*/ 24, MVT::v16i8,// ->52235
/*52211*/         OPC_CheckChild1Type, MVT::v16i8,
/*52213*/         OPC_RecordChild2, // #1 = $Vn
/*52214*/         OPC_CheckChild2Type, MVT::v16i8,
/*52216*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52218*/         OPC_EmitInteger, MVT::i32, 14, 
/*52221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 312:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52235*/       /*SwitchType*/ 24, MVT::v1i64,// ->52261
/*52237*/         OPC_CheckChild1Type, MVT::v1i64,
/*52239*/         OPC_RecordChild2, // #1 = $Vn
/*52240*/         OPC_CheckChild2Type, MVT::v1i64,
/*52242*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52244*/         OPC_EmitInteger, MVT::i32, 14, 
/*52247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 312:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52261*/       /*SwitchType*/ 24, MVT::v2i64,// ->52287
/*52263*/         OPC_CheckChild1Type, MVT::v2i64,
/*52265*/         OPC_RecordChild2, // #1 = $Vn
/*52266*/         OPC_CheckChild2Type, MVT::v2i64,
/*52268*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52270*/         OPC_EmitInteger, MVT::i32, 14, 
/*52273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52287*/       0, // EndSwitchType
/*52288*/     /*Scope*/ 86|128,1/*214*/, /*->52504*/
/*52290*/       OPC_CheckChild0Integer, 58|128,2/*314*/, 
/*52293*/       OPC_RecordChild1, // #0 = $Vm
/*52294*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52321
/*52297*/         OPC_CheckChild1Type, MVT::v4i16,
/*52299*/         OPC_RecordChild2, // #1 = $Vn
/*52300*/         OPC_CheckChild2Type, MVT::v4i16,
/*52302*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52304*/         OPC_EmitInteger, MVT::i32, 14, 
/*52307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52321*/       /*SwitchType*/ 24, MVT::v2i32,// ->52347
/*52323*/         OPC_CheckChild1Type, MVT::v2i32,
/*52325*/         OPC_RecordChild2, // #1 = $Vn
/*52326*/         OPC_CheckChild2Type, MVT::v2i32,
/*52328*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52330*/         OPC_EmitInteger, MVT::i32, 14, 
/*52333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52347*/       /*SwitchType*/ 24, MVT::v8i16,// ->52373
/*52349*/         OPC_CheckChild1Type, MVT::v8i16,
/*52351*/         OPC_RecordChild2, // #1 = $Vn
/*52352*/         OPC_CheckChild2Type, MVT::v8i16,
/*52354*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52356*/         OPC_EmitInteger, MVT::i32, 14, 
/*52359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52373*/       /*SwitchType*/ 24, MVT::v4i32,// ->52399
/*52375*/         OPC_CheckChild1Type, MVT::v4i32,
/*52377*/         OPC_RecordChild2, // #1 = $Vn
/*52378*/         OPC_CheckChild2Type, MVT::v4i32,
/*52380*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52382*/         OPC_EmitInteger, MVT::i32, 14, 
/*52385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52399*/       /*SwitchType*/ 24, MVT::v8i8,// ->52425
/*52401*/         OPC_CheckChild1Type, MVT::v8i8,
/*52403*/         OPC_RecordChild2, // #1 = $Vn
/*52404*/         OPC_CheckChild2Type, MVT::v8i8,
/*52406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52408*/         OPC_EmitInteger, MVT::i32, 14, 
/*52411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 314:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52425*/       /*SwitchType*/ 24, MVT::v16i8,// ->52451
/*52427*/         OPC_CheckChild1Type, MVT::v16i8,
/*52429*/         OPC_RecordChild2, // #1 = $Vn
/*52430*/         OPC_CheckChild2Type, MVT::v16i8,
/*52432*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52434*/         OPC_EmitInteger, MVT::i32, 14, 
/*52437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 314:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52451*/       /*SwitchType*/ 24, MVT::v1i64,// ->52477
/*52453*/         OPC_CheckChild1Type, MVT::v1i64,
/*52455*/         OPC_RecordChild2, // #1 = $Vn
/*52456*/         OPC_CheckChild2Type, MVT::v1i64,
/*52458*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52460*/         OPC_EmitInteger, MVT::i32, 14, 
/*52463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 314:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52477*/       /*SwitchType*/ 24, MVT::v2i64,// ->52503
/*52479*/         OPC_CheckChild1Type, MVT::v2i64,
/*52481*/         OPC_RecordChild2, // #1 = $Vn
/*52482*/         OPC_CheckChild2Type, MVT::v2i64,
/*52484*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52486*/         OPC_EmitInteger, MVT::i32, 14, 
/*52489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52503*/       0, // EndSwitchType
/*52504*/     /*Scope*/ 86|128,1/*214*/, /*->52720*/
/*52506*/       OPC_CheckChild0Integer, 51|128,2/*307*/, 
/*52509*/       OPC_RecordChild1, // #0 = $Vm
/*52510*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52537
/*52513*/         OPC_CheckChild1Type, MVT::v4i16,
/*52515*/         OPC_RecordChild2, // #1 = $Vn
/*52516*/         OPC_CheckChild2Type, MVT::v4i16,
/*52518*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52520*/         OPC_EmitInteger, MVT::i32, 14, 
/*52523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52526*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 307:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52537*/       /*SwitchType*/ 24, MVT::v2i32,// ->52563
/*52539*/         OPC_CheckChild1Type, MVT::v2i32,
/*52541*/         OPC_RecordChild2, // #1 = $Vn
/*52542*/         OPC_CheckChild2Type, MVT::v2i32,
/*52544*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52546*/         OPC_EmitInteger, MVT::i32, 14, 
/*52549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 307:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52563*/       /*SwitchType*/ 24, MVT::v8i16,// ->52589
/*52565*/         OPC_CheckChild1Type, MVT::v8i16,
/*52567*/         OPC_RecordChild2, // #1 = $Vn
/*52568*/         OPC_CheckChild2Type, MVT::v8i16,
/*52570*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52572*/         OPC_EmitInteger, MVT::i32, 14, 
/*52575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52578*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 307:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52589*/       /*SwitchType*/ 24, MVT::v4i32,// ->52615
/*52591*/         OPC_CheckChild1Type, MVT::v4i32,
/*52593*/         OPC_RecordChild2, // #1 = $Vn
/*52594*/         OPC_CheckChild2Type, MVT::v4i32,
/*52596*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52598*/         OPC_EmitInteger, MVT::i32, 14, 
/*52601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52615*/       /*SwitchType*/ 24, MVT::v8i8,// ->52641
/*52617*/         OPC_CheckChild1Type, MVT::v8i8,
/*52619*/         OPC_RecordChild2, // #1 = $Vn
/*52620*/         OPC_CheckChild2Type, MVT::v8i8,
/*52622*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52624*/         OPC_EmitInteger, MVT::i32, 14, 
/*52627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52630*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 307:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52641*/       /*SwitchType*/ 24, MVT::v16i8,// ->52667
/*52643*/         OPC_CheckChild1Type, MVT::v16i8,
/*52645*/         OPC_RecordChild2, // #1 = $Vn
/*52646*/         OPC_CheckChild2Type, MVT::v16i8,
/*52648*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52650*/         OPC_EmitInteger, MVT::i32, 14, 
/*52653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 307:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52667*/       /*SwitchType*/ 24, MVT::v1i64,// ->52693
/*52669*/         OPC_CheckChild1Type, MVT::v1i64,
/*52671*/         OPC_RecordChild2, // #1 = $Vn
/*52672*/         OPC_CheckChild2Type, MVT::v1i64,
/*52674*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52676*/         OPC_EmitInteger, MVT::i32, 14, 
/*52679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 307:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52693*/       /*SwitchType*/ 24, MVT::v2i64,// ->52719
/*52695*/         OPC_CheckChild1Type, MVT::v2i64,
/*52697*/         OPC_RecordChild2, // #1 = $Vn
/*52698*/         OPC_CheckChild2Type, MVT::v2i64,
/*52700*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52702*/         OPC_EmitInteger, MVT::i32, 14, 
/*52705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 307:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52719*/       0, // EndSwitchType
/*52720*/     /*Scope*/ 86|128,1/*214*/, /*->52936*/
/*52722*/       OPC_CheckChild0Integer, 52|128,2/*308*/, 
/*52725*/       OPC_RecordChild1, // #0 = $Vm
/*52726*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52753
/*52729*/         OPC_CheckChild1Type, MVT::v4i16,
/*52731*/         OPC_RecordChild2, // #1 = $Vn
/*52732*/         OPC_CheckChild2Type, MVT::v4i16,
/*52734*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52736*/         OPC_EmitInteger, MVT::i32, 14, 
/*52739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 308:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52753*/       /*SwitchType*/ 24, MVT::v2i32,// ->52779
/*52755*/         OPC_CheckChild1Type, MVT::v2i32,
/*52757*/         OPC_RecordChild2, // #1 = $Vn
/*52758*/         OPC_CheckChild2Type, MVT::v2i32,
/*52760*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52762*/         OPC_EmitInteger, MVT::i32, 14, 
/*52765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52768*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 308:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52779*/       /*SwitchType*/ 24, MVT::v8i16,// ->52805
/*52781*/         OPC_CheckChild1Type, MVT::v8i16,
/*52783*/         OPC_RecordChild2, // #1 = $Vn
/*52784*/         OPC_CheckChild2Type, MVT::v8i16,
/*52786*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52788*/         OPC_EmitInteger, MVT::i32, 14, 
/*52791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 308:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52805*/       /*SwitchType*/ 24, MVT::v4i32,// ->52831
/*52807*/         OPC_CheckChild1Type, MVT::v4i32,
/*52809*/         OPC_RecordChild2, // #1 = $Vn
/*52810*/         OPC_CheckChild2Type, MVT::v4i32,
/*52812*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52814*/         OPC_EmitInteger, MVT::i32, 14, 
/*52817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52820*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 308:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52831*/       /*SwitchType*/ 24, MVT::v8i8,// ->52857
/*52833*/         OPC_CheckChild1Type, MVT::v8i8,
/*52835*/         OPC_RecordChild2, // #1 = $Vn
/*52836*/         OPC_CheckChild2Type, MVT::v8i8,
/*52838*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52840*/         OPC_EmitInteger, MVT::i32, 14, 
/*52843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 308:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52857*/       /*SwitchType*/ 24, MVT::v16i8,// ->52883
/*52859*/         OPC_CheckChild1Type, MVT::v16i8,
/*52861*/         OPC_RecordChild2, // #1 = $Vn
/*52862*/         OPC_CheckChild2Type, MVT::v16i8,
/*52864*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52866*/         OPC_EmitInteger, MVT::i32, 14, 
/*52869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 308:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52883*/       /*SwitchType*/ 24, MVT::v1i64,// ->52909
/*52885*/         OPC_CheckChild1Type, MVT::v1i64,
/*52887*/         OPC_RecordChild2, // #1 = $Vn
/*52888*/         OPC_CheckChild2Type, MVT::v1i64,
/*52890*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52892*/         OPC_EmitInteger, MVT::i32, 14, 
/*52895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 308:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52909*/       /*SwitchType*/ 24, MVT::v2i64,// ->52935
/*52911*/         OPC_CheckChild1Type, MVT::v2i64,
/*52913*/         OPC_RecordChild2, // #1 = $Vn
/*52914*/         OPC_CheckChild2Type, MVT::v2i64,
/*52916*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52918*/         OPC_EmitInteger, MVT::i32, 14, 
/*52921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 308:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52935*/       0, // EndSwitchType
/*52936*/     /*Scope*/ 10|128,1/*138*/, /*->53076*/
/*52938*/       OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*52941*/       OPC_RecordChild1, // #0 = $Vm
/*52942*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->52965
/*52945*/         OPC_CheckChild1Type, MVT::v8i8,
/*52947*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52949*/         OPC_EmitInteger, MVT::i32, 14, 
/*52952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*52965*/       /*SwitchType*/ 20, MVT::v4i16,// ->52987
/*52967*/         OPC_CheckChild1Type, MVT::v4i16,
/*52969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52971*/         OPC_EmitInteger, MVT::i32, 14, 
/*52974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*52987*/       /*SwitchType*/ 20, MVT::v2i32,// ->53009
/*52989*/         OPC_CheckChild1Type, MVT::v2i32,
/*52991*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52993*/         OPC_EmitInteger, MVT::i32, 14, 
/*52996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*53009*/       /*SwitchType*/ 20, MVT::v16i8,// ->53031
/*53011*/         OPC_CheckChild1Type, MVT::v16i8,
/*53013*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53015*/         OPC_EmitInteger, MVT::i32, 14, 
/*53018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*53031*/       /*SwitchType*/ 20, MVT::v8i16,// ->53053
/*53033*/         OPC_CheckChild1Type, MVT::v8i16,
/*53035*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53037*/         OPC_EmitInteger, MVT::i32, 14, 
/*53040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*53053*/       /*SwitchType*/ 20, MVT::v4i32,// ->53075
/*53055*/         OPC_CheckChild1Type, MVT::v4i32,
/*53057*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53059*/         OPC_EmitInteger, MVT::i32, 14, 
/*53062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*53075*/       0, // EndSwitchType
/*53076*/     /*Scope*/ 10|128,1/*138*/, /*->53216*/
/*53078*/       OPC_CheckChild0Integer, 38|128,2/*294*/, 
/*53081*/       OPC_RecordChild1, // #0 = $Vm
/*53082*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->53105
/*53085*/         OPC_CheckChild1Type, MVT::v8i8,
/*53087*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53089*/         OPC_EmitInteger, MVT::i32, 14, 
/*53092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 294:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*53105*/       /*SwitchType*/ 20, MVT::v4i16,// ->53127
/*53107*/         OPC_CheckChild1Type, MVT::v4i16,
/*53109*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53111*/         OPC_EmitInteger, MVT::i32, 14, 
/*53114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*53127*/       /*SwitchType*/ 20, MVT::v2i32,// ->53149
/*53129*/         OPC_CheckChild1Type, MVT::v2i32,
/*53131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53133*/         OPC_EmitInteger, MVT::i32, 14, 
/*53136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*53149*/       /*SwitchType*/ 20, MVT::v16i8,// ->53171
/*53151*/         OPC_CheckChild1Type, MVT::v16i8,
/*53153*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53155*/         OPC_EmitInteger, MVT::i32, 14, 
/*53158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 294:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*53171*/       /*SwitchType*/ 20, MVT::v8i16,// ->53193
/*53173*/         OPC_CheckChild1Type, MVT::v8i16,
/*53175*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53177*/         OPC_EmitInteger, MVT::i32, 14, 
/*53180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*53193*/       /*SwitchType*/ 20, MVT::v4i32,// ->53215
/*53195*/         OPC_CheckChild1Type, MVT::v4i32,
/*53197*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53199*/         OPC_EmitInteger, MVT::i32, 14, 
/*53202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*53215*/       0, // EndSwitchType
/*53216*/     /*Scope*/ 10|128,1/*138*/, /*->53356*/
/*53218*/       OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*53221*/       OPC_RecordChild1, // #0 = $Vm
/*53222*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->53245
/*53225*/         OPC_CheckChild1Type, MVT::v8i8,
/*53227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53229*/         OPC_EmitInteger, MVT::i32, 14, 
/*53232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 302:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*53245*/       /*SwitchType*/ 20, MVT::v4i16,// ->53267
/*53247*/         OPC_CheckChild1Type, MVT::v4i16,
/*53249*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53251*/         OPC_EmitInteger, MVT::i32, 14, 
/*53254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53257*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*53267*/       /*SwitchType*/ 20, MVT::v2i32,// ->53289
/*53269*/         OPC_CheckChild1Type, MVT::v2i32,
/*53271*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53273*/         OPC_EmitInteger, MVT::i32, 14, 
/*53276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*53289*/       /*SwitchType*/ 20, MVT::v16i8,// ->53311
/*53291*/         OPC_CheckChild1Type, MVT::v16i8,
/*53293*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53295*/         OPC_EmitInteger, MVT::i32, 14, 
/*53298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53301*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 302:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*53311*/       /*SwitchType*/ 20, MVT::v8i16,// ->53333
/*53313*/         OPC_CheckChild1Type, MVT::v8i16,
/*53315*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53317*/         OPC_EmitInteger, MVT::i32, 14, 
/*53320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53323*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*53333*/       /*SwitchType*/ 20, MVT::v4i32,// ->53355
/*53335*/         OPC_CheckChild1Type, MVT::v4i32,
/*53337*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53339*/         OPC_EmitInteger, MVT::i32, 14, 
/*53342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*53355*/       0, // EndSwitchType
/*53356*/     /*Scope*/ 10|128,1/*138*/, /*->53496*/
/*53358*/       OPC_CheckChild0Integer, 119|128,1/*247*/, 
/*53361*/       OPC_RecordChild1, // #0 = $Vm
/*53362*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->53385
/*53365*/         OPC_CheckChild1Type, MVT::v8i8,
/*53367*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53369*/         OPC_EmitInteger, MVT::i32, 14, 
/*53372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53375*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 247:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*53385*/       /*SwitchType*/ 20, MVT::v4i16,// ->53407
/*53387*/         OPC_CheckChild1Type, MVT::v4i16,
/*53389*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53391*/         OPC_EmitInteger, MVT::i32, 14, 
/*53394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 247:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*53407*/       /*SwitchType*/ 20, MVT::v2i32,// ->53429
/*53409*/         OPC_CheckChild1Type, MVT::v2i32,
/*53411*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53413*/         OPC_EmitInteger, MVT::i32, 14, 
/*53416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 247:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*53429*/       /*SwitchType*/ 20, MVT::v16i8,// ->53451
/*53431*/         OPC_CheckChild1Type, MVT::v16i8,
/*53433*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53435*/         OPC_EmitInteger, MVT::i32, 14, 
/*53438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 247:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*53451*/       /*SwitchType*/ 20, MVT::v8i16,// ->53473
/*53453*/         OPC_CheckChild1Type, MVT::v8i16,
/*53455*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53457*/         OPC_EmitInteger, MVT::i32, 14, 
/*53460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 247:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*53473*/       /*SwitchType*/ 20, MVT::v4i32,// ->53495
/*53475*/         OPC_CheckChild1Type, MVT::v4i32,
/*53477*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53479*/         OPC_EmitInteger, MVT::i32, 14, 
/*53482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 247:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*53495*/       0, // EndSwitchType
/*53496*/     /*Scope*/ 72, /*->53569*/
/*53497*/       OPC_CheckChild0Integer, 43|128,2/*299*/, 
/*53500*/       OPC_RecordChild1, // #0 = $Vm
/*53501*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->53524
/*53504*/         OPC_CheckChild1Type, MVT::v8i16,
/*53506*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53508*/         OPC_EmitInteger, MVT::i32, 14, 
/*53511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53514*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 299:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*53524*/       /*SwitchType*/ 20, MVT::v4i16,// ->53546
/*53526*/         OPC_CheckChild1Type, MVT::v4i32,
/*53528*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53530*/         OPC_EmitInteger, MVT::i32, 14, 
/*53533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 299:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*53546*/       /*SwitchType*/ 20, MVT::v2i32,// ->53568
/*53548*/         OPC_CheckChild1Type, MVT::v2i64,
/*53550*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53552*/         OPC_EmitInteger, MVT::i32, 14, 
/*53555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 299:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*53568*/       0, // EndSwitchType
/*53569*/     /*Scope*/ 72, /*->53642*/
/*53570*/       OPC_CheckChild0Integer, 45|128,2/*301*/, 
/*53573*/       OPC_RecordChild1, // #0 = $Vm
/*53574*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->53597
/*53577*/         OPC_CheckChild1Type, MVT::v8i16,
/*53579*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53581*/         OPC_EmitInteger, MVT::i32, 14, 
/*53584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 301:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*53597*/       /*SwitchType*/ 20, MVT::v4i16,// ->53619
/*53599*/         OPC_CheckChild1Type, MVT::v4i32,
/*53601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53603*/         OPC_EmitInteger, MVT::i32, 14, 
/*53606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 301:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*53619*/       /*SwitchType*/ 20, MVT::v2i32,// ->53641
/*53621*/         OPC_CheckChild1Type, MVT::v2i64,
/*53623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53625*/         OPC_EmitInteger, MVT::i32, 14, 
/*53628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 301:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*53641*/       0, // EndSwitchType
/*53642*/     /*Scope*/ 72, /*->53715*/
/*53643*/       OPC_CheckChild0Integer, 44|128,2/*300*/, 
/*53646*/       OPC_RecordChild1, // #0 = $Vm
/*53647*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->53670
/*53650*/         OPC_CheckChild1Type, MVT::v8i16,
/*53652*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53654*/         OPC_EmitInteger, MVT::i32, 14, 
/*53657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 300:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*53670*/       /*SwitchType*/ 20, MVT::v4i16,// ->53692
/*53672*/         OPC_CheckChild1Type, MVT::v4i32,
/*53674*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53676*/         OPC_EmitInteger, MVT::i32, 14, 
/*53679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 300:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*53692*/       /*SwitchType*/ 20, MVT::v2i32,// ->53714
/*53694*/         OPC_CheckChild1Type, MVT::v2i64,
/*53696*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53698*/         OPC_EmitInteger, MVT::i32, 14, 
/*53701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 300:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*53714*/       0, // EndSwitchType
/*53715*/     /*Scope*/ 34, /*->53750*/
/*53716*/       OPC_CheckChild0Integer, 122|128,1/*250*/, 
/*53719*/       OPC_RecordChild1, // #0 = $Vm
/*53720*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53735
/*53723*/         OPC_CheckChild1Type, MVT::v2f32,
/*53725*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53727*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 250:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
/*53735*/       /*SwitchType*/ 12, MVT::v4i32,// ->53749
/*53737*/         OPC_CheckChild1Type, MVT::v4f32,
/*53739*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 250:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
/*53749*/       0, // EndSwitchType
/*53750*/     /*Scope*/ 34, /*->53785*/
/*53751*/       OPC_CheckChild0Integer, 123|128,1/*251*/, 
/*53754*/       OPC_RecordChild1, // #0 = $Vm
/*53755*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53770
/*53758*/         OPC_CheckChild1Type, MVT::v2f32,
/*53760*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 251:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
/*53770*/       /*SwitchType*/ 12, MVT::v4i32,// ->53784
/*53772*/         OPC_CheckChild1Type, MVT::v4f32,
/*53774*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 251:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
/*53784*/       0, // EndSwitchType
/*53785*/     /*Scope*/ 34, /*->53820*/
/*53786*/       OPC_CheckChild0Integer, 4|128,2/*260*/, 
/*53789*/       OPC_RecordChild1, // #0 = $Vm
/*53790*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53805
/*53793*/         OPC_CheckChild1Type, MVT::v2f32,
/*53795*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 260:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
/*53805*/       /*SwitchType*/ 12, MVT::v4i32,// ->53819
/*53807*/         OPC_CheckChild1Type, MVT::v4f32,
/*53809*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 260:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
/*53819*/       0, // EndSwitchType
/*53820*/     /*Scope*/ 34, /*->53855*/
/*53821*/       OPC_CheckChild0Integer, 5|128,2/*261*/, 
/*53824*/       OPC_RecordChild1, // #0 = $Vm
/*53825*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53840
/*53828*/         OPC_CheckChild1Type, MVT::v2f32,
/*53830*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 261:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
/*53840*/       /*SwitchType*/ 12, MVT::v4i32,// ->53854
/*53842*/         OPC_CheckChild1Type, MVT::v4f32,
/*53844*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 261:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
/*53854*/       0, // EndSwitchType
/*53855*/     /*Scope*/ 34, /*->53890*/
/*53856*/       OPC_CheckChild0Integer, 6|128,2/*262*/, 
/*53859*/       OPC_RecordChild1, // #0 = $Vm
/*53860*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53875
/*53863*/         OPC_CheckChild1Type, MVT::v2f32,
/*53865*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 262:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
/*53875*/       /*SwitchType*/ 12, MVT::v4i32,// ->53889
/*53877*/         OPC_CheckChild1Type, MVT::v4f32,
/*53879*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 262:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
/*53889*/       0, // EndSwitchType
/*53890*/     /*Scope*/ 34, /*->53925*/
/*53891*/       OPC_CheckChild0Integer, 7|128,2/*263*/, 
/*53894*/       OPC_RecordChild1, // #0 = $Vm
/*53895*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53910
/*53898*/         OPC_CheckChild1Type, MVT::v2f32,
/*53900*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 263:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
/*53910*/       /*SwitchType*/ 12, MVT::v4i32,// ->53924
/*53912*/         OPC_CheckChild1Type, MVT::v4f32,
/*53914*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53916*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 263:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
/*53924*/       0, // EndSwitchType
/*53925*/     /*Scope*/ 34, /*->53960*/
/*53926*/       OPC_CheckChild0Integer, 2|128,2/*258*/, 
/*53929*/       OPC_RecordChild1, // #0 = $Vm
/*53930*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53945
/*53933*/         OPC_CheckChild1Type, MVT::v2f32,
/*53935*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53937*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 258:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
/*53945*/       /*SwitchType*/ 12, MVT::v4i32,// ->53959
/*53947*/         OPC_CheckChild1Type, MVT::v4f32,
/*53949*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 258:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
/*53959*/       0, // EndSwitchType
/*53960*/     /*Scope*/ 34, /*->53995*/
/*53961*/       OPC_CheckChild0Integer, 3|128,2/*259*/, 
/*53964*/       OPC_RecordChild1, // #0 = $Vm
/*53965*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->53980
/*53968*/         OPC_CheckChild1Type, MVT::v2f32,
/*53970*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 259:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
/*53980*/       /*SwitchType*/ 12, MVT::v4i32,// ->53994
/*53982*/         OPC_CheckChild1Type, MVT::v4f32,
/*53984*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53986*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 259:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
/*53994*/       0, // EndSwitchType
/*53995*/     /*Scope*/ 22, /*->54018*/
/*53996*/       OPC_CheckChild0Integer, 126|128,1/*254*/, 
/*53999*/       OPC_RecordChild1, // #0 = $Vm
/*54000*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*54002*/       OPC_EmitInteger, MVT::i32, 14, 
/*54005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 254:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*54018*/     /*Scope*/ 24, /*->54043*/
/*54019*/       OPC_CheckChild0Integer, 88|128,2/*344*/, 
/*54022*/       OPC_RecordChild1, // #0 = $Vn
/*54023*/       OPC_RecordChild2, // #1 = $Vm
/*54024*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54026*/       OPC_EmitInteger, MVT::i32, 14, 
/*54029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 344:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*54043*/     /*Scope*/ 26, /*->54070*/
/*54044*/       OPC_CheckChild0Integer, 92|128,2/*348*/, 
/*54047*/       OPC_RecordChild1, // #0 = $orig
/*54048*/       OPC_RecordChild2, // #1 = $Vn
/*54049*/       OPC_RecordChild3, // #2 = $Vm
/*54050*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54052*/       OPC_EmitInteger, MVT::i32, 14, 
/*54055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 348:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*54070*/     /*Scope*/ 16, /*->54087*/
/*54071*/       OPC_CheckChild0Integer, 99|128,1/*227*/, 
/*54074*/       OPC_RecordChild1, // #0 = $src
/*54075*/       OPC_RecordChild2, // #1 = $Vm
/*54076*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 227:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*54087*/     /*Scope*/ 16, /*->54104*/
/*54088*/       OPC_CheckChild0Integer, 100|128,1/*228*/, 
/*54091*/       OPC_RecordChild1, // #0 = $src
/*54092*/       OPC_RecordChild2, // #1 = $Vm
/*54093*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 228:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*54104*/     /*Scope*/ 14, /*->54119*/
/*54105*/       OPC_CheckChild0Integer, 101|128,1/*229*/, 
/*54108*/       OPC_RecordChild1, // #0 = $Vm
/*54109*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 229:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*54119*/     /*Scope*/ 14, /*->54134*/
/*54120*/       OPC_CheckChild0Integer, 102|128,1/*230*/, 
/*54123*/       OPC_RecordChild1, // #0 = $Vm
/*54124*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 230:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*54134*/     /*Scope*/ 16, /*->54151*/
/*54135*/       OPC_CheckChild0Integer, 108|128,1/*236*/, 
/*54138*/       OPC_RecordChild1, // #0 = $src
/*54139*/       OPC_RecordChild2, // #1 = $Vm
/*54140*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 236:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*54151*/     /*Scope*/ 16, /*->54168*/
/*54152*/       OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*54155*/       OPC_RecordChild1, // #0 = $src
/*54156*/       OPC_RecordChild2, // #1 = $Vm
/*54157*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*54168*/     /*Scope*/ 18, /*->54187*/
/*54169*/       OPC_CheckChild0Integer, 107|128,1/*235*/, 
/*54172*/       OPC_RecordChild1, // #0 = $src
/*54173*/       OPC_RecordChild2, // #1 = $Vn
/*54174*/       OPC_RecordChild3, // #2 = $Vm
/*54175*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 235:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*54187*/     /*Scope*/ 18, /*->54206*/
/*54188*/       OPC_CheckChild0Integer, 109|128,1/*237*/, 
/*54191*/       OPC_RecordChild1, // #0 = $src
/*54192*/       OPC_RecordChild2, // #1 = $Vn
/*54193*/       OPC_RecordChild3, // #2 = $Vm
/*54194*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 237:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*54206*/     /*Scope*/ 18, /*->54225*/
/*54207*/       OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*54210*/       OPC_RecordChild1, // #0 = $src
/*54211*/       OPC_RecordChild2, // #1 = $Vn
/*54212*/       OPC_RecordChild3, // #2 = $Vm
/*54213*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*54225*/     /*Scope*/ 18, /*->54244*/
/*54226*/       OPC_CheckChild0Integer, 112|128,1/*240*/, 
/*54229*/       OPC_RecordChild1, // #0 = $src
/*54230*/       OPC_RecordChild2, // #1 = $Vn
/*54231*/       OPC_RecordChild3, // #2 = $Vm
/*54232*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*54234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*54244*/     /*Scope*/ 44, /*->54289*/
/*54245*/       OPC_CheckChild0Integer, 103|128,1/*231*/, 
/*54248*/       OPC_RecordChild1, // #0 = $hash_abcd
/*54249*/       OPC_RecordChild2, // #1 = $hash_e
/*54250*/       OPC_RecordChild3, // #2 = $wk
/*54251*/       OPC_EmitInteger, MVT::i64, 0, 
/*54254*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*54257*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*54266*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54269*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*54279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 231:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*54289*/     /*Scope*/ 44, /*->54334*/
/*54290*/       OPC_CheckChild0Integer, 105|128,1/*233*/, 
/*54293*/       OPC_RecordChild1, // #0 = $hash_abcd
/*54294*/       OPC_RecordChild2, // #1 = $hash_e
/*54295*/       OPC_RecordChild3, // #2 = $wk
/*54296*/       OPC_EmitInteger, MVT::i64, 0, 
/*54299*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*54302*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*54311*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54314*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*54324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 233:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*54334*/     /*Scope*/ 44, /*->54379*/
/*54335*/       OPC_CheckChild0Integer, 106|128,1/*234*/, 
/*54338*/       OPC_RecordChild1, // #0 = $hash_abcd
/*54339*/       OPC_RecordChild2, // #1 = $hash_e
/*54340*/       OPC_RecordChild3, // #2 = $wk
/*54341*/       OPC_EmitInteger, MVT::i64, 0, 
/*54344*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*54347*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*54356*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54359*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*54369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 234:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*54379*/     /*Scope*/ 72, /*->54452*/
/*54380*/       OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*54383*/       OPC_RecordChild1, // #0 = $Vm
/*54384*/       OPC_Scope, 32, /*->54418*/ // 2 children in Scope
/*54386*/         OPC_CheckChild1Type, MVT::v2i32,
/*54388*/         OPC_RecordChild2, // #1 = $SIMM
/*54389*/         OPC_MoveChild, 2,
/*54391*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54394*/         OPC_MoveParent,
/*54395*/         OPC_CheckType, MVT::v2f32,
/*54397*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54399*/         OPC_EmitConvertToTarget, 1,
/*54401*/         OPC_EmitInteger, MVT::i32, 14, 
/*54404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 255:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*54418*/       /*Scope*/ 32, /*->54451*/
/*54419*/         OPC_CheckChild1Type, MVT::v4i32,
/*54421*/         OPC_RecordChild2, // #1 = $SIMM
/*54422*/         OPC_MoveChild, 2,
/*54424*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54427*/         OPC_MoveParent,
/*54428*/         OPC_CheckType, MVT::v4f32,
/*54430*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54432*/         OPC_EmitConvertToTarget, 1,
/*54434*/         OPC_EmitInteger, MVT::i32, 14, 
/*54437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 255:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*54451*/       0, /*End of Scope*/
/*54452*/     /*Scope*/ 72, /*->54525*/
/*54453*/       OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*54456*/       OPC_RecordChild1, // #0 = $Vm
/*54457*/       OPC_Scope, 32, /*->54491*/ // 2 children in Scope
/*54459*/         OPC_CheckChild1Type, MVT::v2i32,
/*54461*/         OPC_RecordChild2, // #1 = $SIMM
/*54462*/         OPC_MoveChild, 2,
/*54464*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54467*/         OPC_MoveParent,
/*54468*/         OPC_CheckType, MVT::v2f32,
/*54470*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54472*/         OPC_EmitConvertToTarget, 1,
/*54474*/         OPC_EmitInteger, MVT::i32, 14, 
/*54477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 256:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*54491*/       /*Scope*/ 32, /*->54524*/
/*54492*/         OPC_CheckChild1Type, MVT::v4i32,
/*54494*/         OPC_RecordChild2, // #1 = $SIMM
/*54495*/         OPC_MoveChild, 2,
/*54497*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54500*/         OPC_MoveParent,
/*54501*/         OPC_CheckType, MVT::v4f32,
/*54503*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54505*/         OPC_EmitConvertToTarget, 1,
/*54507*/         OPC_EmitInteger, MVT::i32, 14, 
/*54510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 256:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*54524*/       0, /*End of Scope*/
/*54525*/     /*Scope*/ 42, /*->54568*/
/*54526*/       OPC_CheckChild0Integer, 19|128,2/*275*/, 
/*54529*/       OPC_RecordChild1, // #0 = $Vn
/*54530*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->54549
/*54533*/         OPC_CheckChild1Type, MVT::v2f32,
/*54535*/         OPC_RecordChild2, // #1 = $Vm
/*54536*/         OPC_CheckChild2Type, MVT::v2f32,
/*54538*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 275:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54549*/       /*SwitchType*/ 16, MVT::v4f32,// ->54567
/*54551*/         OPC_CheckChild1Type, MVT::v4f32,
/*54553*/         OPC_RecordChild2, // #1 = $Vm
/*54554*/         OPC_CheckChild2Type, MVT::v4f32,
/*54556*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 275:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54567*/       0, // EndSwitchType
/*54568*/     /*Scope*/ 42, /*->54611*/
/*54569*/       OPC_CheckChild0Integer, 22|128,2/*278*/, 
/*54572*/       OPC_RecordChild1, // #0 = $Vn
/*54573*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->54592
/*54576*/         OPC_CheckChild1Type, MVT::v2f32,
/*54578*/         OPC_RecordChild2, // #1 = $Vm
/*54579*/         OPC_CheckChild2Type, MVT::v2f32,
/*54581*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 278:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54592*/       /*SwitchType*/ 16, MVT::v4f32,// ->54610
/*54594*/         OPC_CheckChild1Type, MVT::v4f32,
/*54596*/         OPC_RecordChild2, // #1 = $Vm
/*54597*/         OPC_CheckChild2Type, MVT::v4f32,
/*54599*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 278:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54610*/       0, // EndSwitchType
/*54611*/     /*Scope*/ 58, /*->54670*/
/*54612*/       OPC_CheckChild0Integer, 63|128,2/*319*/, 
/*54615*/       OPC_RecordChild1, // #0 = $Vn
/*54616*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->54643
/*54619*/         OPC_CheckChild1Type, MVT::v2f32,
/*54621*/         OPC_RecordChild2, // #1 = $Vm
/*54622*/         OPC_CheckChild2Type, MVT::v2f32,
/*54624*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54626*/         OPC_EmitInteger, MVT::i32, 14, 
/*54629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 319:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54643*/       /*SwitchType*/ 24, MVT::v4f32,// ->54669
/*54645*/         OPC_CheckChild1Type, MVT::v4f32,
/*54647*/         OPC_RecordChild2, // #1 = $Vm
/*54648*/         OPC_CheckChild2Type, MVT::v4f32,
/*54650*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54652*/         OPC_EmitInteger, MVT::i32, 14, 
/*54655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54658*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 319:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54669*/       0, // EndSwitchType
/*54670*/     /*Scope*/ 58, /*->54729*/
/*54671*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*54674*/       OPC_RecordChild1, // #0 = $Vn
/*54675*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->54702
/*54678*/         OPC_CheckChild1Type, MVT::v2f32,
/*54680*/         OPC_RecordChild2, // #1 = $Vm
/*54681*/         OPC_CheckChild2Type, MVT::v2f32,
/*54683*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54685*/         OPC_EmitInteger, MVT::i32, 14, 
/*54688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 332:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54702*/       /*SwitchType*/ 24, MVT::v4f32,// ->54728
/*54704*/         OPC_CheckChild1Type, MVT::v4f32,
/*54706*/         OPC_RecordChild2, // #1 = $Vm
/*54707*/         OPC_CheckChild2Type, MVT::v4f32,
/*54709*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54711*/         OPC_EmitInteger, MVT::i32, 14, 
/*54714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 332:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54728*/       0, // EndSwitchType
/*54729*/     /*Scope*/ 22, /*->54752*/
/*54730*/       OPC_CheckChild0Integer, 1|128,2/*257*/, 
/*54733*/       OPC_RecordChild1, // #0 = $Vm
/*54734*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*54736*/       OPC_EmitInteger, MVT::i32, 14, 
/*54739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54742*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 257:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*54752*/     /*Scope*/ 34, /*->54787*/
/*54753*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*54756*/       OPC_RecordChild1, // #0 = $Vm
/*54757*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54772
/*54760*/         OPC_CheckChild1Type, MVT::v2f32,
/*54762*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 324:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
/*54772*/       /*SwitchType*/ 12, MVT::v4f32,// ->54786
/*54774*/         OPC_CheckChild1Type, MVT::v4f32,
/*54776*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 324:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
/*54786*/       0, // EndSwitchType
/*54787*/     /*Scope*/ 34, /*->54822*/
/*54788*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*54791*/       OPC_RecordChild1, // #0 = $Vm
/*54792*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54807
/*54795*/         OPC_CheckChild1Type, MVT::v2f32,
/*54797*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 326:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
/*54807*/       /*SwitchType*/ 12, MVT::v4f32,// ->54821
/*54809*/         OPC_CheckChild1Type, MVT::v4f32,
/*54811*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54813*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 326:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
/*54821*/       0, // EndSwitchType
/*54822*/     /*Scope*/ 34, /*->54857*/
/*54823*/       OPC_CheckChild0Integer, 66|128,2/*322*/, 
/*54826*/       OPC_RecordChild1, // #0 = $Vm
/*54827*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54842
/*54830*/         OPC_CheckChild1Type, MVT::v2f32,
/*54832*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 322:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
/*54842*/       /*SwitchType*/ 12, MVT::v4f32,// ->54856
/*54844*/         OPC_CheckChild1Type, MVT::v4f32,
/*54846*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 322:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
/*54856*/       0, // EndSwitchType
/*54857*/     /*Scope*/ 34, /*->54892*/
/*54858*/       OPC_CheckChild0Integer, 71|128,2/*327*/, 
/*54861*/       OPC_RecordChild1, // #0 = $Vm
/*54862*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54877
/*54865*/         OPC_CheckChild1Type, MVT::v2f32,
/*54867*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 327:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
/*54877*/       /*SwitchType*/ 12, MVT::v4f32,// ->54891
/*54879*/         OPC_CheckChild1Type, MVT::v4f32,
/*54881*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 327:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
/*54891*/       0, // EndSwitchType
/*54892*/     /*Scope*/ 34, /*->54927*/
/*54893*/       OPC_CheckChild0Integer, 67|128,2/*323*/, 
/*54896*/       OPC_RecordChild1, // #0 = $Vm
/*54897*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54912
/*54900*/         OPC_CheckChild1Type, MVT::v2f32,
/*54902*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 323:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
/*54912*/       /*SwitchType*/ 12, MVT::v4f32,// ->54926
/*54914*/         OPC_CheckChild1Type, MVT::v4f32,
/*54916*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 323:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
/*54926*/       0, // EndSwitchType
/*54927*/     /*Scope*/ 34, /*->54962*/
/*54928*/       OPC_CheckChild0Integer, 69|128,2/*325*/, 
/*54931*/       OPC_RecordChild1, // #0 = $Vm
/*54932*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->54947
/*54935*/         OPC_CheckChild1Type, MVT::v2f32,
/*54937*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 325:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
/*54947*/       /*SwitchType*/ 12, MVT::v4f32,// ->54961
/*54949*/         OPC_CheckChild1Type, MVT::v4f32,
/*54951*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 325:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
/*54961*/       0, // EndSwitchType
/*54962*/     0, /*End of Scope*/
/*54963*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->55254
/*54967*/     OPC_Scope, 6|128,1/*134*/, /*->55104*/ // 2 children in Scope
/*54970*/       OPC_MoveChild, 0,
/*54972*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*54975*/       OPC_RecordChild0, // #0 = $Rm
/*54976*/       OPC_RecordChild1, // #1 = $rot
/*54977*/       OPC_MoveChild, 1,
/*54979*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54982*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*54984*/       OPC_CheckType, MVT::i32,
/*54986*/       OPC_MoveParent,
/*54987*/       OPC_MoveParent,
/*54988*/       OPC_MoveChild, 1,
/*54990*/       OPC_Scope, 55, /*->55047*/ // 2 children in Scope
/*54992*/         OPC_CheckValueType, MVT::i8,
/*54994*/         OPC_MoveParent,
/*54995*/         OPC_Scope, 24, /*->55021*/ // 2 children in Scope
/*54997*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54999*/           OPC_EmitConvertToTarget, 1,
/*55001*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55004*/           OPC_EmitInteger, MVT::i32, 14, 
/*55007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55021*/         /*Scope*/ 24, /*->55046*/
/*55022*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55024*/           OPC_EmitConvertToTarget, 1,
/*55026*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55029*/           OPC_EmitInteger, MVT::i32, 14, 
/*55032*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55035*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55046*/         0, /*End of Scope*/
/*55047*/       /*Scope*/ 55, /*->55103*/
/*55048*/         OPC_CheckValueType, MVT::i16,
/*55050*/         OPC_MoveParent,
/*55051*/         OPC_Scope, 24, /*->55077*/ // 2 children in Scope
/*55053*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*55055*/           OPC_EmitConvertToTarget, 1,
/*55057*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55060*/           OPC_EmitInteger, MVT::i32, 14, 
/*55063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55077*/         /*Scope*/ 24, /*->55102*/
/*55078*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55080*/           OPC_EmitConvertToTarget, 1,
/*55082*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55085*/           OPC_EmitInteger, MVT::i32, 14, 
/*55088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55091*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55102*/         0, /*End of Scope*/
/*55103*/       0, /*End of Scope*/
/*55104*/     /*Scope*/ 19|128,1/*147*/, /*->55253*/
/*55106*/       OPC_RecordChild0, // #0 = $Src
/*55107*/       OPC_MoveChild, 1,
/*55109*/       OPC_Scope, 70, /*->55181*/ // 2 children in Scope
/*55111*/         OPC_CheckValueType, MVT::i8,
/*55113*/         OPC_MoveParent,
/*55114*/         OPC_Scope, 22, /*->55138*/ // 3 children in Scope
/*55116*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*55118*/           OPC_EmitInteger, MVT::i32, 0, 
/*55121*/           OPC_EmitInteger, MVT::i32, 14, 
/*55124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55127*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*55138*/         /*Scope*/ 18, /*->55157*/
/*55139*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*55141*/           OPC_EmitInteger, MVT::i32, 14, 
/*55144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55147*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*55157*/         /*Scope*/ 22, /*->55180*/
/*55158*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55160*/           OPC_EmitInteger, MVT::i32, 0, 
/*55163*/           OPC_EmitInteger, MVT::i32, 14, 
/*55166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*55180*/         0, /*End of Scope*/
/*55181*/       /*Scope*/ 70, /*->55252*/
/*55182*/         OPC_CheckValueType, MVT::i16,
/*55184*/         OPC_MoveParent,
/*55185*/         OPC_Scope, 22, /*->55209*/ // 3 children in Scope
/*55187*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*55189*/           OPC_EmitInteger, MVT::i32, 0, 
/*55192*/           OPC_EmitInteger, MVT::i32, 14, 
/*55195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55198*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*55209*/         /*Scope*/ 18, /*->55228*/
/*55210*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*55212*/           OPC_EmitInteger, MVT::i32, 14, 
/*55215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55218*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*55228*/         /*Scope*/ 22, /*->55251*/
/*55229*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55231*/           OPC_EmitInteger, MVT::i32, 0, 
/*55234*/           OPC_EmitInteger, MVT::i32, 14, 
/*55237*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55240*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*55251*/         0, /*End of Scope*/
/*55252*/       0, /*End of Scope*/
/*55253*/     0, /*End of Scope*/
/*55254*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::CALLSEQ_END),// ->55320
/*55257*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*55258*/     OPC_CaptureGlueInput,
/*55259*/     OPC_RecordChild1, // #1 = $amt1
/*55260*/     OPC_MoveChild, 1,
/*55262*/     OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::TargetConstant),// ->55292
/*55266*/       OPC_MoveParent,
/*55267*/       OPC_RecordChild2, // #2 = $amt2
/*55268*/       OPC_MoveChild, 2,
/*55270*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*55273*/       OPC_MoveParent,
/*55274*/       OPC_EmitMergeInputChains1_0,
/*55275*/       OPC_EmitInteger, MVT::i32, 14, 
/*55278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*55292*/     /*SwitchOpcode*/ 24, TARGET_VAL(ISD::Constant),// ->55319
/*55295*/       OPC_MoveParent,
/*55296*/       OPC_RecordChild2, // #2 = $amt2
/*55297*/       OPC_MoveChild, 2,
/*55299*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55302*/       OPC_MoveParent,
/*55303*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55305*/       OPC_EmitMergeInputChains1_0,
/*55306*/       OPC_EmitConvertToTarget, 1,
/*55308*/       OPC_EmitConvertToTarget, 2,
/*55310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*55319*/     0, // EndSwitchOpcode
/*55320*/   /*SwitchOpcode*/ 82, TARGET_VAL(ARMISD::WrapperJT),// ->55405
/*55323*/     OPC_RecordChild0, // #0 = $dst
/*55324*/     OPC_MoveChild, 0,
/*55326*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55329*/     OPC_MoveParent,
/*55330*/     OPC_RecordChild1, // #1 = $id
/*55331*/     OPC_MoveChild, 1,
/*55333*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55336*/     OPC_MoveParent,
/*55337*/     OPC_Scope, 21, /*->55360*/ // 3 children in Scope
/*55339*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55341*/       OPC_EmitConvertToTarget, 1,
/*55343*/       OPC_EmitInteger, MVT::i32, 14, 
/*55346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55360*/     /*Scope*/ 21, /*->55382*/
/*55361*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55363*/       OPC_EmitConvertToTarget, 1,
/*55365*/       OPC_EmitInteger, MVT::i32, 14, 
/*55368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55382*/     /*Scope*/ 21, /*->55404*/
/*55383*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55385*/       OPC_EmitConvertToTarget, 1,
/*55387*/       OPC_EmitInteger, MVT::i32, 14, 
/*55390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55404*/     0, /*End of Scope*/
/*55405*/   /*SwitchOpcode*/ 34, TARGET_VAL(ARMISD::BR2_JT),// ->55442
/*55408*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*55409*/     OPC_RecordChild1, // #1 = $target
/*55410*/     OPC_CheckChild1Type, MVT::i32,
/*55412*/     OPC_RecordChild2, // #2 = $index
/*55413*/     OPC_RecordChild3, // #3 = $jt
/*55414*/     OPC_MoveChild, 3,
/*55416*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55419*/     OPC_MoveParent,
/*55420*/     OPC_RecordChild4, // #4 = $id
/*55421*/     OPC_MoveChild, 4,
/*55423*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55426*/     OPC_MoveParent,
/*55427*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55429*/     OPC_EmitMergeInputChains1_0,
/*55430*/     OPC_EmitConvertToTarget, 4,
/*55432*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
/*55442*/   /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->55478
/*55445*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*55446*/     OPC_CaptureGlueInput,
/*55447*/     OPC_RecordChild1, // #1 = $dst
/*55448*/     OPC_RecordChild2, // #2 = $src
/*55449*/     OPC_RecordChild3, // #3 = $size
/*55450*/     OPC_MoveChild, 3,
/*55452*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55455*/     OPC_MoveParent,
/*55456*/     OPC_RecordChild4, // #4 = $alignment
/*55457*/     OPC_MoveChild, 4,
/*55459*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55462*/     OPC_MoveParent,
/*55463*/     OPC_EmitMergeInputChains1_0,
/*55464*/     OPC_EmitConvertToTarget, 3,
/*55466*/     OPC_EmitConvertToTarget, 4,
/*55468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*55478*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::BFI),// ->55540
/*55481*/     OPC_RecordChild0, // #0 = $src
/*55482*/     OPC_RecordChild1, // #1 = $Rn
/*55483*/     OPC_RecordChild2, // #2 = $imm
/*55484*/     OPC_MoveChild, 2,
/*55486*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55489*/     OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*55491*/     OPC_MoveParent,
/*55492*/     OPC_Scope, 22, /*->55516*/ // 2 children in Scope
/*55494*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*55496*/       OPC_EmitConvertToTarget, 2,
/*55498*/       OPC_EmitInteger, MVT::i32, 14, 
/*55501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*55516*/     /*Scope*/ 22, /*->55539*/
/*55517*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55519*/       OPC_EmitConvertToTarget, 2,
/*55521*/       OPC_EmitInteger, MVT::i32, 14, 
/*55524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*55539*/     0, /*End of Scope*/
/*55540*/   /*SwitchOpcode*/ 41|128,1/*169*/, TARGET_VAL(ISD::ADDC),// ->55713
/*55544*/     OPC_RecordChild0, // #0 = $lhs
/*55545*/     OPC_RecordChild1, // #1 = $rhs
/*55546*/     OPC_Scope, 9|128,1/*137*/, /*->55686*/ // 2 children in Scope
/*55549*/       OPC_MoveChild, 1,
/*55551*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55554*/       OPC_Scope, 30, /*->55586*/ // 4 children in Scope
/*55556*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*55558*/         OPC_MoveParent,
/*55559*/         OPC_CheckType, MVT::i32,
/*55561*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55563*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55566*/         OPC_EmitConvertToTarget, 1,
/*55568*/         OPC_EmitInteger, MVT::i32, 14, 
/*55571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*55586*/       /*Scope*/ 30, /*->55617*/
/*55587*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*55589*/         OPC_MoveParent,
/*55590*/         OPC_CheckType, MVT::i32,
/*55592*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55594*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55597*/         OPC_EmitConvertToTarget, 1,
/*55599*/         OPC_EmitInteger, MVT::i32, 14, 
/*55602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*55617*/       /*Scope*/ 33, /*->55651*/
/*55618*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*55620*/         OPC_MoveParent,
/*55621*/         OPC_CheckType, MVT::i32,
/*55623*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55625*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55628*/         OPC_EmitConvertToTarget, 1,
/*55630*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*55633*/         OPC_EmitInteger, MVT::i32, 14, 
/*55636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*55651*/       /*Scope*/ 33, /*->55685*/
/*55652*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*55654*/         OPC_MoveParent,
/*55655*/         OPC_CheckType, MVT::i32,
/*55657*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55659*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55662*/         OPC_EmitConvertToTarget, 1,
/*55664*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*55667*/         OPC_EmitInteger, MVT::i32, 14, 
/*55670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*55685*/       0, /*End of Scope*/
/*55686*/     /*Scope*/ 25, /*->55712*/
/*55687*/       OPC_CheckType, MVT::i32,
/*55689*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55691*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55694*/       OPC_EmitInteger, MVT::i32, 14, 
/*55697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*55712*/     0, /*End of Scope*/
/*55713*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::INTRET_FLAG),// ->55775
/*55716*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*55717*/     OPC_CaptureGlueInput,
/*55718*/     OPC_RecordChild1, // #1 = $imm
/*55719*/     OPC_MoveChild, 1,
/*55721*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55724*/     OPC_Scope, 26, /*->55752*/ // 2 children in Scope
/*55726*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*55728*/       OPC_CheckType, MVT::i32,
/*55730*/       OPC_MoveParent,
/*55731*/       OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb2()) && (!Subtarget->isMClass())
/*55733*/       OPC_EmitMergeInputChains1_0,
/*55734*/       OPC_EmitConvertToTarget, 1,
/*55736*/       OPC_EmitInteger, MVT::i32, 14, 
/*55739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55742*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*55752*/     /*Scope*/ 21, /*->55774*/
/*55753*/       OPC_MoveParent,
/*55754*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55756*/       OPC_EmitMergeInputChains1_0,
/*55757*/       OPC_EmitConvertToTarget, 1,
/*55759*/       OPC_EmitInteger, MVT::i32, 14, 
/*55762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*55774*/     0, /*End of Scope*/
/*55775*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::CALLSEQ_START),// ->55822
/*55778*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*55779*/     OPC_RecordChild1, // #1 = $amt
/*55780*/     OPC_MoveChild, 1,
/*55782*/     OPC_SwitchOpcode /*2 cases */, 18, TARGET_VAL(ISD::TargetConstant),// ->55804
/*55786*/       OPC_MoveParent,
/*55787*/       OPC_EmitMergeInputChains1_0,
/*55788*/       OPC_EmitInteger, MVT::i32, 14, 
/*55791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55794*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*55804*/     /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->55821
/*55807*/       OPC_MoveParent,
/*55808*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55810*/       OPC_EmitMergeInputChains1_0,
/*55811*/       OPC_EmitConvertToTarget, 1,
/*55813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*55821*/     0, // EndSwitchOpcode
/*55822*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::CALL),// ->55948
/*55825*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*55826*/     OPC_CaptureGlueInput,
/*55827*/     OPC_RecordChild1, // #1 = $func
/*55828*/     OPC_Scope, 80, /*->55910*/ // 2 children in Scope
/*55830*/       OPC_MoveChild, 1,
/*55832*/       OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::TargetGlobalAddress),// ->55871
/*55836*/         OPC_MoveParent,
/*55837*/         OPC_Scope, 11, /*->55850*/ // 2 children in Scope
/*55839*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55841*/           OPC_EmitMergeInputChains1_0,
/*55842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*55850*/         /*Scope*/ 19, /*->55870*/
/*55851*/           OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*55853*/           OPC_EmitMergeInputChains1_0,
/*55854*/           OPC_EmitInteger, MVT::i32, 14, 
/*55857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55860*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*55870*/         0, /*End of Scope*/
/*55871*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::TargetExternalSymbol),// ->55909
/*55874*/         OPC_MoveParent,
/*55875*/         OPC_Scope, 11, /*->55888*/ // 2 children in Scope
/*55877*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55879*/           OPC_EmitMergeInputChains1_0,
/*55880*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*55888*/         /*Scope*/ 19, /*->55908*/
/*55889*/           OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*55891*/           OPC_EmitMergeInputChains1_0,
/*55892*/           OPC_EmitInteger, MVT::i32, 14, 
/*55895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*55908*/         0, /*End of Scope*/
/*55909*/       0, // EndSwitchOpcode
/*55910*/     /*Scope*/ 36, /*->55947*/
/*55911*/       OPC_CheckChild1Type, MVT::i32,
/*55913*/       OPC_Scope, 11, /*->55926*/ // 2 children in Scope
/*55915*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55917*/         OPC_EmitMergeInputChains1_0,
/*55918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*55926*/       /*Scope*/ 19, /*->55946*/
/*55927*/         OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55929*/         OPC_EmitMergeInputChains1_0,
/*55930*/         OPC_EmitInteger, MVT::i32, 14, 
/*55933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$dst)
/*55946*/       0, /*End of Scope*/
/*55947*/     0, /*End of Scope*/
/*55948*/   /*SwitchOpcode*/ 53, TARGET_VAL(ARMISD::CALL_PRED),// ->56004
/*55951*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*55952*/     OPC_CaptureGlueInput,
/*55953*/     OPC_RecordChild1, // #1 = $func
/*55954*/     OPC_Scope, 25, /*->55981*/ // 2 children in Scope
/*55956*/       OPC_MoveChild, 1,
/*55958*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*55961*/       OPC_MoveParent,
/*55962*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55964*/       OPC_EmitMergeInputChains1_0,
/*55965*/       OPC_EmitInteger, MVT::i32, 14, 
/*55968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*55981*/     /*Scope*/ 21, /*->56003*/
/*55982*/       OPC_CheckChild1Type, MVT::i32,
/*55984*/       OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55986*/       OPC_EmitMergeInputChains1_0,
/*55987*/       OPC_EmitInteger, MVT::i32, 14, 
/*55990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*56003*/     0, /*End of Scope*/
/*56004*/   /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::CALL_NOLINK),// ->56088
/*56007*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*56008*/     OPC_CaptureGlueInput,
/*56009*/     OPC_RecordChild1, // #1 = $func
/*56010*/     OPC_Scope, 34, /*->56046*/ // 2 children in Scope
/*56012*/       OPC_MoveChild, 1,
/*56014*/       OPC_SwitchOpcode /*2 cases */, 12, TARGET_VAL(ISD::TargetGlobalAddress),// ->56030
/*56018*/         OPC_MoveParent,
/*56019*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56021*/         OPC_EmitMergeInputChains1_0,
/*56022*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*56030*/       /*SwitchOpcode*/ 12, TARGET_VAL(ISD::TargetExternalSymbol),// ->56045
/*56033*/         OPC_MoveParent,
/*56034*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56036*/         OPC_EmitMergeInputChains1_0,
/*56037*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*56045*/       0, // EndSwitchOpcode
/*56046*/     /*Scope*/ 40, /*->56087*/
/*56047*/       OPC_CheckChild1Type, MVT::i32,
/*56049*/       OPC_Scope, 11, /*->56062*/ // 3 children in Scope
/*56051*/         OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*56053*/         OPC_EmitMergeInputChains1_0,
/*56054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*56062*/       /*Scope*/ 11, /*->56074*/
/*56063*/         OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*56065*/         OPC_EmitMergeInputChains1_0,
/*56066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*56074*/       /*Scope*/ 11, /*->56086*/
/*56075*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56077*/         OPC_EmitMergeInputChains1_0,
/*56078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*56086*/       0, /*End of Scope*/
/*56087*/     0, /*End of Scope*/
/*56088*/   /*SwitchOpcode*/ 122, TARGET_VAL(ARMISD::Wrapper),// ->56213
/*56091*/     OPC_RecordChild0, // #0 = $src
/*56092*/     OPC_MoveChild, 0,
/*56094*/     OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->56147
/*56098*/       OPC_MoveParent,
/*56099*/       OPC_CheckType, MVT::i32,
/*56101*/       OPC_Scope, 10, /*->56113*/ // 4 children in Scope
/*56103*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*56113*/       /*Scope*/ 10, /*->56124*/
/*56114*/         OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*56116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56124*/       /*Scope*/ 10, /*->56135*/
/*56125*/         OPC_CheckPatternPredicate, 50, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*56135*/       /*Scope*/ 10, /*->56146*/
/*56136*/         OPC_CheckPatternPredicate, 51, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*56138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56146*/       0, /*End of Scope*/
/*56147*/     /*SwitchOpcode*/ 62, TARGET_VAL(ISD::TargetConstantPool),// ->56212
/*56150*/       OPC_MoveParent,
/*56151*/       OPC_CheckType, MVT::i32,
/*56153*/       OPC_Scope, 18, /*->56173*/ // 3 children in Scope
/*56155*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56157*/         OPC_EmitInteger, MVT::i32, 14, 
/*56160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*56173*/       /*Scope*/ 18, /*->56192*/
/*56174*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56176*/         OPC_EmitInteger, MVT::i32, 14, 
/*56179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*56192*/       /*Scope*/ 18, /*->56211*/
/*56193*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56195*/         OPC_EmitInteger, MVT::i32, 14, 
/*56198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*56211*/       0, /*End of Scope*/
/*56212*/     0, // EndSwitchOpcode
/*56213*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::WrapperPIC),// ->56271
/*56216*/     OPC_RecordChild0, // #0 = $addr
/*56217*/     OPC_MoveChild, 0,
/*56219*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56222*/     OPC_MoveParent,
/*56223*/     OPC_CheckType, MVT::i32,
/*56225*/     OPC_Scope, 10, /*->56237*/ // 4 children in Scope
/*56227*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*56229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56237*/     /*Scope*/ 10, /*->56248*/
/*56238*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56248*/     /*Scope*/ 10, /*->56259*/
/*56249*/       OPC_CheckPatternPredicate, 50, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56259*/     /*Scope*/ 10, /*->56270*/
/*56260*/       OPC_CheckPatternPredicate, 51, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*56262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56270*/     0, /*End of Scope*/
/*56271*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::TC_RETURN),// ->56323
/*56274*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*56275*/     OPC_CaptureGlueInput,
/*56276*/     OPC_RecordChild1, // #1 = $dst
/*56277*/     OPC_Scope, 32, /*->56311*/ // 2 children in Scope
/*56279*/       OPC_MoveChild, 1,
/*56281*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->56296
/*56285*/         OPC_CheckType, MVT::i32,
/*56287*/         OPC_MoveParent,
/*56288*/         OPC_EmitMergeInputChains1_0,
/*56289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*56296*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->56310
/*56299*/         OPC_CheckType, MVT::i32,
/*56301*/         OPC_MoveParent,
/*56302*/         OPC_EmitMergeInputChains1_0,
/*56303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*56310*/       0, // EndSwitchOpcode
/*56311*/     /*Scope*/ 10, /*->56322*/
/*56312*/       OPC_CheckChild1Type, MVT::i32,
/*56314*/       OPC_EmitMergeInputChains1_0,
/*56315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*56322*/     0, /*End of Scope*/
/*56323*/   /*SwitchOpcode*/ 78, TARGET_VAL(ARMISD::tCALL),// ->56404
/*56326*/     OPC_RecordNode, // #0 = 'ARMtcall' chained node
/*56327*/     OPC_CaptureGlueInput,
/*56328*/     OPC_RecordChild1, // #1 = $func
/*56329*/     OPC_Scope, 50, /*->56381*/ // 2 children in Scope
/*56331*/       OPC_MoveChild, 1,
/*56333*/       OPC_SwitchOpcode /*2 cases */, 20, TARGET_VAL(ISD::TargetGlobalAddress),// ->56357
/*56337*/         OPC_MoveParent,
/*56338*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*56340*/         OPC_EmitMergeInputChains1_0,
/*56341*/         OPC_EmitInteger, MVT::i32, 14, 
/*56344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*56357*/       /*SwitchOpcode*/ 20, TARGET_VAL(ISD::TargetExternalSymbol),// ->56380
/*56360*/         OPC_MoveParent,
/*56361*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*56363*/         OPC_EmitMergeInputChains1_0,
/*56364*/         OPC_EmitInteger, MVT::i32, 14, 
/*56367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*56380*/       0, // EndSwitchOpcode
/*56381*/     /*Scope*/ 21, /*->56403*/
/*56382*/       OPC_CheckChild1Type, MVT::i32,
/*56384*/       OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56386*/       OPC_EmitMergeInputChains1_0,
/*56387*/       OPC_EmitInteger, MVT::i32, 14, 
/*56390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*56403*/     0, /*End of Scope*/
/*56404*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEs),// ->56565
/*56408*/     OPC_RecordChild0, // #0 = $V
/*56409*/     OPC_Scope, 30, /*->56441*/ // 4 children in Scope
/*56411*/       OPC_CheckChild0Type, MVT::v8i8,
/*56413*/       OPC_RecordChild1, // #1 = $lane
/*56414*/       OPC_MoveChild, 1,
/*56416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56419*/       OPC_MoveParent,
/*56420*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56422*/       OPC_EmitConvertToTarget, 1,
/*56424*/       OPC_EmitInteger, MVT::i32, 14, 
/*56427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*56441*/     /*Scope*/ 30, /*->56472*/
/*56442*/       OPC_CheckChild0Type, MVT::v4i16,
/*56444*/       OPC_RecordChild1, // #1 = $lane
/*56445*/       OPC_MoveChild, 1,
/*56447*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56450*/       OPC_MoveParent,
/*56451*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56453*/       OPC_EmitConvertToTarget, 1,
/*56455*/       OPC_EmitInteger, MVT::i32, 14, 
/*56458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*56472*/     /*Scope*/ 45, /*->56518*/
/*56473*/       OPC_CheckChild0Type, MVT::v16i8,
/*56475*/       OPC_RecordChild1, // #1 = $lane
/*56476*/       OPC_MoveChild, 1,
/*56478*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56481*/       OPC_MoveParent,
/*56482*/       OPC_EmitConvertToTarget, 1,
/*56484*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*56487*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*56496*/       OPC_EmitConvertToTarget, 1,
/*56498*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*56501*/       OPC_EmitInteger, MVT::i32, 14, 
/*56504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*56518*/     /*Scope*/ 45, /*->56564*/
/*56519*/       OPC_CheckChild0Type, MVT::v8i16,
/*56521*/       OPC_RecordChild1, // #1 = $lane
/*56522*/       OPC_MoveChild, 1,
/*56524*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56527*/       OPC_MoveParent,
/*56528*/       OPC_EmitConvertToTarget, 1,
/*56530*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*56533*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*56542*/       OPC_EmitConvertToTarget, 1,
/*56544*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*56547*/       OPC_EmitInteger, MVT::i32, 14, 
/*56550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56564*/     0, /*End of Scope*/
/*56565*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEu),// ->56726
/*56569*/     OPC_RecordChild0, // #0 = $V
/*56570*/     OPC_Scope, 30, /*->56602*/ // 4 children in Scope
/*56572*/       OPC_CheckChild0Type, MVT::v8i8,
/*56574*/       OPC_RecordChild1, // #1 = $lane
/*56575*/       OPC_MoveChild, 1,
/*56577*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56580*/       OPC_MoveParent,
/*56581*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56583*/       OPC_EmitConvertToTarget, 1,
/*56585*/       OPC_EmitInteger, MVT::i32, 14, 
/*56588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56591*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*56602*/     /*Scope*/ 30, /*->56633*/
/*56603*/       OPC_CheckChild0Type, MVT::v4i16,
/*56605*/       OPC_RecordChild1, // #1 = $lane
/*56606*/       OPC_MoveChild, 1,
/*56608*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56611*/       OPC_MoveParent,
/*56612*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56614*/       OPC_EmitConvertToTarget, 1,
/*56616*/       OPC_EmitInteger, MVT::i32, 14, 
/*56619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56622*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*56633*/     /*Scope*/ 45, /*->56679*/
/*56634*/       OPC_CheckChild0Type, MVT::v16i8,
/*56636*/       OPC_RecordChild1, // #1 = $lane
/*56637*/       OPC_MoveChild, 1,
/*56639*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56642*/       OPC_MoveParent,
/*56643*/       OPC_EmitConvertToTarget, 1,
/*56645*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*56648*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*56657*/       OPC_EmitConvertToTarget, 1,
/*56659*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*56662*/       OPC_EmitInteger, MVT::i32, 14, 
/*56665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*56679*/     /*Scope*/ 45, /*->56725*/
/*56680*/       OPC_CheckChild0Type, MVT::v8i16,
/*56682*/       OPC_RecordChild1, // #1 = $lane
/*56683*/       OPC_MoveChild, 1,
/*56685*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56688*/       OPC_MoveParent,
/*56689*/       OPC_EmitConvertToTarget, 1,
/*56691*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*56694*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*56703*/       OPC_EmitConvertToTarget, 1,
/*56705*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*56708*/       OPC_EmitInteger, MVT::i32, 14, 
/*56711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56725*/     0, /*End of Scope*/
/*56726*/   /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->56980
/*56730*/     OPC_RecordChild0, // #0 = $V
/*56731*/     OPC_Scope, 64, /*->56797*/ // 5 children in Scope
/*56733*/       OPC_CheckChild0Type, MVT::v2i32,
/*56735*/       OPC_RecordChild1, // #1 = $lane
/*56736*/       OPC_MoveChild, 1,
/*56738*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56741*/       OPC_MoveParent,
/*56742*/       OPC_CheckType, MVT::i32,
/*56744*/       OPC_Scope, 21, /*->56767*/ // 2 children in Scope
/*56746*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP2()) && (!Subtarget->isSwift())
/*56748*/         OPC_EmitConvertToTarget, 1,
/*56750*/         OPC_EmitInteger, MVT::i32, 14, 
/*56753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*56767*/       /*Scope*/ 28, /*->56796*/
/*56768*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*56770*/         OPC_EmitConvertToTarget, 1,
/*56772*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*56775*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56784*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*56787*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*56796*/       0, /*End of Scope*/
/*56797*/     /*Scope*/ 81, /*->56879*/
/*56798*/       OPC_CheckChild0Type, MVT::v4i32,
/*56800*/       OPC_RecordChild1, // #1 = $lane
/*56801*/       OPC_MoveChild, 1,
/*56803*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56806*/       OPC_MoveParent,
/*56807*/       OPC_CheckType, MVT::i32,
/*56809*/       OPC_Scope, 38, /*->56849*/ // 2 children in Scope
/*56811*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*56813*/         OPC_EmitConvertToTarget, 1,
/*56815*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*56818*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56827*/         OPC_EmitConvertToTarget, 1,
/*56829*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*56832*/         OPC_EmitInteger, MVT::i32, 14, 
/*56835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*56849*/       /*Scope*/ 28, /*->56878*/
/*56850*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*56852*/         OPC_EmitConvertToTarget, 1,
/*56854*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*56857*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56866*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*56869*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*56878*/       0, /*End of Scope*/
/*56879*/     /*Scope*/ 23, /*->56903*/
/*56880*/       OPC_RecordChild1, // #1 = $src2
/*56881*/       OPC_MoveChild, 1,
/*56883*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56886*/       OPC_MoveParent,
/*56887*/       OPC_CheckType, MVT::f64,
/*56889*/       OPC_EmitConvertToTarget, 1,
/*56891*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*56894*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*56903*/     /*Scope*/ 37, /*->56941*/
/*56904*/       OPC_CheckChild0Type, MVT::v2f32,
/*56906*/       OPC_RecordChild1, // #1 = $src2
/*56907*/       OPC_MoveChild, 1,
/*56909*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56912*/       OPC_MoveParent,
/*56913*/       OPC_CheckType, MVT::f32,
/*56915*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56918*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56927*/       OPC_EmitConvertToTarget, 1,
/*56929*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*56932*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*56941*/     /*Scope*/ 37, /*->56979*/
/*56942*/       OPC_CheckChild0Type, MVT::v4f32,
/*56944*/       OPC_RecordChild1, // #1 = $src2
/*56945*/       OPC_MoveChild, 1,
/*56947*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56950*/       OPC_MoveParent,
/*56951*/       OPC_CheckType, MVT::f32,
/*56953*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*56956*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56965*/       OPC_EmitConvertToTarget, 1,
/*56967*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*56970*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*56979*/     0, /*End of Scope*/
/*56980*/   /*SwitchOpcode*/ 70|128,2/*326*/, TARGET_VAL(ISD::Constant),// ->57310
/*56984*/     OPC_RecordNode, // #0 = $imm
/*56985*/     OPC_CheckType, MVT::i32,
/*56987*/     OPC_Scope, 26, /*->57015*/ // 11 children in Scope
/*56989*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*56991*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56993*/       OPC_EmitConvertToTarget, 0,
/*56995*/       OPC_EmitInteger, MVT::i32, 14, 
/*56998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*57015*/     /*Scope*/ 26, /*->57042*/
/*57016*/       OPC_CheckPredicate, 4, // Predicate_so_imm
/*57018*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57020*/       OPC_EmitConvertToTarget, 0,
/*57022*/       OPC_EmitInteger, MVT::i32, 14, 
/*57025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*57042*/     /*Scope*/ 22, /*->57065*/
/*57043*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*57045*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57047*/       OPC_EmitConvertToTarget, 0,
/*57049*/       OPC_EmitInteger, MVT::i32, 14, 
/*57052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57055*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*57065*/     /*Scope*/ 29, /*->57095*/
/*57066*/       OPC_CheckPredicate, 30, // Predicate_so_imm_not
/*57068*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57070*/       OPC_EmitConvertToTarget, 0,
/*57072*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*57075*/       OPC_EmitInteger, MVT::i32, 14, 
/*57078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*57095*/     /*Scope*/ 14, /*->57110*/
/*57096*/       OPC_CheckPredicate, 111, // Predicate_arm_i32imm
/*57098*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57100*/       OPC_EmitConvertToTarget, 0,
/*57102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*57110*/     /*Scope*/ 26, /*->57137*/
/*57111*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*57113*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57115*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57118*/       OPC_EmitConvertToTarget, 0,
/*57120*/       OPC_EmitInteger, MVT::i32, 14, 
/*57123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*57137*/     /*Scope*/ 22, /*->57160*/
/*57138*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*57140*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57142*/       OPC_EmitConvertToTarget, 0,
/*57144*/       OPC_EmitInteger, MVT::i32, 14, 
/*57147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*57160*/     /*Scope*/ 29, /*->57190*/
/*57161*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*57163*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57165*/       OPC_EmitConvertToTarget, 0,
/*57167*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*57170*/       OPC_EmitInteger, MVT::i32, 14, 
/*57173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*57190*/     /*Scope*/ 55, /*->57246*/
/*57191*/       OPC_CheckPredicate, 112, // Predicate_thumb_immshifted
/*57193*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57195*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57198*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57201*/       OPC_EmitConvertToTarget, 0,
/*57203*/       OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*57206*/       OPC_EmitInteger, MVT::i32, 14, 
/*57209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57212*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*57223*/       OPC_EmitConvertToTarget, 0,
/*57225*/       OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*57228*/       OPC_EmitInteger, MVT::i32, 14, 
/*57231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*57246*/     /*Scope*/ 49, /*->57296*/
/*57247*/       OPC_CheckPredicate, 113, // Predicate_imm0_255_comp
/*57249*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57251*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57254*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57257*/       OPC_EmitConvertToTarget, 0,
/*57259*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*57262*/       OPC_EmitInteger, MVT::i32, 14, 
/*57265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57268*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*57279*/       OPC_EmitInteger, MVT::i32, 14, 
/*57282*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57285*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*57296*/     /*Scope*/ 12, /*->57309*/
/*57297*/       OPC_CheckPatternPredicate, 55, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57299*/       OPC_EmitConvertToTarget, 0,
/*57301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*57309*/     0, /*End of Scope*/
/*57310*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TRAP),// ->57346
/*57313*/     OPC_RecordNode, // #0 = 'trap' chained node
/*57314*/     OPC_Scope, 9, /*->57325*/ // 3 children in Scope
/*57316*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*57318*/       OPC_EmitMergeInputChains1_0,
/*57319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*57325*/     /*Scope*/ 9, /*->57335*/
/*57326*/       OPC_CheckPatternPredicate, 57, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*57328*/       OPC_EmitMergeInputChains1_0,
/*57329*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*57335*/     /*Scope*/ 9, /*->57345*/
/*57336*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57338*/       OPC_EmitMergeInputChains1_0,
/*57339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*57345*/     0, /*End of Scope*/
/*57346*/   /*SwitchOpcode*/ 58, TARGET_VAL(ARMISD::RET_FLAG),// ->57407
/*57349*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*57350*/     OPC_CaptureGlueInput,
/*57351*/     OPC_Scope, 17, /*->57370*/ // 3 children in Scope
/*57353*/       OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*57355*/       OPC_EmitMergeInputChains1_0,
/*57356*/       OPC_EmitInteger, MVT::i32, 14, 
/*57359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*57370*/     /*Scope*/ 17, /*->57388*/
/*57371*/       OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57373*/       OPC_EmitMergeInputChains1_0,
/*57374*/       OPC_EmitInteger, MVT::i32, 14, 
/*57377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*57388*/     /*Scope*/ 17, /*->57406*/
/*57389*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57391*/       OPC_EmitMergeInputChains1_0,
/*57392*/       OPC_EmitInteger, MVT::i32, 14, 
/*57395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*57406*/     0, /*End of Scope*/
/*57407*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::BRIND),// ->57457
/*57410*/     OPC_RecordNode, // #0 = 'brind' chained node
/*57411*/     OPC_RecordChild1, // #1 = $dst
/*57412*/     OPC_CheckChild1Type, MVT::i32,
/*57414*/     OPC_Scope, 10, /*->57426*/ // 3 children in Scope
/*57416*/       OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*57418*/       OPC_EmitMergeInputChains1_0,
/*57419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*57426*/     /*Scope*/ 10, /*->57437*/
/*57427*/       OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57429*/       OPC_EmitMergeInputChains1_0,
/*57430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*57437*/     /*Scope*/ 18, /*->57456*/
/*57438*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57440*/       OPC_EmitMergeInputChains1_0,
/*57441*/       OPC_EmitInteger, MVT::i32, 14, 
/*57444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*57456*/     0, /*End of Scope*/
/*57457*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BR),// ->57519
/*57460*/     OPC_RecordNode, // #0 = 'br' chained node
/*57461*/     OPC_RecordChild1, // #1 = $target
/*57462*/     OPC_MoveChild, 1,
/*57464*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*57467*/     OPC_MoveParent,
/*57468*/     OPC_Scope, 10, /*->57480*/ // 3 children in Scope
/*57470*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57472*/       OPC_EmitMergeInputChains1_0,
/*57473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*57480*/     /*Scope*/ 18, /*->57499*/
/*57481*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57483*/       OPC_EmitMergeInputChains1_0,
/*57484*/       OPC_EmitInteger, MVT::i32, 14, 
/*57487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*57499*/     /*Scope*/ 18, /*->57518*/
/*57500*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57502*/       OPC_EmitMergeInputChains1_0,
/*57503*/       OPC_EmitInteger, MVT::i32, 14, 
/*57506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*57518*/     0, /*End of Scope*/
/*57519*/   /*SwitchOpcode*/ 40, TARGET_VAL(ARMISD::RRX),// ->57562
/*57522*/     OPC_CaptureGlueInput,
/*57523*/     OPC_RecordChild0, // #0 = $Rm
/*57524*/     OPC_CheckType, MVT::i32,
/*57526*/     OPC_Scope, 10, /*->57538*/ // 2 children in Scope
/*57528*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*57538*/     /*Scope*/ 22, /*->57561*/
/*57539*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57541*/       OPC_EmitInteger, MVT::i32, 14, 
/*57544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*57561*/     0, /*End of Scope*/
/*57562*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRL_FLAG),// ->57602
/*57565*/     OPC_RecordChild0, // #0 = $src
/*57566*/     OPC_CheckType, MVT::i32,
/*57568*/     OPC_Scope, 11, /*->57581*/ // 2 children in Scope
/*57570*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*57581*/     /*Scope*/ 19, /*->57601*/
/*57582*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57584*/       OPC_EmitInteger, MVT::i32, 14, 
/*57587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*57601*/     0, /*End of Scope*/
/*57602*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRA_FLAG),// ->57642
/*57605*/     OPC_RecordChild0, // #0 = $src
/*57606*/     OPC_CheckType, MVT::i32,
/*57608*/     OPC_Scope, 11, /*->57621*/ // 2 children in Scope
/*57610*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*57621*/     /*Scope*/ 19, /*->57641*/
/*57622*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57624*/       OPC_EmitInteger, MVT::i32, 14, 
/*57627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*57641*/     0, /*End of Scope*/
/*57642*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MULHS),// ->57691
/*57645*/     OPC_RecordChild0, // #0 = $Rn
/*57646*/     OPC_RecordChild1, // #1 = $Rm
/*57647*/     OPC_CheckType, MVT::i32,
/*57649*/     OPC_Scope, 19, /*->57670*/ // 2 children in Scope
/*57651*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57653*/       OPC_EmitInteger, MVT::i32, 14, 
/*57656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57670*/     /*Scope*/ 19, /*->57690*/
/*57671*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*57673*/       OPC_EmitInteger, MVT::i32, 14, 
/*57676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*57690*/     0, /*End of Scope*/
/*57691*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SDIV),// ->57740
/*57694*/     OPC_RecordChild0, // #0 = $Rn
/*57695*/     OPC_RecordChild1, // #1 = $Rm
/*57696*/     OPC_CheckType, MVT::i32,
/*57698*/     OPC_Scope, 19, /*->57719*/ // 2 children in Scope
/*57700*/       OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*57702*/       OPC_EmitInteger, MVT::i32, 14, 
/*57705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57719*/     /*Scope*/ 19, /*->57739*/
/*57720*/       OPC_CheckPatternPredicate, 59, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*57722*/       OPC_EmitInteger, MVT::i32, 14, 
/*57725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*57739*/     0, /*End of Scope*/
/*57740*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::UDIV),// ->57789
/*57743*/     OPC_RecordChild0, // #0 = $Rn
/*57744*/     OPC_RecordChild1, // #1 = $Rm
/*57745*/     OPC_CheckType, MVT::i32,
/*57747*/     OPC_Scope, 19, /*->57768*/ // 2 children in Scope
/*57749*/       OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*57751*/       OPC_EmitInteger, MVT::i32, 14, 
/*57754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57768*/     /*Scope*/ 19, /*->57788*/
/*57769*/       OPC_CheckPatternPredicate, 59, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*57771*/       OPC_EmitInteger, MVT::i32, 14, 
/*57774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57777*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*57788*/     0, /*End of Scope*/
/*57789*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::CTLZ),// ->57958
/*57793*/     OPC_RecordChild0, // #0 = $Rm
/*57794*/     OPC_SwitchType /*7 cases */, 40, MVT::i32,// ->57837
/*57797*/       OPC_Scope, 18, /*->57817*/ // 2 children in Scope
/*57799*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57801*/         OPC_EmitInteger, MVT::i32, 14, 
/*57804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*57817*/       /*Scope*/ 18, /*->57836*/
/*57818*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57820*/         OPC_EmitInteger, MVT::i32, 14, 
/*57823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*57836*/       0, /*End of Scope*/
/*57837*/     /*SwitchType*/ 18, MVT::v8i8,// ->57857
/*57839*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57841*/       OPC_EmitInteger, MVT::i32, 14, 
/*57844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*57857*/     /*SwitchType*/ 18, MVT::v4i16,// ->57877
/*57859*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57861*/       OPC_EmitInteger, MVT::i32, 14, 
/*57864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*57877*/     /*SwitchType*/ 18, MVT::v2i32,// ->57897
/*57879*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57881*/       OPC_EmitInteger, MVT::i32, 14, 
/*57884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*57897*/     /*SwitchType*/ 18, MVT::v16i8,// ->57917
/*57899*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57901*/       OPC_EmitInteger, MVT::i32, 14, 
/*57904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*57917*/     /*SwitchType*/ 18, MVT::v8i16,// ->57937
/*57919*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57921*/       OPC_EmitInteger, MVT::i32, 14, 
/*57924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*57937*/     /*SwitchType*/ 18, MVT::v4i32,// ->57957
/*57939*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57941*/       OPC_EmitInteger, MVT::i32, 14, 
/*57944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*57957*/     0, // EndSwitchType
/*57958*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::RBIT),// ->58004
/*57961*/     OPC_RecordChild0, // #0 = $Rm
/*57962*/     OPC_CheckType, MVT::i32,
/*57964*/     OPC_Scope, 18, /*->57984*/ // 2 children in Scope
/*57966*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57968*/       OPC_EmitInteger, MVT::i32, 14, 
/*57971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*57984*/     /*Scope*/ 18, /*->58003*/
/*57985*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57987*/       OPC_EmitInteger, MVT::i32, 14, 
/*57990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*58003*/     0, /*End of Scope*/
/*58004*/   /*SwitchOpcode*/ 62, TARGET_VAL(ISD::BSWAP),// ->58069
/*58007*/     OPC_RecordChild0, // #0 = $Rm
/*58008*/     OPC_CheckType, MVT::i32,
/*58010*/     OPC_Scope, 18, /*->58030*/ // 3 children in Scope
/*58012*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*58014*/       OPC_EmitInteger, MVT::i32, 14, 
/*58017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*58030*/     /*Scope*/ 18, /*->58049*/
/*58031*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*58033*/       OPC_EmitInteger, MVT::i32, 14, 
/*58036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*58049*/     /*Scope*/ 18, /*->58068*/
/*58050*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58052*/       OPC_EmitInteger, MVT::i32, 14, 
/*58055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*58068*/     0, /*End of Scope*/
/*58069*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::THREAD_POINTER),// ->58096
/*58072*/     OPC_CheckType, MVT::i32,
/*58074*/     OPC_Scope, 9, /*->58085*/ // 2 children in Scope
/*58076*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*58085*/     /*Scope*/ 9, /*->58095*/
/*58086*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*58088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*58095*/     0, /*End of Scope*/
/*58096*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->58134
/*58099*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*58100*/     OPC_RecordChild1, // #1 = $src
/*58101*/     OPC_CheckChild1Type, MVT::i32,
/*58103*/     OPC_RecordChild2, // #2 = $scratch
/*58104*/     OPC_CheckChild2Type, MVT::i32,
/*58106*/     OPC_Scope, 12, /*->58120*/ // 2 children in Scope
/*58108*/       OPC_CheckPatternPredicate, 60, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*58110*/       OPC_EmitMergeInputChains1_0,
/*58111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*58120*/     /*Scope*/ 12, /*->58133*/
/*58121*/       OPC_CheckPatternPredicate, 61, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*58123*/       OPC_EmitMergeInputChains1_0,
/*58124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*58133*/     0, /*End of Scope*/
/*58134*/   /*SwitchOpcode*/ 42, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->58179
/*58137*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*58138*/     OPC_RecordChild1, // #1 = $zero
/*58139*/     OPC_CheckChild1Type, MVT::i32,
/*58141*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*58143*/     OPC_EmitMergeInputChains1_0,
/*58144*/     OPC_EmitInteger, MVT::i32, 15, 
/*58147*/     OPC_EmitInteger, MVT::i32, 0, 
/*58150*/     OPC_EmitInteger, MVT::i32, 7, 
/*58153*/     OPC_EmitInteger, MVT::i32, 10, 
/*58156*/     OPC_EmitInteger, MVT::i32, 5, 
/*58159*/     OPC_EmitInteger, MVT::i32, 14, 
/*58162*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58165*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*58179*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::ADDE),// ->58210
/*58182*/     OPC_CaptureGlueInput,
/*58183*/     OPC_RecordChild0, // #0 = $Rn
/*58184*/     OPC_RecordChild1, // #1 = $Rm
/*58185*/     OPC_CheckType, MVT::i32,
/*58187*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58189*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58192*/     OPC_EmitInteger, MVT::i32, 14, 
/*58195*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58198*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*58210*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::SUBE),// ->58241
/*58213*/     OPC_CaptureGlueInput,
/*58214*/     OPC_RecordChild0, // #0 = $Rn
/*58215*/     OPC_RecordChild1, // #1 = $Rm
/*58216*/     OPC_CheckType, MVT::i32,
/*58218*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58220*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58223*/     OPC_EmitInteger, MVT::i32, 14, 
/*58226*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58229*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*58241*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBC),// ->58271
/*58244*/     OPC_RecordChild0, // #0 = $lhs
/*58245*/     OPC_RecordChild1, // #1 = $rhs
/*58246*/     OPC_CheckType, MVT::i32,
/*58248*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58250*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58253*/     OPC_EmitInteger, MVT::i32, 14, 
/*58256*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58259*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*58271*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::CMPFP),// ->58321
/*58274*/     OPC_RecordChild0, // #0 = $Dd
/*58275*/     OPC_Scope, 21, /*->58298*/ // 2 children in Scope
/*58277*/       OPC_CheckChild0Type, MVT::f64,
/*58279*/       OPC_RecordChild1, // #1 = $Dm
/*58280*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*58282*/       OPC_EmitInteger, MVT::i32, 14, 
/*58285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*58298*/     /*Scope*/ 21, /*->58320*/
/*58299*/       OPC_CheckChild0Type, MVT::f32,
/*58301*/       OPC_RecordChild1, // #1 = $Sm
/*58302*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58304*/       OPC_EmitInteger, MVT::i32, 14, 
/*58307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*58320*/     0, /*End of Scope*/
/*58321*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::CMPFPw0),// ->58367
/*58324*/     OPC_RecordChild0, // #0 = $Dd
/*58325*/     OPC_Scope, 19, /*->58346*/ // 2 children in Scope
/*58327*/       OPC_CheckChild0Type, MVT::f64,
/*58329*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*58331*/       OPC_EmitInteger, MVT::i32, 14, 
/*58334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*58346*/     /*Scope*/ 19, /*->58366*/
/*58347*/       OPC_CheckChild0Type, MVT::f32,
/*58349*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58351*/       OPC_EmitInteger, MVT::i32, 14, 
/*58354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*58366*/     0, /*End of Scope*/
/*58367*/   /*SwitchOpcode*/ 72|128,13/*1736*/, TARGET_VAL(ISD::BITCAST),// ->60107
/*58371*/     OPC_Scope, 23, /*->58396*/ // 3 children in Scope
/*58373*/       OPC_RecordChild0, // #0 = $Sn
/*58374*/       OPC_CheckChild0Type, MVT::f32,
/*58376*/       OPC_CheckType, MVT::i32,
/*58378*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58380*/       OPC_EmitInteger, MVT::i32, 14, 
/*58383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*58396*/     /*Scope*/ 34, /*->58431*/
/*58397*/       OPC_MoveChild, 0,
/*58399*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*58402*/       OPC_RecordChild0, // #0 = $src
/*58403*/       OPC_CheckChild0Type, MVT::v2i32,
/*58405*/       OPC_RecordChild1, // #1 = $lane
/*58406*/       OPC_MoveChild, 1,
/*58408*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58411*/       OPC_MoveParent,
/*58412*/       OPC_CheckType, MVT::i32,
/*58414*/       OPC_MoveParent,
/*58415*/       OPC_CheckType, MVT::f32,
/*58417*/       OPC_EmitConvertToTarget, 1,
/*58419*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*58422*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*58431*/     /*Scope*/ 9|128,13/*1673*/, /*->60106*/
/*58433*/       OPC_RecordChild0, // #0 = $src
/*58434*/       OPC_Scope, 125, /*->58561*/ // 13 children in Scope
/*58436*/         OPC_CheckChild0Type, MVT::v1i64,
/*58438*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->58444
/*58441*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*58444*/         /*SwitchType*/ 27, MVT::v2i32,// ->58473
/*58446*/           OPC_Scope, 5, /*->58453*/ // 2 children in Scope
/*58448*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58450*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*58453*/           /*Scope*/ 18, /*->58472*/
/*58454*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58456*/             OPC_EmitInteger, MVT::i32, 14, 
/*58459*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58462*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*58472*/           0, /*End of Scope*/
/*58473*/         /*SwitchType*/ 27, MVT::v4i16,// ->58502
/*58475*/           OPC_Scope, 5, /*->58482*/ // 2 children in Scope
/*58477*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58479*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*58482*/           /*Scope*/ 18, /*->58501*/
/*58483*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58485*/             OPC_EmitInteger, MVT::i32, 14, 
/*58488*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58491*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*58501*/           0, /*End of Scope*/
/*58502*/         /*SwitchType*/ 27, MVT::v8i8,// ->58531
/*58504*/           OPC_Scope, 5, /*->58511*/ // 2 children in Scope
/*58506*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58508*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*58511*/           /*Scope*/ 18, /*->58530*/
/*58512*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58514*/             OPC_EmitInteger, MVT::i32, 14, 
/*58517*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58520*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*58530*/           0, /*End of Scope*/
/*58531*/         /*SwitchType*/ 27, MVT::v2f32,// ->58560
/*58533*/           OPC_Scope, 5, /*->58540*/ // 2 children in Scope
/*58535*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58537*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*58540*/           /*Scope*/ 18, /*->58559*/
/*58541*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58543*/             OPC_EmitInteger, MVT::i32, 14, 
/*58546*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58549*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*58559*/           0, /*End of Scope*/
/*58560*/         0, // EndSwitchType
/*58561*/       /*Scope*/ 125, /*->58687*/
/*58562*/         OPC_CheckChild0Type, MVT::v2i32,
/*58564*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->58594
/*58567*/           OPC_Scope, 5, /*->58574*/ // 2 children in Scope
/*58569*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58571*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*58574*/           /*Scope*/ 18, /*->58593*/
/*58575*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58577*/             OPC_EmitInteger, MVT::i32, 14, 
/*58580*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58583*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*58593*/           0, /*End of Scope*/
/*58594*/         /*SwitchType*/ 27, MVT::v1i64,// ->58623
/*58596*/           OPC_Scope, 5, /*->58603*/ // 2 children in Scope
/*58598*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58600*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*58603*/           /*Scope*/ 18, /*->58622*/
/*58604*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58606*/             OPC_EmitInteger, MVT::i32, 14, 
/*58609*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58612*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*58622*/           0, /*End of Scope*/
/*58623*/         /*SwitchType*/ 27, MVT::v4i16,// ->58652
/*58625*/           OPC_Scope, 5, /*->58632*/ // 2 children in Scope
/*58627*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58629*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*58632*/           /*Scope*/ 18, /*->58651*/
/*58633*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58635*/             OPC_EmitInteger, MVT::i32, 14, 
/*58638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58641*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*58651*/           0, /*End of Scope*/
/*58652*/         /*SwitchType*/ 27, MVT::v8i8,// ->58681
/*58654*/           OPC_Scope, 5, /*->58661*/ // 2 children in Scope
/*58656*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58658*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*58661*/           /*Scope*/ 18, /*->58680*/
/*58662*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58664*/             OPC_EmitInteger, MVT::i32, 14, 
/*58667*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58670*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*58680*/           0, /*End of Scope*/
/*58681*/         /*SwitchType*/ 3, MVT::v2f32,// ->58686
/*58683*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*58686*/         0, // EndSwitchType
/*58687*/       /*Scope*/ 21|128,1/*149*/, /*->58838*/
/*58689*/         OPC_CheckChild0Type, MVT::v4i16,
/*58691*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->58721
/*58694*/           OPC_Scope, 5, /*->58701*/ // 2 children in Scope
/*58696*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58698*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*58701*/           /*Scope*/ 18, /*->58720*/
/*58702*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58704*/             OPC_EmitInteger, MVT::i32, 14, 
/*58707*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58710*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*58720*/           0, /*End of Scope*/
/*58721*/         /*SwitchType*/ 27, MVT::v1i64,// ->58750
/*58723*/           OPC_Scope, 5, /*->58730*/ // 2 children in Scope
/*58725*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58727*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*58730*/           /*Scope*/ 18, /*->58749*/
/*58731*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58733*/             OPC_EmitInteger, MVT::i32, 14, 
/*58736*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58739*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*58749*/           0, /*End of Scope*/
/*58750*/         /*SwitchType*/ 27, MVT::v2i32,// ->58779
/*58752*/           OPC_Scope, 5, /*->58759*/ // 2 children in Scope
/*58754*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58756*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*58759*/           /*Scope*/ 18, /*->58778*/
/*58760*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58762*/             OPC_EmitInteger, MVT::i32, 14, 
/*58765*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58768*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*58778*/           0, /*End of Scope*/
/*58779*/         /*SwitchType*/ 27, MVT::v8i8,// ->58808
/*58781*/           OPC_Scope, 5, /*->58788*/ // 2 children in Scope
/*58783*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58785*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*58788*/           /*Scope*/ 18, /*->58807*/
/*58789*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58791*/             OPC_EmitInteger, MVT::i32, 14, 
/*58794*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58797*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*58807*/           0, /*End of Scope*/
/*58808*/         /*SwitchType*/ 27, MVT::v2f32,// ->58837
/*58810*/           OPC_Scope, 5, /*->58817*/ // 2 children in Scope
/*58812*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58814*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*58817*/           /*Scope*/ 18, /*->58836*/
/*58818*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58820*/             OPC_EmitInteger, MVT::i32, 14, 
/*58823*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58826*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*58836*/           0, /*End of Scope*/
/*58837*/         0, // EndSwitchType
/*58838*/       /*Scope*/ 21|128,1/*149*/, /*->58989*/
/*58840*/         OPC_CheckChild0Type, MVT::v8i8,
/*58842*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->58872
/*58845*/           OPC_Scope, 5, /*->58852*/ // 2 children in Scope
/*58847*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58849*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*58852*/           /*Scope*/ 18, /*->58871*/
/*58853*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58855*/             OPC_EmitInteger, MVT::i32, 14, 
/*58858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58861*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*58871*/           0, /*End of Scope*/
/*58872*/         /*SwitchType*/ 27, MVT::v1i64,// ->58901
/*58874*/           OPC_Scope, 5, /*->58881*/ // 2 children in Scope
/*58876*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58878*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*58881*/           /*Scope*/ 18, /*->58900*/
/*58882*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58884*/             OPC_EmitInteger, MVT::i32, 14, 
/*58887*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58890*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*58900*/           0, /*End of Scope*/
/*58901*/         /*SwitchType*/ 27, MVT::v2i32,// ->58930
/*58903*/           OPC_Scope, 5, /*->58910*/ // 2 children in Scope
/*58905*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58907*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*58910*/           /*Scope*/ 18, /*->58929*/
/*58911*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58913*/             OPC_EmitInteger, MVT::i32, 14, 
/*58916*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58919*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*58929*/           0, /*End of Scope*/
/*58930*/         /*SwitchType*/ 27, MVT::v4i16,// ->58959
/*58932*/           OPC_Scope, 5, /*->58939*/ // 2 children in Scope
/*58934*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58936*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*58939*/           /*Scope*/ 18, /*->58958*/
/*58940*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58942*/             OPC_EmitInteger, MVT::i32, 14, 
/*58945*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58948*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*58958*/           0, /*End of Scope*/
/*58959*/         /*SwitchType*/ 27, MVT::v2f32,// ->58988
/*58961*/           OPC_Scope, 5, /*->58968*/ // 2 children in Scope
/*58963*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58965*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*58968*/           /*Scope*/ 18, /*->58987*/
/*58969*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*58971*/             OPC_EmitInteger, MVT::i32, 14, 
/*58974*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58977*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*58987*/           0, /*End of Scope*/
/*58988*/         0, // EndSwitchType
/*58989*/       /*Scope*/ 125, /*->59115*/
/*58990*/         OPC_CheckChild0Type, MVT::v2f32,
/*58992*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->59022
/*58995*/           OPC_Scope, 5, /*->59002*/ // 2 children in Scope
/*58997*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*58999*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*59002*/           /*Scope*/ 18, /*->59021*/
/*59003*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59005*/             OPC_EmitInteger, MVT::i32, 14, 
/*59008*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59011*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*59021*/           0, /*End of Scope*/
/*59022*/         /*SwitchType*/ 27, MVT::v1i64,// ->59051
/*59024*/           OPC_Scope, 5, /*->59031*/ // 2 children in Scope
/*59026*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59028*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*59031*/           /*Scope*/ 18, /*->59050*/
/*59032*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59034*/             OPC_EmitInteger, MVT::i32, 14, 
/*59037*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59040*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*59050*/           0, /*End of Scope*/
/*59051*/         /*SwitchType*/ 3, MVT::v2i32,// ->59056
/*59053*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*59056*/         /*SwitchType*/ 27, MVT::v4i16,// ->59085
/*59058*/           OPC_Scope, 5, /*->59065*/ // 2 children in Scope
/*59060*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59062*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*59065*/           /*Scope*/ 18, /*->59084*/
/*59066*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59068*/             OPC_EmitInteger, MVT::i32, 14, 
/*59071*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59074*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*59084*/           0, /*End of Scope*/
/*59085*/         /*SwitchType*/ 27, MVT::v8i8,// ->59114
/*59087*/           OPC_Scope, 5, /*->59094*/ // 2 children in Scope
/*59089*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59091*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*59094*/           /*Scope*/ 18, /*->59113*/
/*59095*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59097*/             OPC_EmitInteger, MVT::i32, 14, 
/*59100*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59103*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*59113*/           0, /*End of Scope*/
/*59114*/         0, // EndSwitchType
/*59115*/       /*Scope*/ 57, /*->59173*/
/*59116*/         OPC_CheckChild0Type, MVT::i32,
/*59118*/         OPC_CheckType, MVT::f32,
/*59120*/         OPC_Scope, 18, /*->59140*/ // 2 children in Scope
/*59122*/           OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*59124*/           OPC_EmitInteger, MVT::i32, 14, 
/*59127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59130*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*59140*/         /*Scope*/ 31, /*->59172*/
/*59141*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*59143*/           OPC_EmitInteger, MVT::i32, 14, 
/*59146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59149*/           OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*59160*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59163*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*59172*/         0, /*End of Scope*/
/*59173*/       /*Scope*/ 125, /*->59299*/
/*59174*/         OPC_CheckChild0Type, MVT::f64,
/*59176*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->59182
/*59179*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*59182*/         /*SwitchType*/ 27, MVT::v2i32,// ->59211
/*59184*/           OPC_Scope, 5, /*->59191*/ // 2 children in Scope
/*59186*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59188*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*59191*/           /*Scope*/ 18, /*->59210*/
/*59192*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59194*/             OPC_EmitInteger, MVT::i32, 14, 
/*59197*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59200*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*59210*/           0, /*End of Scope*/
/*59211*/         /*SwitchType*/ 27, MVT::v4i16,// ->59240
/*59213*/           OPC_Scope, 5, /*->59220*/ // 2 children in Scope
/*59215*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59217*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*59220*/           /*Scope*/ 18, /*->59239*/
/*59221*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59223*/             OPC_EmitInteger, MVT::i32, 14, 
/*59226*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59229*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*59239*/           0, /*End of Scope*/
/*59240*/         /*SwitchType*/ 27, MVT::v8i8,// ->59269
/*59242*/           OPC_Scope, 5, /*->59249*/ // 2 children in Scope
/*59244*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59246*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*59249*/           /*Scope*/ 18, /*->59268*/
/*59250*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59252*/             OPC_EmitInteger, MVT::i32, 14, 
/*59255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59258*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*59268*/           0, /*End of Scope*/
/*59269*/         /*SwitchType*/ 27, MVT::v2f32,// ->59298
/*59271*/           OPC_Scope, 5, /*->59278*/ // 2 children in Scope
/*59273*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59275*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*59278*/           /*Scope*/ 18, /*->59297*/
/*59279*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59281*/             OPC_EmitInteger, MVT::i32, 14, 
/*59284*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59287*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*59297*/           0, /*End of Scope*/
/*59298*/         0, // EndSwitchType
/*59299*/       /*Scope*/ 125, /*->59425*/
/*59300*/         OPC_CheckChild0Type, MVT::v4i32,
/*59302*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->59332
/*59305*/           OPC_Scope, 5, /*->59312*/ // 2 children in Scope
/*59307*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59309*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*59312*/           /*Scope*/ 18, /*->59331*/
/*59313*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59315*/             OPC_EmitInteger, MVT::i32, 14, 
/*59318*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59321*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*59331*/           0, /*End of Scope*/
/*59332*/         /*SwitchType*/ 27, MVT::v8i16,// ->59361
/*59334*/           OPC_Scope, 5, /*->59341*/ // 2 children in Scope
/*59336*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59338*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*59341*/           /*Scope*/ 18, /*->59360*/
/*59342*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59344*/             OPC_EmitInteger, MVT::i32, 14, 
/*59347*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59350*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*59360*/           0, /*End of Scope*/
/*59361*/         /*SwitchType*/ 27, MVT::v16i8,// ->59390
/*59363*/           OPC_Scope, 5, /*->59370*/ // 2 children in Scope
/*59365*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59367*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*59370*/           /*Scope*/ 18, /*->59389*/
/*59371*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59373*/             OPC_EmitInteger, MVT::i32, 14, 
/*59376*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59379*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*59389*/           0, /*End of Scope*/
/*59390*/         /*SwitchType*/ 3, MVT::v4f32,// ->59395
/*59392*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*59395*/         /*SwitchType*/ 27, MVT::v2f64,// ->59424
/*59397*/           OPC_Scope, 5, /*->59404*/ // 2 children in Scope
/*59399*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59401*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*59404*/           /*Scope*/ 18, /*->59423*/
/*59405*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59407*/             OPC_EmitInteger, MVT::i32, 14, 
/*59410*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59413*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*59423*/           0, /*End of Scope*/
/*59424*/         0, // EndSwitchType
/*59425*/       /*Scope*/ 21|128,1/*149*/, /*->59576*/
/*59427*/         OPC_CheckChild0Type, MVT::v8i16,
/*59429*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->59459
/*59432*/           OPC_Scope, 5, /*->59439*/ // 2 children in Scope
/*59434*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59436*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*59439*/           /*Scope*/ 18, /*->59458*/
/*59440*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59442*/             OPC_EmitInteger, MVT::i32, 14, 
/*59445*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59448*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*59458*/           0, /*End of Scope*/
/*59459*/         /*SwitchType*/ 27, MVT::v4i32,// ->59488
/*59461*/           OPC_Scope, 5, /*->59468*/ // 2 children in Scope
/*59463*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59465*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*59468*/           /*Scope*/ 18, /*->59487*/
/*59469*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59471*/             OPC_EmitInteger, MVT::i32, 14, 
/*59474*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59477*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*59487*/           0, /*End of Scope*/
/*59488*/         /*SwitchType*/ 27, MVT::v16i8,// ->59517
/*59490*/           OPC_Scope, 5, /*->59497*/ // 2 children in Scope
/*59492*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59494*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*59497*/           /*Scope*/ 18, /*->59516*/
/*59498*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59500*/             OPC_EmitInteger, MVT::i32, 14, 
/*59503*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59506*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*59516*/           0, /*End of Scope*/
/*59517*/         /*SwitchType*/ 27, MVT::v4f32,// ->59546
/*59519*/           OPC_Scope, 5, /*->59526*/ // 2 children in Scope
/*59521*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59523*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*59526*/           /*Scope*/ 18, /*->59545*/
/*59527*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59529*/             OPC_EmitInteger, MVT::i32, 14, 
/*59532*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59535*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*59545*/           0, /*End of Scope*/
/*59546*/         /*SwitchType*/ 27, MVT::v2f64,// ->59575
/*59548*/           OPC_Scope, 5, /*->59555*/ // 2 children in Scope
/*59550*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59552*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*59555*/           /*Scope*/ 18, /*->59574*/
/*59556*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59558*/             OPC_EmitInteger, MVT::i32, 14, 
/*59561*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59564*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*59574*/           0, /*End of Scope*/
/*59575*/         0, // EndSwitchType
/*59576*/       /*Scope*/ 21|128,1/*149*/, /*->59727*/
/*59578*/         OPC_CheckChild0Type, MVT::v16i8,
/*59580*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->59610
/*59583*/           OPC_Scope, 5, /*->59590*/ // 2 children in Scope
/*59585*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59587*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*59590*/           /*Scope*/ 18, /*->59609*/
/*59591*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59593*/             OPC_EmitInteger, MVT::i32, 14, 
/*59596*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59599*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*59609*/           0, /*End of Scope*/
/*59610*/         /*SwitchType*/ 27, MVT::v4i32,// ->59639
/*59612*/           OPC_Scope, 5, /*->59619*/ // 2 children in Scope
/*59614*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59616*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*59619*/           /*Scope*/ 18, /*->59638*/
/*59620*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59622*/             OPC_EmitInteger, MVT::i32, 14, 
/*59625*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59628*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*59638*/           0, /*End of Scope*/
/*59639*/         /*SwitchType*/ 27, MVT::v8i16,// ->59668
/*59641*/           OPC_Scope, 5, /*->59648*/ // 2 children in Scope
/*59643*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59645*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*59648*/           /*Scope*/ 18, /*->59667*/
/*59649*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59651*/             OPC_EmitInteger, MVT::i32, 14, 
/*59654*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59657*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*59667*/           0, /*End of Scope*/
/*59668*/         /*SwitchType*/ 27, MVT::v4f32,// ->59697
/*59670*/           OPC_Scope, 5, /*->59677*/ // 2 children in Scope
/*59672*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59674*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*59677*/           /*Scope*/ 18, /*->59696*/
/*59678*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59680*/             OPC_EmitInteger, MVT::i32, 14, 
/*59683*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59686*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*59696*/           0, /*End of Scope*/
/*59697*/         /*SwitchType*/ 27, MVT::v2f64,// ->59726
/*59699*/           OPC_Scope, 5, /*->59706*/ // 2 children in Scope
/*59701*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59703*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*59706*/           /*Scope*/ 18, /*->59725*/
/*59707*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59709*/             OPC_EmitInteger, MVT::i32, 14, 
/*59712*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59715*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*59725*/           0, /*End of Scope*/
/*59726*/         0, // EndSwitchType
/*59727*/       /*Scope*/ 125, /*->59853*/
/*59728*/         OPC_CheckChild0Type, MVT::v2f64,
/*59730*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->59736
/*59733*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*59736*/         /*SwitchType*/ 27, MVT::v4i32,// ->59765
/*59738*/           OPC_Scope, 5, /*->59745*/ // 2 children in Scope
/*59740*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59742*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*59745*/           /*Scope*/ 18, /*->59764*/
/*59746*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59748*/             OPC_EmitInteger, MVT::i32, 14, 
/*59751*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59754*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*59764*/           0, /*End of Scope*/
/*59765*/         /*SwitchType*/ 27, MVT::v8i16,// ->59794
/*59767*/           OPC_Scope, 5, /*->59774*/ // 2 children in Scope
/*59769*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59771*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*59774*/           /*Scope*/ 18, /*->59793*/
/*59775*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59777*/             OPC_EmitInteger, MVT::i32, 14, 
/*59780*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59783*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*59793*/           0, /*End of Scope*/
/*59794*/         /*SwitchType*/ 27, MVT::v16i8,// ->59823
/*59796*/           OPC_Scope, 5, /*->59803*/ // 2 children in Scope
/*59798*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59800*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*59803*/           /*Scope*/ 18, /*->59822*/
/*59804*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59806*/             OPC_EmitInteger, MVT::i32, 14, 
/*59809*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59812*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*59822*/           0, /*End of Scope*/
/*59823*/         /*SwitchType*/ 27, MVT::v4f32,// ->59852
/*59825*/           OPC_Scope, 5, /*->59832*/ // 2 children in Scope
/*59827*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59829*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*59832*/           /*Scope*/ 18, /*->59851*/
/*59833*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59835*/             OPC_EmitInteger, MVT::i32, 14, 
/*59838*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59841*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*59851*/           0, /*End of Scope*/
/*59852*/         0, // EndSwitchType
/*59853*/       /*Scope*/ 125, /*->59979*/
/*59854*/         OPC_CheckChild0Type, MVT::v4f32,
/*59856*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->59886
/*59859*/           OPC_Scope, 5, /*->59866*/ // 2 children in Scope
/*59861*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59863*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*59866*/           /*Scope*/ 18, /*->59885*/
/*59867*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59869*/             OPC_EmitInteger, MVT::i32, 14, 
/*59872*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59875*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*59885*/           0, /*End of Scope*/
/*59886*/         /*SwitchType*/ 3, MVT::v4i32,// ->59891
/*59888*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*59891*/         /*SwitchType*/ 27, MVT::v8i16,// ->59920
/*59893*/           OPC_Scope, 5, /*->59900*/ // 2 children in Scope
/*59895*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59897*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*59900*/           /*Scope*/ 18, /*->59919*/
/*59901*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59903*/             OPC_EmitInteger, MVT::i32, 14, 
/*59906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59909*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*59919*/           0, /*End of Scope*/
/*59920*/         /*SwitchType*/ 27, MVT::v16i8,// ->59949
/*59922*/           OPC_Scope, 5, /*->59929*/ // 2 children in Scope
/*59924*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59926*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*59929*/           /*Scope*/ 18, /*->59948*/
/*59930*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59932*/             OPC_EmitInteger, MVT::i32, 14, 
/*59935*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59938*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*59948*/           0, /*End of Scope*/
/*59949*/         /*SwitchType*/ 27, MVT::v2f64,// ->59978
/*59951*/           OPC_Scope, 5, /*->59958*/ // 2 children in Scope
/*59953*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59955*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*59958*/           /*Scope*/ 18, /*->59977*/
/*59959*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59961*/             OPC_EmitInteger, MVT::i32, 14, 
/*59964*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59967*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*59977*/           0, /*End of Scope*/
/*59978*/         0, // EndSwitchType
/*59979*/       /*Scope*/ 125, /*->60105*/
/*59980*/         OPC_CheckChild0Type, MVT::v2i64,
/*59982*/         OPC_SwitchType /*5 cases */, 27, MVT::v4i32,// ->60012
/*59985*/           OPC_Scope, 5, /*->59992*/ // 2 children in Scope
/*59987*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*59989*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*59992*/           /*Scope*/ 18, /*->60011*/
/*59993*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*59995*/             OPC_EmitInteger, MVT::i32, 14, 
/*59998*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60001*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*60011*/           0, /*End of Scope*/
/*60012*/         /*SwitchType*/ 27, MVT::v8i16,// ->60041
/*60014*/           OPC_Scope, 5, /*->60021*/ // 2 children in Scope
/*60016*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60018*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*60021*/           /*Scope*/ 18, /*->60040*/
/*60022*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60024*/             OPC_EmitInteger, MVT::i32, 14, 
/*60027*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60030*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*60040*/           0, /*End of Scope*/
/*60041*/         /*SwitchType*/ 27, MVT::v16i8,// ->60070
/*60043*/           OPC_Scope, 5, /*->60050*/ // 2 children in Scope
/*60045*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60047*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*60050*/           /*Scope*/ 18, /*->60069*/
/*60051*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60053*/             OPC_EmitInteger, MVT::i32, 14, 
/*60056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60059*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*60069*/           0, /*End of Scope*/
/*60070*/         /*SwitchType*/ 27, MVT::v4f32,// ->60099
/*60072*/           OPC_Scope, 5, /*->60079*/ // 2 children in Scope
/*60074*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60076*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*60079*/           /*Scope*/ 18, /*->60098*/
/*60080*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60082*/             OPC_EmitInteger, MVT::i32, 14, 
/*60085*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60088*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*60098*/           0, /*End of Scope*/
/*60099*/         /*SwitchType*/ 3, MVT::v2f64,// ->60104
/*60101*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*60104*/         0, // EndSwitchType
/*60105*/       0, /*End of Scope*/
/*60106*/     0, /*End of Scope*/
/*60107*/   /*SwitchOpcode*/ 18, TARGET_VAL(ARMISD::FMSTAT),// ->60128
/*60110*/     OPC_CaptureGlueInput,
/*60111*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60113*/     OPC_EmitInteger, MVT::i32, 14, 
/*60116*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60119*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*60128*/   /*SwitchOpcode*/ 67, TARGET_VAL(ISD::FP_TO_FP16),// ->60198
/*60131*/     OPC_RecordChild0, // #0 = $a
/*60132*/     OPC_CheckType, MVT::i32,
/*60134*/     OPC_Scope, 30, /*->60166*/ // 2 children in Scope
/*60136*/       OPC_CheckChild0Type, MVT::f32,
/*60138*/       OPC_EmitInteger, MVT::i32, 14, 
/*60141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60144*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*60154*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*60157*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*60166*/     /*Scope*/ 30, /*->60197*/
/*60167*/       OPC_CheckChild0Type, MVT::f64,
/*60169*/       OPC_EmitInteger, MVT::i32, 14, 
/*60172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60175*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBDH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*60185*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*60188*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*60197*/     0, /*End of Scope*/
/*60198*/   /*SwitchOpcode*/ 9, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->60210
/*60201*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*60202*/     OPC_EmitMergeInputChains1_0,
/*60203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*60210*/   /*SwitchOpcode*/ 76, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->60289
/*60213*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*60214*/     OPC_RecordChild1, // #1 = $src
/*60215*/     OPC_CheckChild1Type, MVT::i32,
/*60217*/     OPC_RecordChild2, // #2 = $val
/*60218*/     OPC_CheckChild2Type, MVT::i32,
/*60220*/     OPC_CheckType, MVT::i32,
/*60222*/     OPC_Scope, 12, /*->60236*/ // 5 children in Scope
/*60224*/       OPC_CheckPatternPredicate, 64, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*60226*/       OPC_EmitMergeInputChains1_0,
/*60227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*60236*/     /*Scope*/ 12, /*->60249*/
/*60237*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*60239*/       OPC_EmitMergeInputChains1_0,
/*60240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*60249*/     /*Scope*/ 12, /*->60262*/
/*60250*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60252*/       OPC_EmitMergeInputChains1_0,
/*60253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*60262*/     /*Scope*/ 12, /*->60275*/
/*60263*/       OPC_CheckPatternPredicate, 66, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*60265*/       OPC_EmitMergeInputChains1_0,
/*60266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*60275*/     /*Scope*/ 12, /*->60288*/
/*60276*/       OPC_CheckPatternPredicate, 67, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*60278*/       OPC_EmitMergeInputChains1_0,
/*60279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*60288*/     0, /*End of Scope*/
/*60289*/   /*SwitchOpcode*/ 122|128,16/*2170*/, TARGET_VAL(ISD::FADD),// ->62463
/*60293*/     OPC_Scope, 113, /*->60408*/ // 16 children in Scope
/*60295*/       OPC_MoveChild, 0,
/*60297*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60300*/       OPC_MoveChild, 0,
/*60302*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60305*/       OPC_RecordChild0, // #0 = $Dn
/*60306*/       OPC_RecordChild1, // #1 = $Dm
/*60307*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60309*/       OPC_MoveParent,
/*60310*/       OPC_MoveParent,
/*60311*/       OPC_RecordChild1, // #2 = $Ddin
/*60312*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60314*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->60361
/*60317*/         OPC_Scope, 20, /*->60339*/ // 2 children in Scope
/*60319*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60321*/           OPC_EmitInteger, MVT::i32, 14, 
/*60324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60327*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60339*/         /*Scope*/ 20, /*->60360*/
/*60340*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60342*/           OPC_EmitInteger, MVT::i32, 14, 
/*60345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60348*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60360*/         0, /*End of Scope*/
/*60361*/       /*SwitchType*/ 44, MVT::f32,// ->60407
/*60363*/         OPC_Scope, 20, /*->60385*/ // 2 children in Scope
/*60365*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60367*/           OPC_EmitInteger, MVT::i32, 14, 
/*60370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60373*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60385*/         /*Scope*/ 20, /*->60406*/
/*60386*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60388*/           OPC_EmitInteger, MVT::i32, 14, 
/*60391*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60394*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60406*/         0, /*End of Scope*/
/*60407*/       0, // EndSwitchType
/*60408*/     /*Scope*/ 113, /*->60522*/
/*60409*/       OPC_RecordChild0, // #0 = $Ddin
/*60410*/       OPC_MoveChild, 1,
/*60412*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60415*/       OPC_MoveChild, 0,
/*60417*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60420*/       OPC_RecordChild0, // #1 = $Dn
/*60421*/       OPC_RecordChild1, // #2 = $Dm
/*60422*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60424*/       OPC_MoveParent,
/*60425*/       OPC_MoveParent,
/*60426*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60428*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->60475
/*60431*/         OPC_Scope, 20, /*->60453*/ // 2 children in Scope
/*60433*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60435*/           OPC_EmitInteger, MVT::i32, 14, 
/*60438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60441*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60453*/         /*Scope*/ 20, /*->60474*/
/*60454*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60456*/           OPC_EmitInteger, MVT::i32, 14, 
/*60459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60474*/         0, /*End of Scope*/
/*60475*/       /*SwitchType*/ 44, MVT::f32,// ->60521
/*60477*/         OPC_Scope, 20, /*->60499*/ // 2 children in Scope
/*60479*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60481*/           OPC_EmitInteger, MVT::i32, 14, 
/*60484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60487*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60499*/         /*Scope*/ 20, /*->60520*/
/*60500*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60502*/           OPC_EmitInteger, MVT::i32, 14, 
/*60505*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60508*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60520*/         0, /*End of Scope*/
/*60521*/       0, // EndSwitchType
/*60522*/     /*Scope*/ 59, /*->60582*/
/*60523*/       OPC_MoveChild, 0,
/*60525*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60528*/       OPC_RecordChild0, // #0 = $Dn
/*60529*/       OPC_RecordChild1, // #1 = $Dm
/*60530*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60532*/       OPC_MoveParent,
/*60533*/       OPC_RecordChild1, // #2 = $Ddin
/*60534*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60536*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->60559
/*60539*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60541*/         OPC_EmitInteger, MVT::i32, 14, 
/*60544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60559*/       /*SwitchType*/ 20, MVT::f32,// ->60581
/*60561*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60563*/         OPC_EmitInteger, MVT::i32, 14, 
/*60566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60581*/       0, // EndSwitchType
/*60582*/     /*Scope*/ 59, /*->60642*/
/*60583*/       OPC_RecordChild0, // #0 = $dstin
/*60584*/       OPC_MoveChild, 1,
/*60586*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60589*/       OPC_RecordChild0, // #1 = $a
/*60590*/       OPC_RecordChild1, // #2 = $b
/*60591*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60593*/       OPC_MoveParent,
/*60594*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60596*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->60619
/*60599*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60601*/         OPC_EmitInteger, MVT::i32, 14, 
/*60604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*60619*/       /*SwitchType*/ 20, MVT::f32,// ->60641
/*60621*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60623*/         OPC_EmitInteger, MVT::i32, 14, 
/*60626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*60641*/       0, // EndSwitchType
/*60642*/     /*Scope*/ 59, /*->60702*/
/*60643*/       OPC_MoveChild, 0,
/*60645*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60648*/       OPC_RecordChild0, // #0 = $Dn
/*60649*/       OPC_RecordChild1, // #1 = $Dm
/*60650*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60652*/       OPC_MoveParent,
/*60653*/       OPC_RecordChild1, // #2 = $Ddin
/*60654*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60656*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->60679
/*60659*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60661*/         OPC_EmitInteger, MVT::i32, 14, 
/*60664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60679*/       /*SwitchType*/ 20, MVT::f32,// ->60701
/*60681*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60683*/         OPC_EmitInteger, MVT::i32, 14, 
/*60686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60701*/       0, // EndSwitchType
/*60702*/     /*Scope*/ 97|128,2/*353*/, /*->61057*/
/*60704*/       OPC_RecordChild0, // #0 = $dstin
/*60705*/       OPC_MoveChild, 1,
/*60707*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60710*/       OPC_RecordChild0, // #1 = $a
/*60711*/       OPC_RecordChild1, // #2 = $b
/*60712*/       OPC_Scope, 51, /*->60765*/ // 2 children in Scope
/*60714*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*60716*/         OPC_MoveParent,
/*60717*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*60719*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->60742
/*60722*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60724*/           OPC_EmitInteger, MVT::i32, 14, 
/*60727*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60730*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*60742*/         /*SwitchType*/ 20, MVT::f32,// ->60764
/*60744*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60746*/           OPC_EmitInteger, MVT::i32, 14, 
/*60749*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60752*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*60764*/         0, // EndSwitchType
/*60765*/       /*Scope*/ 33|128,2/*289*/, /*->61056*/
/*60767*/         OPC_MoveParent,
/*60768*/         OPC_CheckType, MVT::f32,
/*60770*/         OPC_Scope, 12|128,1/*140*/, /*->60913*/ // 2 children in Scope
/*60773*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60775*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*60782*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60785*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*60794*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60797*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*60807*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*60814*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60817*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60826*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60829*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*60839*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*60846*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60849*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*60858*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60861*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*60871*/           OPC_EmitInteger, MVT::i32, 14, 
/*60874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60877*/           OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*60889*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60892*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*60901*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60904*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60913*/         /*Scope*/ 12|128,1/*140*/, /*->61055*/
/*60915*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*60917*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*60924*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60927*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*60936*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60939*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*60949*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*60956*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60959*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60968*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60971*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*60981*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*60988*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60991*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*61000*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61003*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*61013*/           OPC_EmitInteger, MVT::i32, 14, 
/*61016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61019*/           OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*61031*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61034*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*61043*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61046*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61055*/         0, /*End of Scope*/
/*61056*/       0, /*End of Scope*/
/*61057*/     /*Scope*/ 41|128,2/*297*/, /*->61356*/
/*61059*/       OPC_MoveChild, 0,
/*61061*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61064*/       OPC_RecordChild0, // #0 = $a
/*61065*/       OPC_RecordChild1, // #1 = $b
/*61066*/       OPC_MoveParent,
/*61067*/       OPC_RecordChild1, // #2 = $acc
/*61068*/       OPC_CheckType, MVT::f32,
/*61070*/       OPC_Scope, 12|128,1/*140*/, /*->61213*/ // 2 children in Scope
/*61073*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61075*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*61082*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61085*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*61094*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61097*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*61107*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*61114*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61117*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*61126*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61129*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*61139*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*61146*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61149*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*61158*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61161*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*61171*/         OPC_EmitInteger, MVT::i32, 14, 
/*61174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61177*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*61189*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61192*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*61201*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61204*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61213*/       /*Scope*/ 12|128,1/*140*/, /*->61355*/
/*61215*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61217*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*61224*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61227*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*61236*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61239*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*61249*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*61256*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61259*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*61268*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61271*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*61281*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*61288*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61291*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*61300*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61303*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*61313*/         OPC_EmitInteger, MVT::i32, 14, 
/*61316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61319*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*61331*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61334*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*61343*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61346*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61355*/       0, /*End of Scope*/
/*61356*/     /*Scope*/ 38|128,2/*294*/, /*->61652*/
/*61358*/       OPC_RecordChild0, // #0 = $Dn
/*61359*/       OPC_Scope, 29|128,1/*157*/, /*->61519*/ // 2 children in Scope
/*61362*/         OPC_RecordChild1, // #1 = $Dm
/*61363*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->61385
/*61366*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*61368*/           OPC_EmitInteger, MVT::i32, 14, 
/*61371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61374*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*61385*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->61518
/*61388*/           OPC_Scope, 19, /*->61409*/ // 2 children in Scope
/*61390*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*61392*/             OPC_EmitInteger, MVT::i32, 14, 
/*61395*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61398*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*61409*/           /*Scope*/ 107, /*->61517*/
/*61410*/             OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*61412*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*61419*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61422*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*61431*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61434*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*61444*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*61451*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61454*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*61463*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61466*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*61476*/             OPC_EmitInteger, MVT::i32, 14, 
/*61479*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61482*/             OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*61493*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61496*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*61505*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61508*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61517*/           0, /*End of Scope*/
/*61518*/         0, // EndSwitchType
/*61519*/       /*Scope*/ 2|128,1/*130*/, /*->61651*/
/*61521*/         OPC_MoveChild, 1,
/*61523*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61526*/         OPC_Scope, 74, /*->61602*/ // 2 children in Scope
/*61528*/           OPC_RecordChild0, // #1 = $Vn
/*61529*/           OPC_MoveChild, 1,
/*61531*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61534*/           OPC_RecordChild0, // #2 = $Vm
/*61535*/           OPC_CheckChild0Type, MVT::v2f32,
/*61537*/           OPC_RecordChild1, // #3 = $lane
/*61538*/           OPC_MoveChild, 1,
/*61540*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61543*/           OPC_MoveParent,
/*61544*/           OPC_MoveParent,
/*61545*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61547*/           OPC_MoveParent,
/*61548*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61550*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->61576
/*61553*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61555*/             OPC_EmitConvertToTarget, 3,
/*61557*/             OPC_EmitInteger, MVT::i32, 14, 
/*61560*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61563*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61576*/           /*SwitchType*/ 23, MVT::v4f32,// ->61601
/*61578*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61580*/             OPC_EmitConvertToTarget, 3,
/*61582*/             OPC_EmitInteger, MVT::i32, 14, 
/*61585*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61588*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61601*/           0, // EndSwitchType
/*61602*/         /*Scope*/ 47, /*->61650*/
/*61603*/           OPC_MoveChild, 0,
/*61605*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61608*/           OPC_RecordChild0, // #1 = $Vm
/*61609*/           OPC_CheckChild0Type, MVT::v2f32,
/*61611*/           OPC_RecordChild1, // #2 = $lane
/*61612*/           OPC_MoveChild, 1,
/*61614*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61617*/           OPC_MoveParent,
/*61618*/           OPC_MoveParent,
/*61619*/           OPC_RecordChild1, // #3 = $Vn
/*61620*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61622*/           OPC_MoveParent,
/*61623*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61625*/           OPC_CheckType, MVT::v2f32,
/*61627*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61629*/           OPC_EmitConvertToTarget, 2,
/*61631*/           OPC_EmitInteger, MVT::i32, 14, 
/*61634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61637*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61650*/         0, /*End of Scope*/
/*61651*/       0, /*End of Scope*/
/*61652*/     /*Scope*/ 105, /*->61758*/
/*61653*/       OPC_MoveChild, 0,
/*61655*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61658*/       OPC_Scope, 48, /*->61708*/ // 2 children in Scope
/*61660*/         OPC_RecordChild0, // #0 = $Vn
/*61661*/         OPC_MoveChild, 1,
/*61663*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61666*/         OPC_RecordChild0, // #1 = $Vm
/*61667*/         OPC_CheckChild0Type, MVT::v2f32,
/*61669*/         OPC_RecordChild1, // #2 = $lane
/*61670*/         OPC_MoveChild, 1,
/*61672*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61675*/         OPC_MoveParent,
/*61676*/         OPC_MoveParent,
/*61677*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61679*/         OPC_MoveParent,
/*61680*/         OPC_RecordChild1, // #3 = $src1
/*61681*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61683*/         OPC_CheckType, MVT::v2f32,
/*61685*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61687*/         OPC_EmitConvertToTarget, 2,
/*61689*/         OPC_EmitInteger, MVT::i32, 14, 
/*61692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61708*/       /*Scope*/ 48, /*->61757*/
/*61709*/         OPC_MoveChild, 0,
/*61711*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61714*/         OPC_RecordChild0, // #0 = $Vm
/*61715*/         OPC_CheckChild0Type, MVT::v2f32,
/*61717*/         OPC_RecordChild1, // #1 = $lane
/*61718*/         OPC_MoveChild, 1,
/*61720*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61723*/         OPC_MoveParent,
/*61724*/         OPC_MoveParent,
/*61725*/         OPC_RecordChild1, // #2 = $Vn
/*61726*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61728*/         OPC_MoveParent,
/*61729*/         OPC_RecordChild1, // #3 = $src1
/*61730*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61732*/         OPC_CheckType, MVT::v2f32,
/*61734*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61736*/         OPC_EmitConvertToTarget, 1,
/*61738*/         OPC_EmitInteger, MVT::i32, 14, 
/*61741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61757*/       0, /*End of Scope*/
/*61758*/     /*Scope*/ 53, /*->61812*/
/*61759*/       OPC_RecordChild0, // #0 = $src1
/*61760*/       OPC_MoveChild, 1,
/*61762*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61765*/       OPC_MoveChild, 0,
/*61767*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61770*/       OPC_RecordChild0, // #1 = $Vm
/*61771*/       OPC_CheckChild0Type, MVT::v2f32,
/*61773*/       OPC_RecordChild1, // #2 = $lane
/*61774*/       OPC_MoveChild, 1,
/*61776*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61779*/       OPC_MoveParent,
/*61780*/       OPC_MoveParent,
/*61781*/       OPC_RecordChild1, // #3 = $Vn
/*61782*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61784*/       OPC_MoveParent,
/*61785*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61787*/       OPC_CheckType, MVT::v4f32,
/*61789*/       OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61791*/       OPC_EmitConvertToTarget, 2,
/*61793*/       OPC_EmitInteger, MVT::i32, 14, 
/*61796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61812*/     /*Scope*/ 105, /*->61918*/
/*61813*/       OPC_MoveChild, 0,
/*61815*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61818*/       OPC_Scope, 48, /*->61868*/ // 2 children in Scope
/*61820*/         OPC_RecordChild0, // #0 = $Vn
/*61821*/         OPC_MoveChild, 1,
/*61823*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61826*/         OPC_RecordChild0, // #1 = $Vm
/*61827*/         OPC_CheckChild0Type, MVT::v2f32,
/*61829*/         OPC_RecordChild1, // #2 = $lane
/*61830*/         OPC_MoveChild, 1,
/*61832*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61835*/         OPC_MoveParent,
/*61836*/         OPC_MoveParent,
/*61837*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61839*/         OPC_MoveParent,
/*61840*/         OPC_RecordChild1, // #3 = $src1
/*61841*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61843*/         OPC_CheckType, MVT::v4f32,
/*61845*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61847*/         OPC_EmitConvertToTarget, 2,
/*61849*/         OPC_EmitInteger, MVT::i32, 14, 
/*61852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61868*/       /*Scope*/ 48, /*->61917*/
/*61869*/         OPC_MoveChild, 0,
/*61871*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61874*/         OPC_RecordChild0, // #0 = $Vm
/*61875*/         OPC_CheckChild0Type, MVT::v2f32,
/*61877*/         OPC_RecordChild1, // #1 = $lane
/*61878*/         OPC_MoveChild, 1,
/*61880*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61883*/         OPC_MoveParent,
/*61884*/         OPC_MoveParent,
/*61885*/         OPC_RecordChild1, // #2 = $Vn
/*61886*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61888*/         OPC_MoveParent,
/*61889*/         OPC_RecordChild1, // #3 = $src1
/*61890*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61892*/         OPC_CheckType, MVT::v4f32,
/*61894*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61896*/         OPC_EmitConvertToTarget, 1,
/*61898*/         OPC_EmitInteger, MVT::i32, 14, 
/*61901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61917*/       0, /*End of Scope*/
/*61918*/     /*Scope*/ 10|128,1/*138*/, /*->62058*/
/*61920*/       OPC_RecordChild0, // #0 = $src1
/*61921*/       OPC_MoveChild, 1,
/*61923*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61926*/       OPC_Scope, 64, /*->61992*/ // 2 children in Scope
/*61928*/         OPC_RecordChild0, // #1 = $src2
/*61929*/         OPC_MoveChild, 1,
/*61931*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61934*/         OPC_RecordChild0, // #2 = $src3
/*61935*/         OPC_CheckChild0Type, MVT::v4f32,
/*61937*/         OPC_RecordChild1, // #3 = $lane
/*61938*/         OPC_MoveChild, 1,
/*61940*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61943*/         OPC_MoveParent,
/*61944*/         OPC_MoveParent,
/*61945*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61947*/         OPC_MoveParent,
/*61948*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61950*/         OPC_CheckType, MVT::v4f32,
/*61952*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61954*/         OPC_EmitConvertToTarget, 3,
/*61956*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*61959*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*61968*/         OPC_EmitConvertToTarget, 3,
/*61970*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*61973*/         OPC_EmitInteger, MVT::i32, 14, 
/*61976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61979*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61992*/       /*Scope*/ 64, /*->62057*/
/*61993*/         OPC_MoveChild, 0,
/*61995*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61998*/         OPC_RecordChild0, // #1 = $src3
/*61999*/         OPC_CheckChild0Type, MVT::v4f32,
/*62001*/         OPC_RecordChild1, // #2 = $lane
/*62002*/         OPC_MoveChild, 1,
/*62004*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62007*/         OPC_MoveParent,
/*62008*/         OPC_MoveParent,
/*62009*/         OPC_RecordChild1, // #3 = $src2
/*62010*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62012*/         OPC_MoveParent,
/*62013*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62015*/         OPC_CheckType, MVT::v4f32,
/*62017*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62019*/         OPC_EmitConvertToTarget, 2,
/*62021*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*62024*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*62033*/         OPC_EmitConvertToTarget, 2,
/*62035*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*62038*/         OPC_EmitInteger, MVT::i32, 14, 
/*62041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62057*/       0, /*End of Scope*/
/*62058*/     /*Scope*/ 11|128,1/*139*/, /*->62199*/
/*62060*/       OPC_MoveChild, 0,
/*62062*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62065*/       OPC_Scope, 65, /*->62132*/ // 2 children in Scope
/*62067*/         OPC_RecordChild0, // #0 = $src2
/*62068*/         OPC_MoveChild, 1,
/*62070*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62073*/         OPC_RecordChild0, // #1 = $src3
/*62074*/         OPC_CheckChild0Type, MVT::v4f32,
/*62076*/         OPC_RecordChild1, // #2 = $lane
/*62077*/         OPC_MoveChild, 1,
/*62079*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62082*/         OPC_MoveParent,
/*62083*/         OPC_MoveParent,
/*62084*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62086*/         OPC_MoveParent,
/*62087*/         OPC_RecordChild1, // #3 = $src1
/*62088*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62090*/         OPC_CheckType, MVT::v4f32,
/*62092*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62094*/         OPC_EmitConvertToTarget, 2,
/*62096*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*62099*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*62108*/         OPC_EmitConvertToTarget, 2,
/*62110*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*62113*/         OPC_EmitInteger, MVT::i32, 14, 
/*62116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62132*/       /*Scope*/ 65, /*->62198*/
/*62133*/         OPC_MoveChild, 0,
/*62135*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62138*/         OPC_RecordChild0, // #0 = $src3
/*62139*/         OPC_CheckChild0Type, MVT::v4f32,
/*62141*/         OPC_RecordChild1, // #1 = $lane
/*62142*/         OPC_MoveChild, 1,
/*62144*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62147*/         OPC_MoveParent,
/*62148*/         OPC_MoveParent,
/*62149*/         OPC_RecordChild1, // #2 = $src2
/*62150*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62152*/         OPC_MoveParent,
/*62153*/         OPC_RecordChild1, // #3 = $src1
/*62154*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62156*/         OPC_CheckType, MVT::v4f32,
/*62158*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*62160*/         OPC_EmitConvertToTarget, 1,
/*62162*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*62165*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*62174*/         OPC_EmitConvertToTarget, 1,
/*62176*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*62179*/         OPC_EmitInteger, MVT::i32, 14, 
/*62182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62198*/       0, /*End of Scope*/
/*62199*/     /*Scope*/ 107, /*->62307*/
/*62200*/       OPC_RecordChild0, // #0 = $src1
/*62201*/       OPC_MoveChild, 1,
/*62203*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62206*/       OPC_RecordChild0, // #1 = $Vn
/*62207*/       OPC_RecordChild1, // #2 = $Vm
/*62208*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62210*/       OPC_MoveParent,
/*62211*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62213*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->62260
/*62216*/         OPC_Scope, 20, /*->62238*/ // 2 children in Scope
/*62218*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62220*/           OPC_EmitInteger, MVT::i32, 14, 
/*62223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62238*/         /*Scope*/ 20, /*->62259*/
/*62239*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62241*/           OPC_EmitInteger, MVT::i32, 14, 
/*62244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62247*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62259*/         0, /*End of Scope*/
/*62260*/       /*SwitchType*/ 44, MVT::v4f32,// ->62306
/*62262*/         OPC_Scope, 20, /*->62284*/ // 2 children in Scope
/*62264*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62266*/           OPC_EmitInteger, MVT::i32, 14, 
/*62269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62272*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62284*/         /*Scope*/ 20, /*->62305*/
/*62285*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62287*/           OPC_EmitInteger, MVT::i32, 14, 
/*62290*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62293*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62305*/         0, /*End of Scope*/
/*62306*/       0, // EndSwitchType
/*62307*/     /*Scope*/ 107, /*->62415*/
/*62308*/       OPC_MoveChild, 0,
/*62310*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62313*/       OPC_RecordChild0, // #0 = $Vn
/*62314*/       OPC_RecordChild1, // #1 = $Vm
/*62315*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62317*/       OPC_MoveParent,
/*62318*/       OPC_RecordChild1, // #2 = $src1
/*62319*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62321*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->62368
/*62324*/         OPC_Scope, 20, /*->62346*/ // 2 children in Scope
/*62326*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62328*/           OPC_EmitInteger, MVT::i32, 14, 
/*62331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62346*/         /*Scope*/ 20, /*->62367*/
/*62347*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62349*/           OPC_EmitInteger, MVT::i32, 14, 
/*62352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62355*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62367*/         0, /*End of Scope*/
/*62368*/       /*SwitchType*/ 44, MVT::v4f32,// ->62414
/*62370*/         OPC_Scope, 20, /*->62392*/ // 2 children in Scope
/*62372*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62374*/           OPC_EmitInteger, MVT::i32, 14, 
/*62377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62380*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62392*/         /*Scope*/ 20, /*->62413*/
/*62393*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62395*/           OPC_EmitInteger, MVT::i32, 14, 
/*62398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62401*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62413*/         0, /*End of Scope*/
/*62414*/       0, // EndSwitchType
/*62415*/     /*Scope*/ 46, /*->62462*/
/*62416*/       OPC_RecordChild0, // #0 = $Vn
/*62417*/       OPC_RecordChild1, // #1 = $Vm
/*62418*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->62440
/*62421*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62423*/         OPC_EmitInteger, MVT::i32, 14, 
/*62426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*62440*/       /*SwitchType*/ 19, MVT::v4f32,// ->62461
/*62442*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62444*/         OPC_EmitInteger, MVT::i32, 14, 
/*62447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*62461*/       0, // EndSwitchType
/*62462*/     0, /*End of Scope*/
/*62463*/   /*SwitchOpcode*/ 103|128,9/*1255*/, TARGET_VAL(ISD::FSUB),// ->63722
/*62467*/     OPC_Scope, 113, /*->62582*/ // 6 children in Scope
/*62469*/       OPC_MoveChild, 0,
/*62471*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*62474*/       OPC_MoveChild, 0,
/*62476*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62479*/       OPC_RecordChild0, // #0 = $Dn
/*62480*/       OPC_RecordChild1, // #1 = $Dm
/*62481*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62483*/       OPC_MoveParent,
/*62484*/       OPC_MoveParent,
/*62485*/       OPC_RecordChild1, // #2 = $Ddin
/*62486*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62488*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->62535
/*62491*/         OPC_Scope, 20, /*->62513*/ // 2 children in Scope
/*62493*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62495*/           OPC_EmitInteger, MVT::i32, 14, 
/*62498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62501*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62513*/         /*Scope*/ 20, /*->62534*/
/*62514*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62516*/           OPC_EmitInteger, MVT::i32, 14, 
/*62519*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62522*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62534*/         0, /*End of Scope*/
/*62535*/       /*SwitchType*/ 44, MVT::f32,// ->62581
/*62537*/         OPC_Scope, 20, /*->62559*/ // 2 children in Scope
/*62539*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62541*/           OPC_EmitInteger, MVT::i32, 14, 
/*62544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62547*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62559*/         /*Scope*/ 20, /*->62580*/
/*62560*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62562*/           OPC_EmitInteger, MVT::i32, 14, 
/*62565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62580*/         0, /*End of Scope*/
/*62581*/       0, // EndSwitchType
/*62582*/     /*Scope*/ 59, /*->62642*/
/*62583*/       OPC_RecordChild0, // #0 = $dstin
/*62584*/       OPC_MoveChild, 1,
/*62586*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62589*/       OPC_RecordChild0, // #1 = $a
/*62590*/       OPC_RecordChild1, // #2 = $b
/*62591*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62593*/       OPC_MoveParent,
/*62594*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62596*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62619
/*62599*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62601*/         OPC_EmitInteger, MVT::i32, 14, 
/*62604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*62619*/       /*SwitchType*/ 20, MVT::f32,// ->62641
/*62621*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62623*/         OPC_EmitInteger, MVT::i32, 14, 
/*62626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*62641*/       0, // EndSwitchType
/*62642*/     /*Scope*/ 59, /*->62702*/
/*62643*/       OPC_MoveChild, 0,
/*62645*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62648*/       OPC_RecordChild0, // #0 = $Dn
/*62649*/       OPC_RecordChild1, // #1 = $Dm
/*62650*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62652*/       OPC_MoveParent,
/*62653*/       OPC_RecordChild1, // #2 = $Ddin
/*62654*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62656*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62679
/*62659*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62661*/         OPC_EmitInteger, MVT::i32, 14, 
/*62664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62679*/       /*SwitchType*/ 20, MVT::f32,// ->62701
/*62681*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62683*/         OPC_EmitInteger, MVT::i32, 14, 
/*62686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62701*/       0, // EndSwitchType
/*62702*/     /*Scope*/ 59, /*->62762*/
/*62703*/       OPC_RecordChild0, // #0 = $dstin
/*62704*/       OPC_MoveChild, 1,
/*62706*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62709*/       OPC_RecordChild0, // #1 = $a
/*62710*/       OPC_RecordChild1, // #2 = $b
/*62711*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62713*/       OPC_MoveParent,
/*62714*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62716*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62739
/*62719*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62721*/         OPC_EmitInteger, MVT::i32, 14, 
/*62724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62727*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*62739*/       /*SwitchType*/ 20, MVT::f32,// ->62761
/*62741*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62743*/         OPC_EmitInteger, MVT::i32, 14, 
/*62746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*62761*/       0, // EndSwitchType
/*62762*/     /*Scope*/ 59, /*->62822*/
/*62763*/       OPC_MoveChild, 0,
/*62765*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62768*/       OPC_RecordChild0, // #0 = $Dn
/*62769*/       OPC_RecordChild1, // #1 = $Dm
/*62770*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62772*/       OPC_MoveParent,
/*62773*/       OPC_RecordChild1, // #2 = $Ddin
/*62774*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*62776*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62799
/*62779*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62781*/         OPC_EmitInteger, MVT::i32, 14, 
/*62784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62799*/       /*SwitchType*/ 20, MVT::f32,// ->62821
/*62801*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62803*/         OPC_EmitInteger, MVT::i32, 14, 
/*62806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62821*/       0, // EndSwitchType
/*62822*/     /*Scope*/ 1|128,7/*897*/, /*->63721*/
/*62824*/       OPC_RecordChild0, // #0 = $acc
/*62825*/       OPC_Scope, 40|128,2/*296*/, /*->63124*/ // 4 children in Scope
/*62828*/         OPC_MoveChild, 1,
/*62830*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62833*/         OPC_RecordChild0, // #1 = $a
/*62834*/         OPC_RecordChild1, // #2 = $b
/*62835*/         OPC_MoveParent,
/*62836*/         OPC_CheckType, MVT::f32,
/*62838*/         OPC_Scope, 12|128,1/*140*/, /*->62981*/ // 2 children in Scope
/*62841*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62843*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62850*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62853*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62862*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62865*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*62875*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62882*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62885*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62894*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62897*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*62907*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62914*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62917*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62926*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62929*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*62939*/           OPC_EmitInteger, MVT::i32, 14, 
/*62942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62945*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62957*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62960*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62969*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62972*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62981*/         /*Scope*/ 12|128,1/*140*/, /*->63123*/
/*62983*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62985*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62992*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62995*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63004*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63007*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*63017*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63024*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63027*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63036*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63039*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*63049*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63056*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63059*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63068*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63071*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*63081*/           OPC_EmitInteger, MVT::i32, 14, 
/*63084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63087*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63099*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63102*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63111*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63114*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63123*/         0, /*End of Scope*/
/*63124*/       /*Scope*/ 29|128,1/*157*/, /*->63283*/
/*63126*/         OPC_RecordChild1, // #1 = $Dm
/*63127*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63149
/*63130*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63132*/           OPC_EmitInteger, MVT::i32, 14, 
/*63135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*63149*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->63282
/*63152*/           OPC_Scope, 19, /*->63173*/ // 2 children in Scope
/*63154*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63156*/             OPC_EmitInteger, MVT::i32, 14, 
/*63159*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63162*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*63173*/           /*Scope*/ 107, /*->63281*/
/*63174*/             OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63176*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*63183*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63186*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*63195*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63198*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*63208*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*63215*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63218*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*63227*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63230*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*63240*/             OPC_EmitInteger, MVT::i32, 14, 
/*63243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63246*/             OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*63257*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63260*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*63269*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63272*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63281*/           0, /*End of Scope*/
/*63282*/         0, // EndSwitchType
/*63283*/       /*Scope*/ 5|128,3/*389*/, /*->63674*/
/*63285*/         OPC_MoveChild, 1,
/*63287*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63290*/         OPC_Scope, 74, /*->63366*/ // 5 children in Scope
/*63292*/           OPC_RecordChild0, // #1 = $Vn
/*63293*/           OPC_MoveChild, 1,
/*63295*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63298*/           OPC_RecordChild0, // #2 = $Vm
/*63299*/           OPC_CheckChild0Type, MVT::v2f32,
/*63301*/           OPC_RecordChild1, // #3 = $lane
/*63302*/           OPC_MoveChild, 1,
/*63304*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63307*/           OPC_MoveParent,
/*63308*/           OPC_MoveParent,
/*63309*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63311*/           OPC_MoveParent,
/*63312*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63314*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->63340
/*63317*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63319*/             OPC_EmitConvertToTarget, 3,
/*63321*/             OPC_EmitInteger, MVT::i32, 14, 
/*63324*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63327*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63340*/           /*SwitchType*/ 23, MVT::v4f32,// ->63365
/*63342*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63344*/             OPC_EmitConvertToTarget, 3,
/*63346*/             OPC_EmitInteger, MVT::i32, 14, 
/*63349*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63352*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63365*/           0, // EndSwitchType
/*63366*/         /*Scope*/ 74, /*->63441*/
/*63367*/           OPC_MoveChild, 0,
/*63369*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63372*/           OPC_RecordChild0, // #1 = $Vm
/*63373*/           OPC_CheckChild0Type, MVT::v2f32,
/*63375*/           OPC_RecordChild1, // #2 = $lane
/*63376*/           OPC_MoveChild, 1,
/*63378*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63381*/           OPC_MoveParent,
/*63382*/           OPC_MoveParent,
/*63383*/           OPC_RecordChild1, // #3 = $Vn
/*63384*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63386*/           OPC_MoveParent,
/*63387*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63389*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->63415
/*63392*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63394*/             OPC_EmitConvertToTarget, 2,
/*63396*/             OPC_EmitInteger, MVT::i32, 14, 
/*63399*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63402*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63415*/           /*SwitchType*/ 23, MVT::v4f32,// ->63440
/*63417*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63419*/             OPC_EmitConvertToTarget, 2,
/*63421*/             OPC_EmitInteger, MVT::i32, 14, 
/*63424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63427*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63440*/           0, // EndSwitchType
/*63441*/         /*Scope*/ 64, /*->63506*/
/*63442*/           OPC_RecordChild0, // #1 = $src2
/*63443*/           OPC_MoveChild, 1,
/*63445*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63448*/           OPC_RecordChild0, // #2 = $src3
/*63449*/           OPC_CheckChild0Type, MVT::v4f32,
/*63451*/           OPC_RecordChild1, // #3 = $lane
/*63452*/           OPC_MoveChild, 1,
/*63454*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63457*/           OPC_MoveParent,
/*63458*/           OPC_MoveParent,
/*63459*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63461*/           OPC_MoveParent,
/*63462*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63464*/           OPC_CheckType, MVT::v4f32,
/*63466*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63468*/           OPC_EmitConvertToTarget, 3,
/*63470*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63473*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*63482*/           OPC_EmitConvertToTarget, 3,
/*63484*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63487*/           OPC_EmitInteger, MVT::i32, 14, 
/*63490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63493*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63506*/         /*Scope*/ 64, /*->63571*/
/*63507*/           OPC_MoveChild, 0,
/*63509*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63512*/           OPC_RecordChild0, // #1 = $src3
/*63513*/           OPC_CheckChild0Type, MVT::v4f32,
/*63515*/           OPC_RecordChild1, // #2 = $lane
/*63516*/           OPC_MoveChild, 1,
/*63518*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63521*/           OPC_MoveParent,
/*63522*/           OPC_MoveParent,
/*63523*/           OPC_RecordChild1, // #3 = $src2
/*63524*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63526*/           OPC_MoveParent,
/*63527*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63529*/           OPC_CheckType, MVT::v4f32,
/*63531*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63533*/           OPC_EmitConvertToTarget, 2,
/*63535*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63538*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*63547*/           OPC_EmitConvertToTarget, 2,
/*63549*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63552*/           OPC_EmitInteger, MVT::i32, 14, 
/*63555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63558*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63571*/         /*Scope*/ 101, /*->63673*/
/*63572*/           OPC_RecordChild0, // #1 = $Vn
/*63573*/           OPC_RecordChild1, // #2 = $Vm
/*63574*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63576*/           OPC_MoveParent,
/*63577*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*63579*/           OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->63626
/*63582*/             OPC_Scope, 20, /*->63604*/ // 2 children in Scope
/*63584*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63586*/               OPC_EmitInteger, MVT::i32, 14, 
/*63589*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63592*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63604*/             /*Scope*/ 20, /*->63625*/
/*63605*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63607*/               OPC_EmitInteger, MVT::i32, 14, 
/*63610*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63613*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63625*/             0, /*End of Scope*/
/*63626*/           /*SwitchType*/ 44, MVT::v4f32,// ->63672
/*63628*/             OPC_Scope, 20, /*->63650*/ // 2 children in Scope
/*63630*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63632*/               OPC_EmitInteger, MVT::i32, 14, 
/*63635*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63638*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63650*/             /*Scope*/ 20, /*->63671*/
/*63651*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63653*/               OPC_EmitInteger, MVT::i32, 14, 
/*63656*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63659*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63671*/             0, /*End of Scope*/
/*63672*/           0, // EndSwitchType
/*63673*/         0, /*End of Scope*/
/*63674*/       /*Scope*/ 45, /*->63720*/
/*63675*/         OPC_RecordChild1, // #1 = $Vm
/*63676*/         OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->63698
/*63679*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63681*/           OPC_EmitInteger, MVT::i32, 14, 
/*63684*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63687*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63698*/         /*SwitchType*/ 19, MVT::v4f32,// ->63719
/*63700*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63702*/           OPC_EmitInteger, MVT::i32, 14, 
/*63705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63708*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63719*/         0, // EndSwitchType
/*63720*/       0, /*End of Scope*/
/*63721*/     0, /*End of Scope*/
/*63722*/   /*SwitchOpcode*/ 3|128,3/*387*/, TARGET_VAL(ISD::FMA),// ->64113
/*63726*/     OPC_Scope, 112, /*->63840*/ // 4 children in Scope
/*63728*/       OPC_MoveChild, 0,
/*63730*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63733*/       OPC_RecordChild0, // #0 = $Dn
/*63734*/       OPC_MoveParent,
/*63735*/       OPC_RecordChild1, // #1 = $Dm
/*63736*/       OPC_Scope, 53, /*->63791*/ // 2 children in Scope
/*63738*/         OPC_MoveChild, 2,
/*63740*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63743*/         OPC_RecordChild0, // #2 = $Ddin
/*63744*/         OPC_MoveParent,
/*63745*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63768
/*63748*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63750*/           OPC_EmitInteger, MVT::i32, 14, 
/*63753*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63756*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63768*/         /*SwitchType*/ 20, MVT::f32,// ->63790
/*63770*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*63772*/           OPC_EmitInteger, MVT::i32, 14, 
/*63775*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63778*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63790*/         0, // EndSwitchType
/*63791*/       /*Scope*/ 47, /*->63839*/
/*63792*/         OPC_RecordChild2, // #2 = $Ddin
/*63793*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63816
/*63796*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63798*/           OPC_EmitInteger, MVT::i32, 14, 
/*63801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63816*/         /*SwitchType*/ 20, MVT::f32,// ->63838
/*63818*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*63820*/           OPC_EmitInteger, MVT::i32, 14, 
/*63823*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63826*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63838*/         0, // EndSwitchType
/*63839*/       0, /*End of Scope*/
/*63840*/     /*Scope*/ 36|128,1/*164*/, /*->64006*/
/*63842*/       OPC_RecordChild0, // #0 = $Dn
/*63843*/       OPC_Scope, 54, /*->63899*/ // 2 children in Scope
/*63845*/         OPC_MoveChild, 1,
/*63847*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63850*/         OPC_RecordChild0, // #1 = $Dm
/*63851*/         OPC_MoveParent,
/*63852*/         OPC_RecordChild2, // #2 = $Ddin
/*63853*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63876
/*63856*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63858*/           OPC_EmitInteger, MVT::i32, 14, 
/*63861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63876*/         /*SwitchType*/ 20, MVT::f32,// ->63898
/*63878*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*63880*/           OPC_EmitInteger, MVT::i32, 14, 
/*63883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63886*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63898*/         0, // EndSwitchType
/*63899*/       /*Scope*/ 105, /*->64005*/
/*63900*/         OPC_RecordChild1, // #1 = $Dm
/*63901*/         OPC_Scope, 53, /*->63956*/ // 2 children in Scope
/*63903*/           OPC_MoveChild, 2,
/*63905*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63908*/           OPC_RecordChild0, // #2 = $Ddin
/*63909*/           OPC_MoveParent,
/*63910*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63933
/*63913*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63915*/             OPC_EmitInteger, MVT::i32, 14, 
/*63918*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63921*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63933*/           /*SwitchType*/ 20, MVT::f32,// ->63955
/*63935*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*63937*/             OPC_EmitInteger, MVT::i32, 14, 
/*63940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63943*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63955*/           0, // EndSwitchType
/*63956*/         /*Scope*/ 47, /*->64004*/
/*63957*/           OPC_RecordChild2, // #2 = $Ddin
/*63958*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63981
/*63961*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*63963*/             OPC_EmitInteger, MVT::i32, 14, 
/*63966*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63969*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63981*/           /*SwitchType*/ 20, MVT::f32,// ->64003
/*63983*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*63985*/             OPC_EmitInteger, MVT::i32, 14, 
/*63988*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63991*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64003*/           0, // EndSwitchType
/*64004*/         0, /*End of Scope*/
/*64005*/       0, /*End of Scope*/
/*64006*/     /*Scope*/ 55, /*->64062*/
/*64007*/       OPC_MoveChild, 0,
/*64009*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64012*/       OPC_RecordChild0, // #0 = $Vn
/*64013*/       OPC_MoveParent,
/*64014*/       OPC_RecordChild1, // #1 = $Vm
/*64015*/       OPC_RecordChild2, // #2 = $src1
/*64016*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->64039
/*64019*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*64021*/         OPC_EmitInteger, MVT::i32, 14, 
/*64024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64039*/       /*SwitchType*/ 20, MVT::v4f32,// ->64061
/*64041*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*64043*/         OPC_EmitInteger, MVT::i32, 14, 
/*64046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64061*/       0, // EndSwitchType
/*64062*/     /*Scope*/ 49, /*->64112*/
/*64063*/       OPC_RecordChild0, // #0 = $Vn
/*64064*/       OPC_RecordChild1, // #1 = $Vm
/*64065*/       OPC_RecordChild2, // #2 = $src1
/*64066*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->64089
/*64069*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*64071*/         OPC_EmitInteger, MVT::i32, 14, 
/*64074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64089*/       /*SwitchType*/ 20, MVT::v4f32,// ->64111
/*64091*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*64093*/         OPC_EmitInteger, MVT::i32, 14, 
/*64096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64111*/       0, // EndSwitchType
/*64112*/     0, /*End of Scope*/
/*64113*/   /*SwitchOpcode*/ 10|128,3/*394*/, TARGET_VAL(ISD::FNEG),// ->64511
/*64117*/     OPC_Scope, 99|128,1/*227*/, /*->64347*/ // 2 children in Scope
/*64120*/       OPC_MoveChild, 0,
/*64122*/       OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/, TARGET_VAL(ISD::FMA),// ->64296
/*64127*/         OPC_Scope, 56, /*->64185*/ // 2 children in Scope
/*64129*/           OPC_MoveChild, 0,
/*64131*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64134*/           OPC_RecordChild0, // #0 = $Dn
/*64135*/           OPC_MoveParent,
/*64136*/           OPC_RecordChild1, // #1 = $Dm
/*64137*/           OPC_RecordChild2, // #2 = $Ddin
/*64138*/           OPC_MoveParent,
/*64139*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64162
/*64142*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*64144*/             OPC_EmitInteger, MVT::i32, 14, 
/*64147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64150*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64162*/           /*SwitchType*/ 20, MVT::f32,// ->64184
/*64164*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*64166*/             OPC_EmitInteger, MVT::i32, 14, 
/*64169*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64172*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64184*/           0, // EndSwitchType
/*64185*/         /*Scope*/ 109, /*->64295*/
/*64186*/           OPC_RecordChild0, // #0 = $Dn
/*64187*/           OPC_Scope, 55, /*->64244*/ // 2 children in Scope
/*64189*/             OPC_MoveChild, 1,
/*64191*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64194*/             OPC_RecordChild0, // #1 = $Dm
/*64195*/             OPC_MoveParent,
/*64196*/             OPC_RecordChild2, // #2 = $Ddin
/*64197*/             OPC_MoveParent,
/*64198*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64221
/*64201*/               OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*64203*/               OPC_EmitInteger, MVT::i32, 14, 
/*64206*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64209*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64221*/             /*SwitchType*/ 20, MVT::f32,// ->64243
/*64223*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*64225*/               OPC_EmitInteger, MVT::i32, 14, 
/*64228*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64231*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64243*/             0, // EndSwitchType
/*64244*/           /*Scope*/ 49, /*->64294*/
/*64245*/             OPC_RecordChild1, // #1 = $Dm
/*64246*/             OPC_RecordChild2, // #2 = $Ddin
/*64247*/             OPC_MoveParent,
/*64248*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64271
/*64251*/               OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*64253*/               OPC_EmitInteger, MVT::i32, 14, 
/*64256*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64259*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64271*/             /*SwitchType*/ 20, MVT::f32,// ->64293
/*64273*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*64275*/               OPC_EmitInteger, MVT::i32, 14, 
/*64278*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64281*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64293*/             0, // EndSwitchType
/*64294*/           0, /*End of Scope*/
/*64295*/         0, /*End of Scope*/
/*64296*/       /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FMUL),// ->64346
/*64299*/         OPC_RecordChild0, // #0 = $Dn
/*64300*/         OPC_RecordChild1, // #1 = $Dm
/*64301*/         OPC_MoveParent,
/*64302*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64324
/*64305*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*64307*/           OPC_EmitInteger, MVT::i32, 14, 
/*64310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64313*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64324*/         /*SwitchType*/ 19, MVT::f32,// ->64345
/*64326*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*64328*/           OPC_EmitInteger, MVT::i32, 14, 
/*64331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64345*/         0, // EndSwitchType
/*64346*/       0, // EndSwitchOpcode
/*64347*/     /*Scope*/ 33|128,1/*161*/, /*->64510*/
/*64349*/       OPC_RecordChild0, // #0 = $Dm
/*64350*/       OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->64371
/*64353*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*64355*/         OPC_EmitInteger, MVT::i32, 14, 
/*64358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*64371*/       /*SwitchType*/ 96, MVT::f32,// ->64469
/*64373*/         OPC_Scope, 18, /*->64393*/ // 2 children in Scope
/*64375*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*64377*/           OPC_EmitInteger, MVT::i32, 14, 
/*64380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64383*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*64393*/         /*Scope*/ 74, /*->64468*/
/*64394*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64396*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*64403*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64406*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*64415*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64418*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*64428*/           OPC_EmitInteger, MVT::i32, 14, 
/*64431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64434*/           OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*64444*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64447*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64456*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64459*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64468*/         0, /*End of Scope*/
/*64469*/       /*SwitchType*/ 18, MVT::v2f32,// ->64489
/*64471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64473*/         OPC_EmitInteger, MVT::i32, 14, 
/*64476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*64489*/       /*SwitchType*/ 18, MVT::v4f32,// ->64509
/*64491*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64493*/         OPC_EmitInteger, MVT::i32, 14, 
/*64496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64499*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*64509*/       0, // EndSwitchType
/*64510*/     0, /*End of Scope*/
/*64511*/   /*SwitchOpcode*/ 125|128,5/*765*/, TARGET_VAL(ISD::FMUL),// ->65280
/*64515*/     OPC_Scope, 52, /*->64569*/ // 8 children in Scope
/*64517*/       OPC_MoveChild, 0,
/*64519*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64522*/       OPC_RecordChild0, // #0 = $a
/*64523*/       OPC_MoveParent,
/*64524*/       OPC_RecordChild1, // #1 = $b
/*64525*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64547
/*64528*/         OPC_CheckPatternPredicate, 80, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*64530*/         OPC_EmitInteger, MVT::i32, 14, 
/*64533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*64547*/       /*SwitchType*/ 19, MVT::f32,// ->64568
/*64549*/         OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*64551*/         OPC_EmitInteger, MVT::i32, 14, 
/*64554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*64568*/       0, // EndSwitchType
/*64569*/     /*Scope*/ 25|128,2/*281*/, /*->64852*/
/*64571*/       OPC_RecordChild0, // #0 = $b
/*64572*/       OPC_Scope, 51, /*->64625*/ // 3 children in Scope
/*64574*/         OPC_MoveChild, 1,
/*64576*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64579*/         OPC_RecordChild0, // #1 = $a
/*64580*/         OPC_MoveParent,
/*64581*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64603
/*64584*/           OPC_CheckPatternPredicate, 80, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*64586*/           OPC_EmitInteger, MVT::i32, 14, 
/*64589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*64603*/         /*SwitchType*/ 19, MVT::f32,// ->64624
/*64605*/           OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*64607*/           OPC_EmitInteger, MVT::i32, 14, 
/*64610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64613*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*64624*/         0, // EndSwitchType
/*64625*/       /*Scope*/ 29|128,1/*157*/, /*->64784*/
/*64627*/         OPC_RecordChild1, // #1 = $Dm
/*64628*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64650
/*64631*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*64633*/           OPC_EmitInteger, MVT::i32, 14, 
/*64636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64650*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->64783
/*64653*/           OPC_Scope, 19, /*->64674*/ // 2 children in Scope
/*64655*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*64657*/             OPC_EmitInteger, MVT::i32, 14, 
/*64660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64663*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64674*/           /*Scope*/ 107, /*->64782*/
/*64675*/             OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64677*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64684*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64687*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64696*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64699*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64709*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64716*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64719*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64728*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64731*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*64741*/             OPC_EmitInteger, MVT::i32, 14, 
/*64744*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64747*/             OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*64758*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64761*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*64770*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64773*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64782*/           0, /*End of Scope*/
/*64783*/         0, // EndSwitchType
/*64784*/       /*Scope*/ 66, /*->64851*/
/*64785*/         OPC_MoveChild, 1,
/*64787*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64790*/         OPC_RecordChild0, // #1 = $Vm
/*64791*/         OPC_CheckChild0Type, MVT::v2f32,
/*64793*/         OPC_RecordChild1, // #2 = $lane
/*64794*/         OPC_MoveChild, 1,
/*64796*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64799*/         OPC_MoveParent,
/*64800*/         OPC_MoveParent,
/*64801*/         OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->64826
/*64804*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64806*/           OPC_EmitConvertToTarget, 2,
/*64808*/           OPC_EmitInteger, MVT::i32, 14, 
/*64811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64826*/         /*SwitchType*/ 22, MVT::v4f32,// ->64850
/*64828*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64830*/           OPC_EmitConvertToTarget, 2,
/*64832*/           OPC_EmitInteger, MVT::i32, 14, 
/*64835*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64838*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64850*/         0, // EndSwitchType
/*64851*/       0, /*End of Scope*/
/*64852*/     /*Scope*/ 67, /*->64920*/
/*64853*/       OPC_MoveChild, 0,
/*64855*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64858*/       OPC_RecordChild0, // #0 = $Vm
/*64859*/       OPC_CheckChild0Type, MVT::v2f32,
/*64861*/       OPC_RecordChild1, // #1 = $lane
/*64862*/       OPC_MoveChild, 1,
/*64864*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64867*/       OPC_MoveParent,
/*64868*/       OPC_MoveParent,
/*64869*/       OPC_RecordChild1, // #2 = $Vn
/*64870*/       OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->64895
/*64873*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64875*/         OPC_EmitConvertToTarget, 1,
/*64877*/         OPC_EmitInteger, MVT::i32, 14, 
/*64880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64895*/       /*SwitchType*/ 22, MVT::v4f32,// ->64919
/*64897*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64899*/         OPC_EmitConvertToTarget, 1,
/*64901*/         OPC_EmitInteger, MVT::i32, 14, 
/*64904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64919*/       0, // EndSwitchType
/*64920*/     /*Scope*/ 56, /*->64977*/
/*64921*/       OPC_RecordChild0, // #0 = $src1
/*64922*/       OPC_MoveChild, 1,
/*64924*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64927*/       OPC_RecordChild0, // #1 = $src2
/*64928*/       OPC_CheckChild0Type, MVT::v4f32,
/*64930*/       OPC_RecordChild1, // #2 = $lane
/*64931*/       OPC_MoveChild, 1,
/*64933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64936*/       OPC_MoveParent,
/*64937*/       OPC_MoveParent,
/*64938*/       OPC_CheckType, MVT::v4f32,
/*64940*/       OPC_EmitConvertToTarget, 2,
/*64942*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*64945*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*64954*/       OPC_EmitConvertToTarget, 2,
/*64956*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*64959*/       OPC_EmitInteger, MVT::i32, 14, 
/*64962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64965*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64977*/     /*Scope*/ 56, /*->65034*/
/*64978*/       OPC_MoveChild, 0,
/*64980*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64983*/       OPC_RecordChild0, // #0 = $src2
/*64984*/       OPC_CheckChild0Type, MVT::v4f32,
/*64986*/       OPC_RecordChild1, // #1 = $lane
/*64987*/       OPC_MoveChild, 1,
/*64989*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64992*/       OPC_MoveParent,
/*64993*/       OPC_MoveParent,
/*64994*/       OPC_RecordChild1, // #2 = $src1
/*64995*/       OPC_CheckType, MVT::v4f32,
/*64997*/       OPC_EmitConvertToTarget, 1,
/*64999*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*65002*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*65011*/       OPC_EmitConvertToTarget, 1,
/*65013*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*65016*/       OPC_EmitInteger, MVT::i32, 14, 
/*65019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65034*/     /*Scope*/ 98, /*->65133*/
/*65035*/       OPC_RecordChild0, // #0 = $Rn
/*65036*/       OPC_MoveChild, 1,
/*65038*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*65041*/       OPC_RecordChild0, // #1 = $Rm
/*65042*/       OPC_CheckChild0Type, MVT::f32,
/*65044*/       OPC_MoveParent,
/*65045*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->65089
/*65048*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65055*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65058*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*65068*/         OPC_EmitInteger, MVT::i32, 0, 
/*65071*/         OPC_EmitInteger, MVT::i32, 14, 
/*65074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*65089*/       /*SwitchType*/ 41, MVT::v4f32,// ->65132
/*65091*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65098*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65101*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*65111*/         OPC_EmitInteger, MVT::i32, 0, 
/*65114*/         OPC_EmitInteger, MVT::i32, 14, 
/*65117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*65132*/       0, // EndSwitchType
/*65133*/     /*Scope*/ 98, /*->65232*/
/*65134*/       OPC_MoveChild, 0,
/*65136*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*65139*/       OPC_RecordChild0, // #0 = $Rm
/*65140*/       OPC_CheckChild0Type, MVT::f32,
/*65142*/       OPC_MoveParent,
/*65143*/       OPC_RecordChild1, // #1 = $Rn
/*65144*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->65188
/*65147*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65154*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65157*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*65167*/         OPC_EmitInteger, MVT::i32, 0, 
/*65170*/         OPC_EmitInteger, MVT::i32, 14, 
/*65173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*65188*/       /*SwitchType*/ 41, MVT::v4f32,// ->65231
/*65190*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65197*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65200*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*65210*/         OPC_EmitInteger, MVT::i32, 0, 
/*65213*/         OPC_EmitInteger, MVT::i32, 14, 
/*65216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*65231*/       0, // EndSwitchType
/*65232*/     /*Scope*/ 46, /*->65279*/
/*65233*/       OPC_RecordChild0, // #0 = $Vn
/*65234*/       OPC_RecordChild1, // #1 = $Vm
/*65235*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->65257
/*65238*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65240*/         OPC_EmitInteger, MVT::i32, 14, 
/*65243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65257*/       /*SwitchType*/ 19, MVT::v4f32,// ->65278
/*65259*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65261*/         OPC_EmitInteger, MVT::i32, 14, 
/*65264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65278*/       0, // EndSwitchType
/*65279*/     0, /*End of Scope*/
/*65280*/   /*SwitchOpcode*/ 99|128,1/*227*/, TARGET_VAL(ARMISD::FTOSI),// ->65511
/*65284*/     OPC_Scope, 100, /*->65386*/ // 2 children in Scope
/*65286*/       OPC_MoveChild, 0,
/*65288*/       OPC_SwitchOpcode /*3 cases */, 29, TARGET_VAL(ISD::FROUND),// ->65321
/*65292*/         OPC_RecordChild0, // #0 = $Sm
/*65293*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65307
/*65296*/           OPC_MoveParent,
/*65297*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65299*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTASS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (frnd:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTASS:f32 SPR:f32:$Sm)
/*65307*/         /*SwitchType*/ 11, MVT::f64,// ->65320
/*65309*/           OPC_MoveParent,
/*65310*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTASD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (frnd:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTASD:f32 DPR:f64:$Dm)
/*65320*/         0, // EndSwitchType
/*65321*/       /*SwitchOpcode*/ 29, TARGET_VAL(ISD::FCEIL),// ->65353
/*65324*/         OPC_RecordChild0, // #0 = $Sm
/*65325*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65339
/*65328*/           OPC_MoveParent,
/*65329*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (fceil:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTPSS:f32 SPR:f32:$Sm)
/*65339*/         /*SwitchType*/ 11, MVT::f64,// ->65352
/*65341*/           OPC_MoveParent,
/*65342*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65344*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (fceil:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTPSD:f32 DPR:f64:$Dm)
/*65352*/         0, // EndSwitchType
/*65353*/       /*SwitchOpcode*/ 29, TARGET_VAL(ISD::FFLOOR),// ->65385
/*65356*/         OPC_RecordChild0, // #0 = $Sm
/*65357*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65371
/*65360*/           OPC_MoveParent,
/*65361*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65363*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (ffloor:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTMSS:f32 SPR:f32:$Sm)
/*65371*/         /*SwitchType*/ 11, MVT::f64,// ->65384
/*65373*/           OPC_MoveParent,
/*65374*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftosi:f32 (ffloor:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTMSD:f32 DPR:f64:$Dm)
/*65384*/         0, // EndSwitchType
/*65385*/       0, // EndSwitchOpcode
/*65386*/     /*Scope*/ 123, /*->65510*/
/*65387*/       OPC_RecordChild0, // #0 = $Dm
/*65388*/       OPC_Scope, 20, /*->65410*/ // 2 children in Scope
/*65390*/         OPC_CheckChild0Type, MVT::f64,
/*65392*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65394*/         OPC_EmitInteger, MVT::i32, 14, 
/*65397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*65410*/       /*Scope*/ 98, /*->65509*/
/*65411*/         OPC_CheckChild0Type, MVT::f32,
/*65413*/         OPC_Scope, 18, /*->65433*/ // 2 children in Scope
/*65415*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65417*/           OPC_EmitInteger, MVT::i32, 14, 
/*65420*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65423*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*65433*/         /*Scope*/ 74, /*->65508*/
/*65434*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65436*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65443*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65446*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65455*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65458*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65468*/           OPC_EmitInteger, MVT::i32, 14, 
/*65471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65474*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65484*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65487*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65496*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65499*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65508*/         0, /*End of Scope*/
/*65509*/       0, /*End of Scope*/
/*65510*/     0, /*End of Scope*/
/*65511*/   /*SwitchOpcode*/ 99|128,1/*227*/, TARGET_VAL(ARMISD::FTOUI),// ->65742
/*65515*/     OPC_Scope, 100, /*->65617*/ // 2 children in Scope
/*65517*/       OPC_MoveChild, 0,
/*65519*/       OPC_SwitchOpcode /*3 cases */, 29, TARGET_VAL(ISD::FROUND),// ->65552
/*65523*/         OPC_RecordChild0, // #0 = $Sm
/*65524*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65538
/*65527*/           OPC_MoveParent,
/*65528*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTAUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (frnd:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTAUS:f32 SPR:f32:$Sm)
/*65538*/         /*SwitchType*/ 11, MVT::f64,// ->65551
/*65540*/           OPC_MoveParent,
/*65541*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65543*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTAUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (frnd:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTAUD:f32 DPR:f64:$Dm)
/*65551*/         0, // EndSwitchType
/*65552*/       /*SwitchOpcode*/ 29, TARGET_VAL(ISD::FCEIL),// ->65584
/*65555*/         OPC_RecordChild0, // #0 = $Sm
/*65556*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65570
/*65559*/           OPC_MoveParent,
/*65560*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (fceil:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTPUS:f32 SPR:f32:$Sm)
/*65570*/         /*SwitchType*/ 11, MVT::f64,// ->65583
/*65572*/           OPC_MoveParent,
/*65573*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65575*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (fceil:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTPUD:f32 DPR:f64:$Dm)
/*65583*/         0, // EndSwitchType
/*65584*/       /*SwitchOpcode*/ 29, TARGET_VAL(ISD::FFLOOR),// ->65616
/*65587*/         OPC_RecordChild0, // #0 = $Sm
/*65588*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->65602
/*65591*/           OPC_MoveParent,
/*65592*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65594*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (ffloor:f32 SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VCVTMUS:f32 SPR:f32:$Sm)
/*65602*/         /*SwitchType*/ 11, MVT::f64,// ->65615
/*65604*/           OPC_MoveParent,
/*65605*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (arm_ftoui:f32 (ffloor:f64 DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VCVTMUD:f32 DPR:f64:$Dm)
/*65615*/         0, // EndSwitchType
/*65616*/       0, // EndSwitchOpcode
/*65617*/     /*Scope*/ 123, /*->65741*/
/*65618*/       OPC_RecordChild0, // #0 = $Dm
/*65619*/       OPC_Scope, 20, /*->65641*/ // 2 children in Scope
/*65621*/         OPC_CheckChild0Type, MVT::f64,
/*65623*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65625*/         OPC_EmitInteger, MVT::i32, 14, 
/*65628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*65641*/       /*Scope*/ 98, /*->65740*/
/*65642*/         OPC_CheckChild0Type, MVT::f32,
/*65644*/         OPC_Scope, 18, /*->65664*/ // 2 children in Scope
/*65646*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65648*/           OPC_EmitInteger, MVT::i32, 14, 
/*65651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65654*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*65664*/         /*Scope*/ 74, /*->65739*/
/*65665*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65667*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65674*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65677*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65686*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65689*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65699*/           OPC_EmitInteger, MVT::i32, 14, 
/*65702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65705*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65715*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65718*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65727*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65730*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65739*/         0, /*End of Scope*/
/*65740*/       0, /*End of Scope*/
/*65741*/     0, /*End of Scope*/
/*65742*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::ConstantFP),// ->65802
/*65745*/     OPC_RecordNode, // #0 = $imm
/*65746*/     OPC_SwitchType /*2 cases */, 25, MVT::f64,// ->65774
/*65749*/       OPC_CheckPredicate, 117, // Predicate_vfp_f64imm
/*65751*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP())
/*65753*/       OPC_EmitConvertToTarget, 0,
/*65755*/       OPC_EmitNodeXForm, 19, 1, // anonymous_4798
/*65758*/       OPC_EmitInteger, MVT::i32, 14, 
/*65761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4798>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4798:f64 (fpimm:f64):$imm))
/*65774*/     /*SwitchType*/ 25, MVT::f32,// ->65801
/*65776*/       OPC_CheckPredicate, 118, // Predicate_vfp_f32imm
/*65778*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasVFP3())
/*65780*/       OPC_EmitConvertToTarget, 0,
/*65782*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4797
/*65785*/       OPC_EmitInteger, MVT::i32, 14, 
/*65788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4797>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4797:f32 (fpimm:f32):$imm))
/*65801*/     0, // EndSwitchType
/*65802*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::FDIV),// ->65851
/*65805*/     OPC_RecordChild0, // #0 = $Dn
/*65806*/     OPC_RecordChild1, // #1 = $Dm
/*65807*/     OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65829
/*65810*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65812*/       OPC_EmitInteger, MVT::i32, 14, 
/*65815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65829*/     /*SwitchType*/ 19, MVT::f32,// ->65850
/*65831*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65833*/       OPC_EmitInteger, MVT::i32, 14, 
/*65836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65850*/     0, // EndSwitchType
/*65851*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMAXNM),// ->65893
/*65854*/     OPC_RecordChild0, // #0 = $Sn
/*65855*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->65874
/*65858*/       OPC_CheckChild0Type, MVT::f32,
/*65860*/       OPC_RecordChild1, // #1 = $Sm
/*65861*/       OPC_CheckChild1Type, MVT::f32,
/*65863*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65874*/     /*SwitchType*/ 16, MVT::f64,// ->65892
/*65876*/       OPC_CheckChild0Type, MVT::f64,
/*65878*/       OPC_RecordChild1, // #1 = $Dm
/*65879*/       OPC_CheckChild1Type, MVT::f64,
/*65881*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65892*/     0, // EndSwitchType
/*65893*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMINNM),// ->65935
/*65896*/     OPC_RecordChild0, // #0 = $Sn
/*65897*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->65916
/*65900*/       OPC_CheckChild0Type, MVT::f32,
/*65902*/       OPC_RecordChild1, // #1 = $Sm
/*65903*/       OPC_CheckChild1Type, MVT::f32,
/*65905*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*65907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65916*/     /*SwitchType*/ 16, MVT::f64,// ->65934
/*65918*/       OPC_CheckChild0Type, MVT::f64,
/*65920*/       OPC_RecordChild1, // #1 = $Dm
/*65921*/       OPC_CheckChild1Type, MVT::f64,
/*65923*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*65925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65934*/     0, // EndSwitchType
/*65935*/   /*SwitchOpcode*/ 33|128,1/*161*/, TARGET_VAL(ISD::FABS),// ->66100
/*65939*/     OPC_RecordChild0, // #0 = $Dm
/*65940*/     OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->65961
/*65943*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65945*/       OPC_EmitInteger, MVT::i32, 14, 
/*65948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VABSD:f64 DPR:f64:$Dm)
/*65961*/     /*SwitchType*/ 96, MVT::f32,// ->66059
/*65963*/       OPC_Scope, 18, /*->65983*/ // 2 children in Scope
/*65965*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65967*/         OPC_EmitInteger, MVT::i32, 14, 
/*65970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VABSS:f32 SPR:f32:$Sm)
/*65983*/       /*Scope*/ 74, /*->66058*/
/*65984*/         OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65986*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65993*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65996*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66005*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66008*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66018*/         OPC_EmitInteger, MVT::i32, 14, 
/*66021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66024*/         OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66034*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66037*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66046*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66049*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66058*/       0, /*End of Scope*/
/*66059*/     /*SwitchType*/ 18, MVT::v2f32,// ->66079
/*66061*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66063*/       OPC_EmitInteger, MVT::i32, 14, 
/*66066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*66079*/     /*SwitchType*/ 18, MVT::v4f32,// ->66099
/*66081*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66083*/       OPC_EmitInteger, MVT::i32, 14, 
/*66086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*66099*/     0, // EndSwitchType
/*66100*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_EXTEND),// ->66124
/*66103*/     OPC_RecordChild0, // #0 = $Sm
/*66104*/     OPC_CheckType, MVT::f64,
/*66106*/     OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66108*/     OPC_EmitInteger, MVT::i32, 14, 
/*66111*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66114*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*66124*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_ROUND),// ->66148
/*66127*/     OPC_RecordChild0, // #0 = $Dm
/*66128*/     OPC_CheckType, MVT::f32,
/*66130*/     OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66132*/     OPC_EmitInteger, MVT::i32, 14, 
/*66135*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66138*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*66148*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FTRUNC),// ->66194
/*66151*/     OPC_RecordChild0, // #0 = $Sm
/*66152*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->66173
/*66155*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66157*/       OPC_EmitInteger, MVT::i32, 14, 
/*66160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*66173*/     /*SwitchType*/ 18, MVT::f64,// ->66193
/*66175*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66177*/       OPC_EmitInteger, MVT::i32, 14, 
/*66180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*66193*/     0, // EndSwitchType
/*66194*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FNEARBYINT),// ->66240
/*66197*/     OPC_RecordChild0, // #0 = $Sm
/*66198*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->66219
/*66201*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66203*/       OPC_EmitInteger, MVT::i32, 14, 
/*66206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66209*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*66219*/     /*SwitchType*/ 18, MVT::f64,// ->66239
/*66221*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66223*/       OPC_EmitInteger, MVT::i32, 14, 
/*66226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*66239*/     0, // EndSwitchType
/*66240*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FRINT),// ->66286
/*66243*/     OPC_RecordChild0, // #0 = $Sm
/*66244*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->66265
/*66247*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66249*/       OPC_EmitInteger, MVT::i32, 14, 
/*66252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*66265*/     /*SwitchType*/ 18, MVT::f64,// ->66285
/*66267*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66269*/       OPC_EmitInteger, MVT::i32, 14, 
/*66272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*66285*/     0, // EndSwitchType
/*66286*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FROUND),// ->66316
/*66289*/     OPC_RecordChild0, // #0 = $Sm
/*66290*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->66303
/*66293*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66295*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*66303*/     /*SwitchType*/ 10, MVT::f64,// ->66315
/*66305*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*66315*/     0, // EndSwitchType
/*66316*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FCEIL),// ->66346
/*66319*/     OPC_RecordChild0, // #0 = $Sm
/*66320*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->66333
/*66323*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*66333*/     /*SwitchType*/ 10, MVT::f64,// ->66345
/*66335*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*66345*/     0, // EndSwitchType
/*66346*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FFLOOR),// ->66376
/*66349*/     OPC_RecordChild0, // #0 = $Sm
/*66350*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->66363
/*66353*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*66355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*66363*/     /*SwitchType*/ 10, MVT::f64,// ->66375
/*66365*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*66367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*66375*/     0, // EndSwitchType
/*66376*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FSQRT),// ->66422
/*66379*/     OPC_RecordChild0, // #0 = $Dm
/*66380*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66401
/*66383*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66385*/       OPC_EmitInteger, MVT::i32, 14, 
/*66388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*66401*/     /*SwitchType*/ 18, MVT::f32,// ->66421
/*66403*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66405*/       OPC_EmitInteger, MVT::i32, 14, 
/*66408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*66421*/     0, // EndSwitchType
/*66422*/   /*SwitchOpcode*/ 21, TARGET_VAL(ARMISD::VMOVDRR),// ->66446
/*66425*/     OPC_RecordChild0, // #0 = $Rt
/*66426*/     OPC_RecordChild1, // #1 = $Rt2
/*66427*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66429*/     OPC_EmitInteger, MVT::i32, 14, 
/*66432*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66435*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*66446*/   /*SwitchOpcode*/ 121, TARGET_VAL(ARMISD::SITOF),// ->66570
/*66449*/     OPC_RecordChild0, // #0 = $Sm
/*66450*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66471
/*66453*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66455*/       OPC_EmitInteger, MVT::i32, 14, 
/*66458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOD:f64 SPR:f32:$Sm)
/*66471*/     /*SwitchType*/ 96, MVT::f32,// ->66569
/*66473*/       OPC_Scope, 18, /*->66493*/ // 2 children in Scope
/*66475*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*66477*/         OPC_EmitInteger, MVT::i32, 14, 
/*66480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66483*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*66493*/       /*Scope*/ 74, /*->66568*/
/*66494*/         OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66496*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66503*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66506*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66515*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66518*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66528*/         OPC_EmitInteger, MVT::i32, 14, 
/*66531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66534*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66544*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66547*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66556*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66559*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66568*/       0, /*End of Scope*/
/*66569*/     0, // EndSwitchType
/*66570*/   /*SwitchOpcode*/ 121, TARGET_VAL(ARMISD::UITOF),// ->66694
/*66573*/     OPC_RecordChild0, // #0 = $Sm
/*66574*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66595
/*66577*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66579*/       OPC_EmitInteger, MVT::i32, 14, 
/*66582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOD:f64 SPR:f32:$Sm)
/*66595*/     /*SwitchType*/ 96, MVT::f32,// ->66693
/*66597*/       OPC_Scope, 18, /*->66617*/ // 2 children in Scope
/*66599*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*66601*/         OPC_EmitInteger, MVT::i32, 14, 
/*66604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*66617*/       /*Scope*/ 74, /*->66692*/
/*66618*/         OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66620*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66627*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66630*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66639*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66642*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66652*/         OPC_EmitInteger, MVT::i32, 14, 
/*66655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66658*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66668*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66671*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66680*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66683*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66692*/       0, /*End of Scope*/
/*66693*/     0, // EndSwitchType
/*66694*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::FP16_TO_FP),// ->66762
/*66697*/     OPC_RecordChild0, // #0 = $a
/*66698*/     OPC_CheckChild0Type, MVT::i32,
/*66700*/     OPC_SwitchType /*2 cases */, 28, MVT::f32,// ->66731
/*66703*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66706*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*66715*/       OPC_EmitInteger, MVT::i32, 14, 
/*66718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*66731*/     /*SwitchType*/ 28, MVT::f64,// ->66761
/*66733*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66736*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*66745*/       OPC_EmitInteger, MVT::i32, 14, 
/*66748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*66761*/     0, // EndSwitchType
/*66762*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMAX),// ->66874
/*66765*/     OPC_RecordChild0, // #0 = $a
/*66766*/     OPC_RecordChild1, // #1 = $b
/*66767*/     OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66769*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66776*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66779*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66788*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66791*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66801*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66808*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66811*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66820*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66823*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66833*/     OPC_EmitInteger, MVT::i32, 14, 
/*66836*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66839*/     OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66850*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66853*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66862*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66865*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66874*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMIN),// ->66986
/*66877*/     OPC_RecordChild0, // #0 = $a
/*66878*/     OPC_RecordChild1, // #1 = $b
/*66879*/     OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66881*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66888*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66891*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66900*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66903*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66913*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66920*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66923*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66932*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66935*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66945*/     OPC_EmitInteger, MVT::i32, 14, 
/*66948*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66951*/     OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66962*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66965*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66974*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66977*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66986*/   /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ARMISD::VMOVIMM),// ->67196
/*66990*/     OPC_Scope, 32, /*->67024*/ // 2 children in Scope
/*66992*/       OPC_MoveChild, 0,
/*66994*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*66997*/       OPC_MoveParent,
/*66998*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*67000*/       OPC_SwitchType /*2 cases */, 9, MVT::v2i32,// ->67012
/*67003*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*67005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVD0), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*67012*/       /*SwitchType*/ 9, MVT::v4i32,// ->67023
/*67014*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*67016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVQ0), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*67023*/       0, // EndSwitchType
/*67024*/     /*Scope*/ 41|128,1/*169*/, /*->67195*/
/*67026*/       OPC_RecordChild0, // #0 = $SIMM
/*67027*/       OPC_MoveChild, 0,
/*67029*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*67032*/       OPC_MoveParent,
/*67033*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->67054
/*67036*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67038*/         OPC_EmitInteger, MVT::i32, 14, 
/*67041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*67054*/       /*SwitchType*/ 18, MVT::v16i8,// ->67074
/*67056*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67058*/         OPC_EmitInteger, MVT::i32, 14, 
/*67061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*67074*/       /*SwitchType*/ 18, MVT::v4i16,// ->67094
/*67076*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67078*/         OPC_EmitInteger, MVT::i32, 14, 
/*67081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67084*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*67094*/       /*SwitchType*/ 18, MVT::v8i16,// ->67114
/*67096*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67098*/         OPC_EmitInteger, MVT::i32, 14, 
/*67101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*67114*/       /*SwitchType*/ 18, MVT::v2i32,// ->67134
/*67116*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67118*/         OPC_EmitInteger, MVT::i32, 14, 
/*67121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*67134*/       /*SwitchType*/ 18, MVT::v4i32,// ->67154
/*67136*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67138*/         OPC_EmitInteger, MVT::i32, 14, 
/*67141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*67154*/       /*SwitchType*/ 18, MVT::v1i64,// ->67174
/*67156*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67158*/         OPC_EmitInteger, MVT::i32, 14, 
/*67161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67164*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*67174*/       /*SwitchType*/ 18, MVT::v2i64,// ->67194
/*67176*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67178*/         OPC_EmitInteger, MVT::i32, 14, 
/*67181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*67194*/       0, // EndSwitchType
/*67195*/     0, /*End of Scope*/
/*67196*/   /*SwitchOpcode*/ 79|128,5/*719*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->67919
/*67200*/     OPC_RecordChild0, // #0 = $src
/*67201*/     OPC_Scope, 11|128,2/*267*/, /*->67471*/ // 4 children in Scope
/*67204*/       OPC_MoveChild, 1,
/*67206*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*67209*/       OPC_RecordMemRef,
/*67210*/       OPC_RecordNode, // #1 = 'ld' chained node
/*67211*/       OPC_CheckFoldableChainNode,
/*67212*/       OPC_RecordChild1, // #2 = $Rn
/*67213*/       OPC_CheckChild1Type, MVT::i32,
/*67215*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*67217*/       OPC_CheckType, MVT::i32,
/*67219*/       OPC_Scope, 84, /*->67305*/ // 4 children in Scope
/*67221*/         OPC_CheckPredicate, 32, // Predicate_extload
/*67223*/         OPC_Scope, 39, /*->67264*/ // 2 children in Scope
/*67225*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*67227*/           OPC_MoveParent,
/*67228*/           OPC_RecordChild2, // #3 = $lane
/*67229*/           OPC_MoveChild, 2,
/*67231*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67234*/           OPC_MoveParent,
/*67235*/           OPC_CheckType, MVT::v8i8,
/*67237*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67239*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*67242*/           OPC_EmitMergeInputChains1_1,
/*67243*/           OPC_EmitConvertToTarget, 3,
/*67245*/           OPC_EmitInteger, MVT::i32, 14, 
/*67248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*67264*/         /*Scope*/ 39, /*->67304*/
/*67265*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*67267*/           OPC_MoveParent,
/*67268*/           OPC_RecordChild2, // #3 = $lane
/*67269*/           OPC_MoveChild, 2,
/*67271*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67274*/           OPC_MoveParent,
/*67275*/           OPC_CheckType, MVT::v4i16,
/*67277*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67279*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*67282*/           OPC_EmitMergeInputChains1_1,
/*67283*/           OPC_EmitConvertToTarget, 3,
/*67285*/           OPC_EmitInteger, MVT::i32, 14, 
/*67288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67291*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*67304*/         0, /*End of Scope*/
/*67305*/       /*Scope*/ 39, /*->67345*/
/*67306*/         OPC_CheckPredicate, 60, // Predicate_load
/*67308*/         OPC_MoveParent,
/*67309*/         OPC_RecordChild2, // #3 = $lane
/*67310*/         OPC_MoveChild, 2,
/*67312*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67315*/         OPC_MoveParent,
/*67316*/         OPC_CheckType, MVT::v2i32,
/*67318*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67320*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*67323*/         OPC_EmitMergeInputChains1_1,
/*67324*/         OPC_EmitConvertToTarget, 3,
/*67326*/         OPC_EmitInteger, MVT::i32, 14, 
/*67329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*67345*/       /*Scope*/ 84, /*->67430*/
/*67346*/         OPC_CheckPredicate, 32, // Predicate_extload
/*67348*/         OPC_Scope, 39, /*->67389*/ // 2 children in Scope
/*67350*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*67352*/           OPC_MoveParent,
/*67353*/           OPC_RecordChild2, // #3 = $lane
/*67354*/           OPC_MoveChild, 2,
/*67356*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67359*/           OPC_MoveParent,
/*67360*/           OPC_CheckType, MVT::v16i8,
/*67362*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67364*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67367*/           OPC_EmitMergeInputChains1_1,
/*67368*/           OPC_EmitConvertToTarget, 3,
/*67370*/           OPC_EmitInteger, MVT::i32, 14, 
/*67373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*67389*/         /*Scope*/ 39, /*->67429*/
/*67390*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*67392*/           OPC_MoveParent,
/*67393*/           OPC_RecordChild2, // #3 = $lane
/*67394*/           OPC_MoveChild, 2,
/*67396*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67399*/           OPC_MoveParent,
/*67400*/           OPC_CheckType, MVT::v8i16,
/*67402*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67404*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67407*/           OPC_EmitMergeInputChains1_1,
/*67408*/           OPC_EmitConvertToTarget, 3,
/*67410*/           OPC_EmitInteger, MVT::i32, 14, 
/*67413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*67429*/         0, /*End of Scope*/
/*67430*/       /*Scope*/ 39, /*->67470*/
/*67431*/         OPC_CheckPredicate, 60, // Predicate_load
/*67433*/         OPC_MoveParent,
/*67434*/         OPC_RecordChild2, // #3 = $lane
/*67435*/         OPC_MoveChild, 2,
/*67437*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67440*/         OPC_MoveParent,
/*67441*/         OPC_CheckType, MVT::v4i32,
/*67443*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67445*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67448*/         OPC_EmitMergeInputChains1_1,
/*67449*/         OPC_EmitConvertToTarget, 3,
/*67451*/         OPC_EmitInteger, MVT::i32, 14, 
/*67454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*67470*/       0, /*End of Scope*/
/*67471*/     /*Scope*/ 21|128,2/*277*/, /*->67750*/
/*67473*/       OPC_RecordChild1, // #1 = $R
/*67474*/       OPC_Scope, 59, /*->67535*/ // 4 children in Scope
/*67476*/         OPC_CheckChild1Type, MVT::i32,
/*67478*/         OPC_RecordChild2, // #2 = $lane
/*67479*/         OPC_MoveChild, 2,
/*67481*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67484*/         OPC_MoveParent,
/*67485*/         OPC_SwitchType /*2 cases */, 22, MVT::v8i8,// ->67510
/*67488*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67490*/           OPC_EmitConvertToTarget, 2,
/*67492*/           OPC_EmitInteger, MVT::i32, 14, 
/*67495*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67498*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*67510*/         /*SwitchType*/ 22, MVT::v4i16,// ->67534
/*67512*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67514*/           OPC_EmitConvertToTarget, 2,
/*67516*/           OPC_EmitInteger, MVT::i32, 14, 
/*67519*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67522*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*67534*/         0, // EndSwitchType
/*67535*/       /*Scope*/ 31, /*->67567*/
/*67536*/         OPC_RecordChild2, // #2 = $lane
/*67537*/         OPC_MoveChild, 2,
/*67539*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67542*/         OPC_MoveParent,
/*67543*/         OPC_CheckType, MVT::v2i32,
/*67545*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*67547*/         OPC_EmitConvertToTarget, 2,
/*67549*/         OPC_EmitInteger, MVT::i32, 14, 
/*67552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*67567*/       /*Scope*/ 119, /*->67687*/
/*67568*/         OPC_CheckChild1Type, MVT::i32,
/*67570*/         OPC_RecordChild2, // #2 = $lane
/*67571*/         OPC_MoveChild, 2,
/*67573*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67576*/         OPC_MoveParent,
/*67577*/         OPC_SwitchType /*2 cases */, 52, MVT::v16i8,// ->67632
/*67580*/           OPC_EmitConvertToTarget, 2,
/*67582*/           OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*67585*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*67594*/           OPC_EmitConvertToTarget, 2,
/*67596*/           OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*67599*/           OPC_EmitInteger, MVT::i32, 14, 
/*67602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67605*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*67617*/           OPC_EmitConvertToTarget, 2,
/*67619*/           OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*67622*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*67632*/         /*SwitchType*/ 52, MVT::v8i16,// ->67686
/*67634*/           OPC_EmitConvertToTarget, 2,
/*67636*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*67639*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*67648*/           OPC_EmitConvertToTarget, 2,
/*67650*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*67653*/           OPC_EmitInteger, MVT::i32, 14, 
/*67656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67659*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*67671*/           OPC_EmitConvertToTarget, 2,
/*67673*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*67676*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*67686*/         0, // EndSwitchType
/*67687*/       /*Scope*/ 61, /*->67749*/
/*67688*/         OPC_RecordChild2, // #2 = $lane
/*67689*/         OPC_MoveChild, 2,
/*67691*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67694*/         OPC_MoveParent,
/*67695*/         OPC_CheckType, MVT::v4i32,
/*67697*/         OPC_EmitConvertToTarget, 2,
/*67699*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*67702*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*67711*/         OPC_EmitConvertToTarget, 2,
/*67713*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*67716*/         OPC_EmitInteger, MVT::i32, 14, 
/*67719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67722*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*67734*/         OPC_EmitConvertToTarget, 2,
/*67736*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*67739*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*67749*/       0, /*End of Scope*/
/*67750*/     /*Scope*/ 81, /*->67832*/
/*67751*/       OPC_MoveChild, 1,
/*67753*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*67756*/       OPC_RecordMemRef,
/*67757*/       OPC_RecordNode, // #1 = 'ld' chained node
/*67758*/       OPC_CheckFoldableChainNode,
/*67759*/       OPC_RecordChild1, // #2 = $addr
/*67760*/       OPC_CheckChild1Type, MVT::i32,
/*67762*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*67764*/       OPC_CheckPredicate, 60, // Predicate_load
/*67766*/       OPC_CheckType, MVT::f32,
/*67768*/       OPC_MoveParent,
/*67769*/       OPC_RecordChild2, // #3 = $lane
/*67770*/       OPC_MoveChild, 2,
/*67772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67775*/       OPC_MoveParent,
/*67776*/       OPC_SwitchType /*2 cases */, 25, MVT::v2f32,// ->67804
/*67779*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67782*/         OPC_EmitMergeInputChains1_1,
/*67783*/         OPC_EmitConvertToTarget, 3,
/*67785*/         OPC_EmitInteger, MVT::i32, 14, 
/*67788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67791*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*67804*/       /*SwitchType*/ 25, MVT::v4f32,// ->67831
/*67806*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*67809*/         OPC_EmitMergeInputChains1_1,
/*67810*/         OPC_EmitConvertToTarget, 3,
/*67812*/         OPC_EmitInteger, MVT::i32, 14, 
/*67815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*67831*/       0, // EndSwitchType
/*67832*/     /*Scope*/ 85, /*->67918*/
/*67833*/       OPC_RecordChild1, // #1 = $src2
/*67834*/       OPC_RecordChild2, // #2 = $src3
/*67835*/       OPC_MoveChild, 2,
/*67837*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67840*/       OPC_MoveParent,
/*67841*/       OPC_SwitchType /*3 cases */, 15, MVT::v2f64,// ->67859
/*67844*/         OPC_EmitConvertToTarget, 2,
/*67846*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*67849*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*67859*/       /*SwitchType*/ 27, MVT::v2f32,// ->67888
/*67861*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67864*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*67873*/         OPC_EmitConvertToTarget, 2,
/*67875*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*67878*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*67888*/       /*SwitchType*/ 27, MVT::v4f32,// ->67917
/*67890*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*67893*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*67902*/         OPC_EmitConvertToTarget, 2,
/*67904*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*67907*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*67917*/       0, // EndSwitchType
/*67918*/     0, /*End of Scope*/
/*67919*/   /*SwitchOpcode*/ 73|128,4/*585*/, TARGET_VAL(ARMISD::VDUP),// ->68508
/*67923*/     OPC_Scope, 72|128,1/*200*/, /*->68126*/ // 4 children in Scope
/*67926*/       OPC_MoveChild, 0,
/*67928*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*67931*/       OPC_RecordMemRef,
/*67932*/       OPC_RecordNode, // #0 = 'ld' chained node
/*67933*/       OPC_RecordChild1, // #1 = $Rn
/*67934*/       OPC_CheckChild1Type, MVT::i32,
/*67936*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*67938*/       OPC_CheckType, MVT::i32,
/*67940*/       OPC_Scope, 62, /*->68004*/ // 4 children in Scope
/*67942*/         OPC_CheckPredicate, 32, // Predicate_extload
/*67944*/         OPC_Scope, 28, /*->67974*/ // 2 children in Scope
/*67946*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*67948*/           OPC_MoveParent,
/*67949*/           OPC_CheckType, MVT::v8i8,
/*67951*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67953*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*67956*/           OPC_EmitMergeInputChains1_0,
/*67957*/           OPC_EmitInteger, MVT::i32, 14, 
/*67960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67963*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*67974*/         /*Scope*/ 28, /*->68003*/
/*67975*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*67977*/           OPC_MoveParent,
/*67978*/           OPC_CheckType, MVT::v4i16,
/*67980*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67982*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*67985*/           OPC_EmitMergeInputChains1_0,
/*67986*/           OPC_EmitInteger, MVT::i32, 14, 
/*67989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67992*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*68003*/         0, /*End of Scope*/
/*68004*/       /*Scope*/ 28, /*->68033*/
/*68005*/         OPC_CheckPredicate, 60, // Predicate_load
/*68007*/         OPC_MoveParent,
/*68008*/         OPC_CheckType, MVT::v2i32,
/*68010*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68012*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68015*/         OPC_EmitMergeInputChains1_0,
/*68016*/         OPC_EmitInteger, MVT::i32, 14, 
/*68019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68022*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*68033*/       /*Scope*/ 62, /*->68096*/
/*68034*/         OPC_CheckPredicate, 32, // Predicate_extload
/*68036*/         OPC_Scope, 28, /*->68066*/ // 2 children in Scope
/*68038*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*68040*/           OPC_MoveParent,
/*68041*/           OPC_CheckType, MVT::v16i8,
/*68043*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68045*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68048*/           OPC_EmitMergeInputChains1_0,
/*68049*/           OPC_EmitInteger, MVT::i32, 14, 
/*68052*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68055*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*68066*/         /*Scope*/ 28, /*->68095*/
/*68067*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*68069*/           OPC_MoveParent,
/*68070*/           OPC_CheckType, MVT::v8i16,
/*68072*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68074*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68077*/           OPC_EmitMergeInputChains1_0,
/*68078*/           OPC_EmitInteger, MVT::i32, 14, 
/*68081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68084*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*68095*/         0, /*End of Scope*/
/*68096*/       /*Scope*/ 28, /*->68125*/
/*68097*/         OPC_CheckPredicate, 60, // Predicate_load
/*68099*/         OPC_MoveParent,
/*68100*/         OPC_CheckType, MVT::v4i32,
/*68102*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68104*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*68107*/         OPC_EmitMergeInputChains1_0,
/*68108*/         OPC_EmitInteger, MVT::i32, 14, 
/*68111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*68125*/       0, /*End of Scope*/
/*68126*/     /*Scope*/ 20|128,1/*148*/, /*->68276*/
/*68128*/       OPC_RecordChild0, // #0 = $R
/*68129*/       OPC_CheckChild0Type, MVT::i32,
/*68131*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->68152
/*68134*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68136*/         OPC_EmitInteger, MVT::i32, 14, 
/*68139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*68152*/       /*SwitchType*/ 18, MVT::v4i16,// ->68172
/*68154*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68156*/         OPC_EmitInteger, MVT::i32, 14, 
/*68159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68162*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*68172*/       /*SwitchType*/ 41, MVT::v2i32,// ->68215
/*68174*/         OPC_Scope, 18, /*->68194*/ // 2 children in Scope
/*68176*/           OPC_CheckPatternPredicate, 54, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*68178*/           OPC_EmitInteger, MVT::i32, 14, 
/*68181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68184*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*68194*/         /*Scope*/ 19, /*->68214*/
/*68195*/           OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*68197*/           OPC_EmitInteger, MVT::i32, 14, 
/*68200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*68214*/         0, /*End of Scope*/
/*68215*/       /*SwitchType*/ 18, MVT::v16i8,// ->68235
/*68217*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68219*/         OPC_EmitInteger, MVT::i32, 14, 
/*68222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*68235*/       /*SwitchType*/ 18, MVT::v8i16,// ->68255
/*68237*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68239*/         OPC_EmitInteger, MVT::i32, 14, 
/*68242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*68255*/       /*SwitchType*/ 18, MVT::v4i32,// ->68275
/*68257*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68259*/         OPC_EmitInteger, MVT::i32, 14, 
/*68262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*68275*/       0, // EndSwitchType
/*68276*/     /*Scope*/ 11|128,1/*139*/, /*->68417*/
/*68278*/       OPC_MoveChild, 0,
/*68280*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::LOAD),// ->68344
/*68284*/         OPC_RecordMemRef,
/*68285*/         OPC_RecordNode, // #0 = 'ld' chained node
/*68286*/         OPC_RecordChild1, // #1 = $addr
/*68287*/         OPC_CheckChild1Type, MVT::i32,
/*68289*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*68291*/         OPC_CheckPredicate, 60, // Predicate_load
/*68293*/         OPC_CheckType, MVT::f32,
/*68295*/         OPC_MoveParent,
/*68296*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->68320
/*68299*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*68302*/           OPC_EmitMergeInputChains1_0,
/*68303*/           OPC_EmitInteger, MVT::i32, 14, 
/*68306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68309*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*68320*/         /*SwitchType*/ 21, MVT::v4f32,// ->68343
/*68322*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*68325*/           OPC_EmitMergeInputChains1_0,
/*68326*/           OPC_EmitInteger, MVT::i32, 14, 
/*68329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*68343*/         0, // EndSwitchType
/*68344*/       /*SwitchOpcode*/ 69, TARGET_VAL(ISD::BITCAST),// ->68416
/*68347*/         OPC_RecordChild0, // #0 = $R
/*68348*/         OPC_CheckChild0Type, MVT::i32,
/*68350*/         OPC_CheckType, MVT::f32,
/*68352*/         OPC_MoveParent,
/*68353*/         OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->68397
/*68356*/           OPC_Scope, 18, /*->68376*/ // 2 children in Scope
/*68358*/             OPC_CheckPatternPredicate, 54, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*68360*/             OPC_EmitInteger, MVT::i32, 14, 
/*68363*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68366*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*68376*/           /*Scope*/ 19, /*->68396*/
/*68377*/             OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*68379*/             OPC_EmitInteger, MVT::i32, 14, 
/*68382*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68385*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*68396*/           0, /*End of Scope*/
/*68397*/         /*SwitchType*/ 16, MVT::v4f32,// ->68415
/*68399*/           OPC_EmitInteger, MVT::i32, 14, 
/*68402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68405*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*68415*/         0, // EndSwitchType
/*68416*/       0, // EndSwitchOpcode
/*68417*/     /*Scope*/ 89, /*->68507*/
/*68418*/       OPC_RecordChild0, // #0 = $src
/*68419*/       OPC_CheckChild0Type, MVT::f32,
/*68421*/       OPC_SwitchType /*2 cases */, 40, MVT::v2f32,// ->68464
/*68424*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68431*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68434*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*68444*/         OPC_EmitInteger, MVT::i32, 0, 
/*68447*/         OPC_EmitInteger, MVT::i32, 14, 
/*68450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*68464*/       /*SwitchType*/ 40, MVT::v4f32,// ->68506
/*68466*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68473*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68476*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*68486*/         OPC_EmitInteger, MVT::i32, 0, 
/*68489*/         OPC_EmitInteger, MVT::i32, 14, 
/*68492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*68506*/       0, // EndSwitchType
/*68507*/     0, /*End of Scope*/
/*68508*/   /*SwitchOpcode*/ 62|128,3/*446*/, TARGET_VAL(ISD::TRUNCATE),// ->68958
/*68512*/     OPC_Scope, 116|128,2/*372*/, /*->68887*/ // 2 children in Scope
/*68515*/       OPC_MoveChild, 0,
/*68517*/       OPC_SwitchOpcode /*2 cases */, 6|128,2/*262*/, TARGET_VAL(ARMISD::VSHRu),// ->68784
/*68522*/         OPC_Scope, 36|128,1/*164*/, /*->68689*/ // 2 children in Scope
/*68525*/           OPC_MoveChild, 0,
/*68527*/           OPC_SwitchOpcode /*2 cases */, 77, TARGET_VAL(ISD::ADD),// ->68608
/*68531*/             OPC_RecordChild0, // #0 = $Vn
/*68532*/             OPC_RecordChild1, // #1 = $Vm
/*68533*/             OPC_MoveParent,
/*68534*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->68559
/*68537*/               OPC_CheckChild1Integer, 8, 
/*68539*/               OPC_MoveParent,
/*68540*/               OPC_CheckType, MVT::v8i8,
/*68542*/               OPC_EmitInteger, MVT::i32, 14, 
/*68545*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68548*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*68559*/             /*SwitchType*/ 22, MVT::v4i32,// ->68583
/*68561*/               OPC_CheckChild1Integer, 16, 
/*68563*/               OPC_MoveParent,
/*68564*/               OPC_CheckType, MVT::v4i16,
/*68566*/               OPC_EmitInteger, MVT::i32, 14, 
/*68569*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68572*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*68583*/             /*SwitchType*/ 22, MVT::v2i64,// ->68607
/*68585*/               OPC_CheckChild1Integer, 32, 
/*68587*/               OPC_MoveParent,
/*68588*/               OPC_CheckType, MVT::v2i32,
/*68590*/               OPC_EmitInteger, MVT::i32, 14, 
/*68593*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68596*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*68607*/             0, // EndSwitchType
/*68608*/           /*SwitchOpcode*/ 77, TARGET_VAL(ISD::SUB),// ->68688
/*68611*/             OPC_RecordChild0, // #0 = $Vn
/*68612*/             OPC_RecordChild1, // #1 = $Vm
/*68613*/             OPC_MoveParent,
/*68614*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->68639
/*68617*/               OPC_CheckChild1Integer, 8, 
/*68619*/               OPC_MoveParent,
/*68620*/               OPC_CheckType, MVT::v8i8,
/*68622*/               OPC_EmitInteger, MVT::i32, 14, 
/*68625*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68628*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*68639*/             /*SwitchType*/ 22, MVT::v4i32,// ->68663
/*68641*/               OPC_CheckChild1Integer, 16, 
/*68643*/               OPC_MoveParent,
/*68644*/               OPC_CheckType, MVT::v4i16,
/*68646*/               OPC_EmitInteger, MVT::i32, 14, 
/*68649*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68652*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*68663*/             /*SwitchType*/ 22, MVT::v2i64,// ->68687
/*68665*/               OPC_CheckChild1Integer, 32, 
/*68667*/               OPC_MoveParent,
/*68668*/               OPC_CheckType, MVT::v2i32,
/*68670*/               OPC_EmitInteger, MVT::i32, 14, 
/*68673*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68676*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*68687*/             0, // EndSwitchType
/*68688*/           0, // EndSwitchOpcode
/*68689*/         /*Scope*/ 93, /*->68783*/
/*68690*/           OPC_RecordChild0, // #0 = $Vn
/*68691*/           OPC_RecordChild1, // #1 = $amt
/*68692*/           OPC_MoveChild, 1,
/*68694*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68697*/           OPC_Scope, 27, /*->68726*/ // 3 children in Scope
/*68699*/             OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*68701*/             OPC_MoveParent,
/*68702*/             OPC_CheckType, MVT::v8i16,
/*68704*/             OPC_MoveParent,
/*68705*/             OPC_CheckType, MVT::v8i8,
/*68707*/             OPC_EmitConvertToTarget, 1,
/*68709*/             OPC_EmitInteger, MVT::i32, 14, 
/*68712*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68715*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*68726*/           /*Scope*/ 27, /*->68754*/
/*68727*/             OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*68729*/             OPC_MoveParent,
/*68730*/             OPC_CheckType, MVT::v4i32,
/*68732*/             OPC_MoveParent,
/*68733*/             OPC_CheckType, MVT::v4i16,
/*68735*/             OPC_EmitConvertToTarget, 1,
/*68737*/             OPC_EmitInteger, MVT::i32, 14, 
/*68740*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68743*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*68754*/           /*Scope*/ 27, /*->68782*/
/*68755*/             OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*68757*/             OPC_MoveParent,
/*68758*/             OPC_CheckType, MVT::v2i64,
/*68760*/             OPC_MoveParent,
/*68761*/             OPC_CheckType, MVT::v2i32,
/*68763*/             OPC_EmitConvertToTarget, 1,
/*68765*/             OPC_EmitInteger, MVT::i32, 14, 
/*68768*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68771*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*68782*/           0, /*End of Scope*/
/*68783*/         0, /*End of Scope*/
/*68784*/       /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->68886
/*68787*/         OPC_RecordChild0, // #0 = $Vm
/*68788*/         OPC_RecordChild1, // #1 = $SIMM
/*68789*/         OPC_MoveChild, 1,
/*68791*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68794*/         OPC_Scope, 29, /*->68825*/ // 3 children in Scope
/*68796*/           OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*68798*/           OPC_MoveParent,
/*68799*/           OPC_CheckType, MVT::v8i16,
/*68801*/           OPC_MoveParent,
/*68802*/           OPC_CheckType, MVT::v8i8,
/*68804*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68806*/           OPC_EmitConvertToTarget, 1,
/*68808*/           OPC_EmitInteger, MVT::i32, 14, 
/*68811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68825*/         /*Scope*/ 29, /*->68855*/
/*68826*/           OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*68828*/           OPC_MoveParent,
/*68829*/           OPC_CheckType, MVT::v4i32,
/*68831*/           OPC_MoveParent,
/*68832*/           OPC_CheckType, MVT::v4i16,
/*68834*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68836*/           OPC_EmitConvertToTarget, 1,
/*68838*/           OPC_EmitInteger, MVT::i32, 14, 
/*68841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68844*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68855*/         /*Scope*/ 29, /*->68885*/
/*68856*/           OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*68858*/           OPC_MoveParent,
/*68859*/           OPC_CheckType, MVT::v2i64,
/*68861*/           OPC_MoveParent,
/*68862*/           OPC_CheckType, MVT::v2i32,
/*68864*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68866*/           OPC_EmitConvertToTarget, 1,
/*68868*/           OPC_EmitInteger, MVT::i32, 14, 
/*68871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68874*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68885*/         0, /*End of Scope*/
/*68886*/       0, // EndSwitchOpcode
/*68887*/     /*Scope*/ 69, /*->68957*/
/*68888*/       OPC_RecordChild0, // #0 = $Vm
/*68889*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->68912
/*68892*/         OPC_CheckChild0Type, MVT::v8i16,
/*68894*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68896*/         OPC_EmitInteger, MVT::i32, 14, 
/*68899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*68912*/       /*SwitchType*/ 20, MVT::v4i16,// ->68934
/*68914*/         OPC_CheckChild0Type, MVT::v4i32,
/*68916*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68918*/         OPC_EmitInteger, MVT::i32, 14, 
/*68921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*68934*/       /*SwitchType*/ 20, MVT::v2i32,// ->68956
/*68936*/         OPC_CheckChild0Type, MVT::v2i64,
/*68938*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68940*/         OPC_EmitInteger, MVT::i32, 14, 
/*68943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68946*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*68956*/       0, // EndSwitchType
/*68957*/     0, /*End of Scope*/
/*68958*/   /*SwitchOpcode*/ 13|128,2/*269*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->69231
/*68962*/     OPC_Scope, 67|128,1/*195*/, /*->69160*/ // 2 children in Scope
/*68965*/       OPC_MoveChild, 0,
/*68967*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*68970*/       OPC_Scope, 93, /*->69065*/ // 2 children in Scope
/*68972*/         OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*68975*/         OPC_RecordChild1, // #0 = $Vn
/*68976*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->69006
/*68979*/           OPC_CheckChild1Type, MVT::v8i8,
/*68981*/           OPC_RecordChild2, // #1 = $Vm
/*68982*/           OPC_CheckChild2Type, MVT::v8i8,
/*68984*/           OPC_MoveParent,
/*68985*/           OPC_CheckType, MVT::v8i16,
/*68987*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68989*/           OPC_EmitInteger, MVT::i32, 14, 
/*68992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 241:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*69006*/         /*SwitchType*/ 27, MVT::v4i16,// ->69035
/*69008*/           OPC_CheckChild1Type, MVT::v4i16,
/*69010*/           OPC_RecordChild2, // #1 = $Vm
/*69011*/           OPC_CheckChild2Type, MVT::v4i16,
/*69013*/           OPC_MoveParent,
/*69014*/           OPC_CheckType, MVT::v4i32,
/*69016*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69018*/           OPC_EmitInteger, MVT::i32, 14, 
/*69021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69024*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 241:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*69035*/         /*SwitchType*/ 27, MVT::v2i32,// ->69064
/*69037*/           OPC_CheckChild1Type, MVT::v2i32,
/*69039*/           OPC_RecordChild2, // #1 = $Vm
/*69040*/           OPC_CheckChild2Type, MVT::v2i32,
/*69042*/           OPC_MoveParent,
/*69043*/           OPC_CheckType, MVT::v2i64,
/*69045*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69047*/           OPC_EmitInteger, MVT::i32, 14, 
/*69050*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69053*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 241:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69064*/         0, // EndSwitchType
/*69065*/       /*Scope*/ 93, /*->69159*/
/*69066*/         OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*69069*/         OPC_RecordChild1, // #0 = $Vn
/*69070*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->69100
/*69073*/           OPC_CheckChild1Type, MVT::v8i8,
/*69075*/           OPC_RecordChild2, // #1 = $Vm
/*69076*/           OPC_CheckChild2Type, MVT::v8i8,
/*69078*/           OPC_MoveParent,
/*69079*/           OPC_CheckType, MVT::v8i16,
/*69081*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69083*/           OPC_EmitInteger, MVT::i32, 14, 
/*69086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*69100*/         /*SwitchType*/ 27, MVT::v4i16,// ->69129
/*69102*/           OPC_CheckChild1Type, MVT::v4i16,
/*69104*/           OPC_RecordChild2, // #1 = $Vm
/*69105*/           OPC_CheckChild2Type, MVT::v4i16,
/*69107*/           OPC_MoveParent,
/*69108*/           OPC_CheckType, MVT::v4i32,
/*69110*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69112*/           OPC_EmitInteger, MVT::i32, 14, 
/*69115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*69129*/         /*SwitchType*/ 27, MVT::v2i32,// ->69158
/*69131*/           OPC_CheckChild1Type, MVT::v2i32,
/*69133*/           OPC_RecordChild2, // #1 = $Vm
/*69134*/           OPC_CheckChild2Type, MVT::v2i32,
/*69136*/           OPC_MoveParent,
/*69137*/           OPC_CheckType, MVT::v2i64,
/*69139*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69141*/           OPC_EmitInteger, MVT::i32, 14, 
/*69144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69147*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69158*/         0, // EndSwitchType
/*69159*/       0, /*End of Scope*/
/*69160*/     /*Scope*/ 69, /*->69230*/
/*69161*/       OPC_RecordChild0, // #0 = $Vm
/*69162*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->69185
/*69165*/         OPC_CheckChild0Type, MVT::v8i8,
/*69167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69169*/         OPC_EmitInteger, MVT::i32, 14, 
/*69172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*69185*/       /*SwitchType*/ 20, MVT::v4i32,// ->69207
/*69187*/         OPC_CheckChild0Type, MVT::v4i16,
/*69189*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69191*/         OPC_EmitInteger, MVT::i32, 14, 
/*69194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*69207*/       /*SwitchType*/ 20, MVT::v2i64,// ->69229
/*69209*/         OPC_CheckChild0Type, MVT::v2i32,
/*69211*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69213*/         OPC_EmitInteger, MVT::i32, 14, 
/*69216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*69229*/       0, // EndSwitchType
/*69230*/     0, /*End of Scope*/
/*69231*/   /*SwitchOpcode*/ 90|128,4/*602*/, TARGET_VAL(ARMISD::VSHL),// ->69837
/*69235*/     OPC_Scope, 18|128,3/*402*/, /*->69640*/ // 2 children in Scope
/*69238*/       OPC_MoveChild, 0,
/*69240*/       OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->69440
/*69245*/         OPC_RecordChild0, // #0 = $Rn
/*69246*/         OPC_Scope, 63, /*->69311*/ // 3 children in Scope
/*69248*/           OPC_CheckChild0Type, MVT::v8i8,
/*69250*/           OPC_MoveParent,
/*69251*/           OPC_Scope, 24, /*->69277*/ // 2 children in Scope
/*69253*/             OPC_CheckChild1Integer, 8, 
/*69255*/             OPC_CheckType, MVT::v8i16,
/*69257*/             OPC_EmitInteger, MVT::i32, 8, 
/*69260*/             OPC_EmitInteger, MVT::i32, 14, 
/*69263*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69266*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*69277*/           /*Scope*/ 32, /*->69310*/
/*69278*/             OPC_RecordChild1, // #1 = $SIMM
/*69279*/             OPC_MoveChild, 1,
/*69281*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69284*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*69286*/             OPC_MoveParent,
/*69287*/             OPC_CheckType, MVT::v8i16,
/*69289*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69291*/             OPC_EmitConvertToTarget, 1,
/*69293*/             OPC_EmitInteger, MVT::i32, 14, 
/*69296*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69299*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*69310*/           0, /*End of Scope*/
/*69311*/         /*Scope*/ 63, /*->69375*/
/*69312*/           OPC_CheckChild0Type, MVT::v4i16,
/*69314*/           OPC_MoveParent,
/*69315*/           OPC_Scope, 24, /*->69341*/ // 2 children in Scope
/*69317*/             OPC_CheckChild1Integer, 16, 
/*69319*/             OPC_CheckType, MVT::v4i32,
/*69321*/             OPC_EmitInteger, MVT::i32, 16, 
/*69324*/             OPC_EmitInteger, MVT::i32, 14, 
/*69327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*69341*/           /*Scope*/ 32, /*->69374*/
/*69342*/             OPC_RecordChild1, // #1 = $SIMM
/*69343*/             OPC_MoveChild, 1,
/*69345*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69348*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*69350*/             OPC_MoveParent,
/*69351*/             OPC_CheckType, MVT::v4i32,
/*69353*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69355*/             OPC_EmitConvertToTarget, 1,
/*69357*/             OPC_EmitInteger, MVT::i32, 14, 
/*69360*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69363*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*69374*/           0, /*End of Scope*/
/*69375*/         /*Scope*/ 63, /*->69439*/
/*69376*/           OPC_CheckChild0Type, MVT::v2i32,
/*69378*/           OPC_MoveParent,
/*69379*/           OPC_Scope, 24, /*->69405*/ // 2 children in Scope
/*69381*/             OPC_CheckChild1Integer, 32, 
/*69383*/             OPC_CheckType, MVT::v2i64,
/*69385*/             OPC_EmitInteger, MVT::i32, 32, 
/*69388*/             OPC_EmitInteger, MVT::i32, 14, 
/*69391*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69394*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*69405*/           /*Scope*/ 32, /*->69438*/
/*69406*/             OPC_RecordChild1, // #1 = $SIMM
/*69407*/             OPC_MoveChild, 1,
/*69409*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69412*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*69414*/             OPC_MoveParent,
/*69415*/             OPC_CheckType, MVT::v2i64,
/*69417*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69419*/             OPC_EmitConvertToTarget, 1,
/*69421*/             OPC_EmitInteger, MVT::i32, 14, 
/*69424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69427*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*69438*/           0, /*End of Scope*/
/*69439*/         0, /*End of Scope*/
/*69440*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->69639
/*69444*/         OPC_RecordChild0, // #0 = $Rn
/*69445*/         OPC_Scope, 63, /*->69510*/ // 3 children in Scope
/*69447*/           OPC_CheckChild0Type, MVT::v8i8,
/*69449*/           OPC_MoveParent,
/*69450*/           OPC_Scope, 24, /*->69476*/ // 2 children in Scope
/*69452*/             OPC_CheckChild1Integer, 8, 
/*69454*/             OPC_CheckType, MVT::v8i16,
/*69456*/             OPC_EmitInteger, MVT::i32, 8, 
/*69459*/             OPC_EmitInteger, MVT::i32, 14, 
/*69462*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69465*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*69476*/           /*Scope*/ 32, /*->69509*/
/*69477*/             OPC_RecordChild1, // #1 = $SIMM
/*69478*/             OPC_MoveChild, 1,
/*69480*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69483*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*69485*/             OPC_MoveParent,
/*69486*/             OPC_CheckType, MVT::v8i16,
/*69488*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69490*/             OPC_EmitConvertToTarget, 1,
/*69492*/             OPC_EmitInteger, MVT::i32, 14, 
/*69495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69498*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*69509*/           0, /*End of Scope*/
/*69510*/         /*Scope*/ 63, /*->69574*/
/*69511*/           OPC_CheckChild0Type, MVT::v4i16,
/*69513*/           OPC_MoveParent,
/*69514*/           OPC_Scope, 24, /*->69540*/ // 2 children in Scope
/*69516*/             OPC_CheckChild1Integer, 16, 
/*69518*/             OPC_CheckType, MVT::v4i32,
/*69520*/             OPC_EmitInteger, MVT::i32, 16, 
/*69523*/             OPC_EmitInteger, MVT::i32, 14, 
/*69526*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69529*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*69540*/           /*Scope*/ 32, /*->69573*/
/*69541*/             OPC_RecordChild1, // #1 = $SIMM
/*69542*/             OPC_MoveChild, 1,
/*69544*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69547*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*69549*/             OPC_MoveParent,
/*69550*/             OPC_CheckType, MVT::v4i32,
/*69552*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69554*/             OPC_EmitConvertToTarget, 1,
/*69556*/             OPC_EmitInteger, MVT::i32, 14, 
/*69559*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69562*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*69573*/           0, /*End of Scope*/
/*69574*/         /*Scope*/ 63, /*->69638*/
/*69575*/           OPC_CheckChild0Type, MVT::v2i32,
/*69577*/           OPC_MoveParent,
/*69578*/           OPC_Scope, 24, /*->69604*/ // 2 children in Scope
/*69580*/             OPC_CheckChild1Integer, 32, 
/*69582*/             OPC_CheckType, MVT::v2i64,
/*69584*/             OPC_EmitInteger, MVT::i32, 32, 
/*69587*/             OPC_EmitInteger, MVT::i32, 14, 
/*69590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69593*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*69604*/           /*Scope*/ 32, /*->69637*/
/*69605*/             OPC_RecordChild1, // #1 = $SIMM
/*69606*/             OPC_MoveChild, 1,
/*69608*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69611*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*69613*/             OPC_MoveParent,
/*69614*/             OPC_CheckType, MVT::v2i64,
/*69616*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69618*/             OPC_EmitConvertToTarget, 1,
/*69620*/             OPC_EmitInteger, MVT::i32, 14, 
/*69623*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69626*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*69637*/           0, /*End of Scope*/
/*69638*/         0, /*End of Scope*/
/*69639*/       0, // EndSwitchOpcode
/*69640*/     /*Scope*/ 66|128,1/*194*/, /*->69836*/
/*69642*/       OPC_RecordChild0, // #0 = $Vm
/*69643*/       OPC_RecordChild1, // #1 = $SIMM
/*69644*/       OPC_MoveChild, 1,
/*69646*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69649*/       OPC_MoveParent,
/*69650*/       OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->69674
/*69653*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69655*/         OPC_EmitConvertToTarget, 1,
/*69657*/         OPC_EmitInteger, MVT::i32, 14, 
/*69660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*69674*/       /*SwitchType*/ 21, MVT::v4i16,// ->69697
/*69676*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69678*/         OPC_EmitConvertToTarget, 1,
/*69680*/         OPC_EmitInteger, MVT::i32, 14, 
/*69683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*69697*/       /*SwitchType*/ 21, MVT::v2i32,// ->69720
/*69699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69701*/         OPC_EmitConvertToTarget, 1,
/*69703*/         OPC_EmitInteger, MVT::i32, 14, 
/*69706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*69720*/       /*SwitchType*/ 21, MVT::v1i64,// ->69743
/*69722*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69724*/         OPC_EmitConvertToTarget, 1,
/*69726*/         OPC_EmitInteger, MVT::i32, 14, 
/*69729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*69743*/       /*SwitchType*/ 21, MVT::v16i8,// ->69766
/*69745*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69747*/         OPC_EmitConvertToTarget, 1,
/*69749*/         OPC_EmitInteger, MVT::i32, 14, 
/*69752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*69766*/       /*SwitchType*/ 21, MVT::v8i16,// ->69789
/*69768*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69770*/         OPC_EmitConvertToTarget, 1,
/*69772*/         OPC_EmitInteger, MVT::i32, 14, 
/*69775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69789*/       /*SwitchType*/ 21, MVT::v4i32,// ->69812
/*69791*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69793*/         OPC_EmitConvertToTarget, 1,
/*69795*/         OPC_EmitInteger, MVT::i32, 14, 
/*69798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69812*/       /*SwitchType*/ 21, MVT::v2i64,// ->69835
/*69814*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69816*/         OPC_EmitConvertToTarget, 1,
/*69818*/         OPC_EmitInteger, MVT::i32, 14, 
/*69821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69835*/       0, // EndSwitchType
/*69836*/     0, /*End of Scope*/
/*69837*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLs),// ->70007
/*69841*/     OPC_RecordChild0, // #0 = $Vn
/*69842*/     OPC_Scope, 68, /*->69912*/ // 3 children in Scope
/*69844*/       OPC_CheckChild0Type, MVT::v4i16,
/*69846*/       OPC_Scope, 40, /*->69888*/ // 2 children in Scope
/*69848*/         OPC_MoveChild, 1,
/*69850*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69853*/         OPC_RecordChild0, // #1 = $Vm
/*69854*/         OPC_CheckChild0Type, MVT::v4i16,
/*69856*/         OPC_RecordChild1, // #2 = $lane
/*69857*/         OPC_MoveChild, 1,
/*69859*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69862*/         OPC_MoveParent,
/*69863*/         OPC_MoveParent,
/*69864*/         OPC_CheckType, MVT::v4i32,
/*69866*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69868*/         OPC_EmitConvertToTarget, 2,
/*69870*/         OPC_EmitInteger, MVT::i32, 14, 
/*69873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*69888*/       /*Scope*/ 22, /*->69911*/
/*69889*/         OPC_RecordChild1, // #1 = $Vm
/*69890*/         OPC_CheckType, MVT::v4i32,
/*69892*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69894*/         OPC_EmitInteger, MVT::i32, 14, 
/*69897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*69911*/       0, /*End of Scope*/
/*69912*/     /*Scope*/ 68, /*->69981*/
/*69913*/       OPC_CheckChild0Type, MVT::v2i32,
/*69915*/       OPC_Scope, 40, /*->69957*/ // 2 children in Scope
/*69917*/         OPC_MoveChild, 1,
/*69919*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69922*/         OPC_RecordChild0, // #1 = $Vm
/*69923*/         OPC_CheckChild0Type, MVT::v2i32,
/*69925*/         OPC_RecordChild1, // #2 = $lane
/*69926*/         OPC_MoveChild, 1,
/*69928*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69931*/         OPC_MoveParent,
/*69932*/         OPC_MoveParent,
/*69933*/         OPC_CheckType, MVT::v2i64,
/*69935*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69937*/         OPC_EmitConvertToTarget, 2,
/*69939*/         OPC_EmitInteger, MVT::i32, 14, 
/*69942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*69957*/       /*Scope*/ 22, /*->69980*/
/*69958*/         OPC_RecordChild1, // #1 = $Vm
/*69959*/         OPC_CheckType, MVT::v2i64,
/*69961*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69963*/         OPC_EmitInteger, MVT::i32, 14, 
/*69966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69980*/       0, /*End of Scope*/
/*69981*/     /*Scope*/ 24, /*->70006*/
/*69982*/       OPC_CheckChild0Type, MVT::v8i8,
/*69984*/       OPC_RecordChild1, // #1 = $Vm
/*69985*/       OPC_CheckType, MVT::v8i16,
/*69987*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69989*/       OPC_EmitInteger, MVT::i32, 14, 
/*69992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*70006*/     0, /*End of Scope*/
/*70007*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLu),// ->70177
/*70011*/     OPC_RecordChild0, // #0 = $Vn
/*70012*/     OPC_Scope, 68, /*->70082*/ // 3 children in Scope
/*70014*/       OPC_CheckChild0Type, MVT::v4i16,
/*70016*/       OPC_Scope, 40, /*->70058*/ // 2 children in Scope
/*70018*/         OPC_MoveChild, 1,
/*70020*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70023*/         OPC_RecordChild0, // #1 = $Vm
/*70024*/         OPC_CheckChild0Type, MVT::v4i16,
/*70026*/         OPC_RecordChild1, // #2 = $lane
/*70027*/         OPC_MoveChild, 1,
/*70029*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70032*/         OPC_MoveParent,
/*70033*/         OPC_MoveParent,
/*70034*/         OPC_CheckType, MVT::v4i32,
/*70036*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70038*/         OPC_EmitConvertToTarget, 2,
/*70040*/         OPC_EmitInteger, MVT::i32, 14, 
/*70043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*70058*/       /*Scope*/ 22, /*->70081*/
/*70059*/         OPC_RecordChild1, // #1 = $Vm
/*70060*/         OPC_CheckType, MVT::v4i32,
/*70062*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70064*/         OPC_EmitInteger, MVT::i32, 14, 
/*70067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*70081*/       0, /*End of Scope*/
/*70082*/     /*Scope*/ 68, /*->70151*/
/*70083*/       OPC_CheckChild0Type, MVT::v2i32,
/*70085*/       OPC_Scope, 40, /*->70127*/ // 2 children in Scope
/*70087*/         OPC_MoveChild, 1,
/*70089*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70092*/         OPC_RecordChild0, // #1 = $Vm
/*70093*/         OPC_CheckChild0Type, MVT::v2i32,
/*70095*/         OPC_RecordChild1, // #2 = $lane
/*70096*/         OPC_MoveChild, 1,
/*70098*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70101*/         OPC_MoveParent,
/*70102*/         OPC_MoveParent,
/*70103*/         OPC_CheckType, MVT::v2i64,
/*70105*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70107*/         OPC_EmitConvertToTarget, 2,
/*70109*/         OPC_EmitInteger, MVT::i32, 14, 
/*70112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*70127*/       /*Scope*/ 22, /*->70150*/
/*70128*/         OPC_RecordChild1, // #1 = $Vm
/*70129*/         OPC_CheckType, MVT::v2i64,
/*70131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70133*/         OPC_EmitInteger, MVT::i32, 14, 
/*70136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70150*/       0, /*End of Scope*/
/*70151*/     /*Scope*/ 24, /*->70176*/
/*70152*/       OPC_CheckChild0Type, MVT::v8i8,
/*70154*/       OPC_RecordChild1, // #1 = $Vm
/*70155*/       OPC_CheckType, MVT::v8i16,
/*70157*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70159*/       OPC_EmitInteger, MVT::i32, 14, 
/*70162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*70176*/     0, /*End of Scope*/
/*70177*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VRSHRN),// ->70288
/*70180*/     OPC_RecordChild0, // #0 = $Vm
/*70181*/     OPC_Scope, 34, /*->70217*/ // 3 children in Scope
/*70183*/       OPC_CheckChild0Type, MVT::v8i16,
/*70185*/       OPC_RecordChild1, // #1 = $SIMM
/*70186*/       OPC_MoveChild, 1,
/*70188*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70191*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70193*/       OPC_MoveParent,
/*70194*/       OPC_CheckType, MVT::v8i8,
/*70196*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70198*/       OPC_EmitConvertToTarget, 1,
/*70200*/       OPC_EmitInteger, MVT::i32, 14, 
/*70203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70206*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70217*/     /*Scope*/ 34, /*->70252*/
/*70218*/       OPC_CheckChild0Type, MVT::v4i32,
/*70220*/       OPC_RecordChild1, // #1 = $SIMM
/*70221*/       OPC_MoveChild, 1,
/*70223*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70226*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70228*/       OPC_MoveParent,
/*70229*/       OPC_CheckType, MVT::v4i16,
/*70231*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70233*/       OPC_EmitConvertToTarget, 1,
/*70235*/       OPC_EmitInteger, MVT::i32, 14, 
/*70238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70252*/     /*Scope*/ 34, /*->70287*/
/*70253*/       OPC_CheckChild0Type, MVT::v2i64,
/*70255*/       OPC_RecordChild1, // #1 = $SIMM
/*70256*/       OPC_MoveChild, 1,
/*70258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70261*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70263*/       OPC_MoveParent,
/*70264*/       OPC_CheckType, MVT::v2i32,
/*70266*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70268*/       OPC_EmitConvertToTarget, 1,
/*70270*/       OPC_EmitInteger, MVT::i32, 14, 
/*70273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70287*/     0, /*End of Scope*/
/*70288*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNs),// ->70399
/*70291*/     OPC_RecordChild0, // #0 = $Vm
/*70292*/     OPC_Scope, 34, /*->70328*/ // 3 children in Scope
/*70294*/       OPC_CheckChild0Type, MVT::v8i16,
/*70296*/       OPC_RecordChild1, // #1 = $SIMM
/*70297*/       OPC_MoveChild, 1,
/*70299*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70302*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70304*/       OPC_MoveParent,
/*70305*/       OPC_CheckType, MVT::v8i8,
/*70307*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70309*/       OPC_EmitConvertToTarget, 1,
/*70311*/       OPC_EmitInteger, MVT::i32, 14, 
/*70314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70328*/     /*Scope*/ 34, /*->70363*/
/*70329*/       OPC_CheckChild0Type, MVT::v4i32,
/*70331*/       OPC_RecordChild1, // #1 = $SIMM
/*70332*/       OPC_MoveChild, 1,
/*70334*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70337*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70339*/       OPC_MoveParent,
/*70340*/       OPC_CheckType, MVT::v4i16,
/*70342*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70344*/       OPC_EmitConvertToTarget, 1,
/*70346*/       OPC_EmitInteger, MVT::i32, 14, 
/*70349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70352*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70363*/     /*Scope*/ 34, /*->70398*/
/*70364*/       OPC_CheckChild0Type, MVT::v2i64,
/*70366*/       OPC_RecordChild1, // #1 = $SIMM
/*70367*/       OPC_MoveChild, 1,
/*70369*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70372*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70374*/       OPC_MoveParent,
/*70375*/       OPC_CheckType, MVT::v2i32,
/*70377*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70379*/       OPC_EmitConvertToTarget, 1,
/*70381*/       OPC_EmitInteger, MVT::i32, 14, 
/*70384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70398*/     0, /*End of Scope*/
/*70399*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNu),// ->70510
/*70402*/     OPC_RecordChild0, // #0 = $Vm
/*70403*/     OPC_Scope, 34, /*->70439*/ // 3 children in Scope
/*70405*/       OPC_CheckChild0Type, MVT::v8i16,
/*70407*/       OPC_RecordChild1, // #1 = $SIMM
/*70408*/       OPC_MoveChild, 1,
/*70410*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70413*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70415*/       OPC_MoveParent,
/*70416*/       OPC_CheckType, MVT::v8i8,
/*70418*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70420*/       OPC_EmitConvertToTarget, 1,
/*70422*/       OPC_EmitInteger, MVT::i32, 14, 
/*70425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70439*/     /*Scope*/ 34, /*->70474*/
/*70440*/       OPC_CheckChild0Type, MVT::v4i32,
/*70442*/       OPC_RecordChild1, // #1 = $SIMM
/*70443*/       OPC_MoveChild, 1,
/*70445*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70448*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70450*/       OPC_MoveParent,
/*70451*/       OPC_CheckType, MVT::v4i16,
/*70453*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70455*/       OPC_EmitConvertToTarget, 1,
/*70457*/       OPC_EmitInteger, MVT::i32, 14, 
/*70460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70474*/     /*Scope*/ 34, /*->70509*/
/*70475*/       OPC_CheckChild0Type, MVT::v2i64,
/*70477*/       OPC_RecordChild1, // #1 = $SIMM
/*70478*/       OPC_MoveChild, 1,
/*70480*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70483*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70485*/       OPC_MoveParent,
/*70486*/       OPC_CheckType, MVT::v2i32,
/*70488*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70490*/       OPC_EmitConvertToTarget, 1,
/*70492*/       OPC_EmitInteger, MVT::i32, 14, 
/*70495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70509*/     0, /*End of Scope*/
/*70510*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNsu),// ->70621
/*70513*/     OPC_RecordChild0, // #0 = $Vm
/*70514*/     OPC_Scope, 34, /*->70550*/ // 3 children in Scope
/*70516*/       OPC_CheckChild0Type, MVT::v8i16,
/*70518*/       OPC_RecordChild1, // #1 = $SIMM
/*70519*/       OPC_MoveChild, 1,
/*70521*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70524*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70526*/       OPC_MoveParent,
/*70527*/       OPC_CheckType, MVT::v8i8,
/*70529*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70531*/       OPC_EmitConvertToTarget, 1,
/*70533*/       OPC_EmitInteger, MVT::i32, 14, 
/*70536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70539*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70550*/     /*Scope*/ 34, /*->70585*/
/*70551*/       OPC_CheckChild0Type, MVT::v4i32,
/*70553*/       OPC_RecordChild1, // #1 = $SIMM
/*70554*/       OPC_MoveChild, 1,
/*70556*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70559*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70561*/       OPC_MoveParent,
/*70562*/       OPC_CheckType, MVT::v4i16,
/*70564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70566*/       OPC_EmitConvertToTarget, 1,
/*70568*/       OPC_EmitInteger, MVT::i32, 14, 
/*70571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70585*/     /*Scope*/ 34, /*->70620*/
/*70586*/       OPC_CheckChild0Type, MVT::v2i64,
/*70588*/       OPC_RecordChild1, // #1 = $SIMM
/*70589*/       OPC_MoveChild, 1,
/*70591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70594*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70596*/       OPC_MoveParent,
/*70597*/       OPC_CheckType, MVT::v2i32,
/*70599*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70601*/       OPC_EmitConvertToTarget, 1,
/*70603*/       OPC_EmitInteger, MVT::i32, 14, 
/*70606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70620*/     0, /*End of Scope*/
/*70621*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNs),// ->70732
/*70624*/     OPC_RecordChild0, // #0 = $Vm
/*70625*/     OPC_Scope, 34, /*->70661*/ // 3 children in Scope
/*70627*/       OPC_CheckChild0Type, MVT::v8i16,
/*70629*/       OPC_RecordChild1, // #1 = $SIMM
/*70630*/       OPC_MoveChild, 1,
/*70632*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70635*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70637*/       OPC_MoveParent,
/*70638*/       OPC_CheckType, MVT::v8i8,
/*70640*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70642*/       OPC_EmitConvertToTarget, 1,
/*70644*/       OPC_EmitInteger, MVT::i32, 14, 
/*70647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70661*/     /*Scope*/ 34, /*->70696*/
/*70662*/       OPC_CheckChild0Type, MVT::v4i32,
/*70664*/       OPC_RecordChild1, // #1 = $SIMM
/*70665*/       OPC_MoveChild, 1,
/*70667*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70670*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70672*/       OPC_MoveParent,
/*70673*/       OPC_CheckType, MVT::v4i16,
/*70675*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70677*/       OPC_EmitConvertToTarget, 1,
/*70679*/       OPC_EmitInteger, MVT::i32, 14, 
/*70682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70696*/     /*Scope*/ 34, /*->70731*/
/*70697*/       OPC_CheckChild0Type, MVT::v2i64,
/*70699*/       OPC_RecordChild1, // #1 = $SIMM
/*70700*/       OPC_MoveChild, 1,
/*70702*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70705*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70707*/       OPC_MoveParent,
/*70708*/       OPC_CheckType, MVT::v2i32,
/*70710*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70712*/       OPC_EmitConvertToTarget, 1,
/*70714*/       OPC_EmitInteger, MVT::i32, 14, 
/*70717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70731*/     0, /*End of Scope*/
/*70732*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNu),// ->70843
/*70735*/     OPC_RecordChild0, // #0 = $Vm
/*70736*/     OPC_Scope, 34, /*->70772*/ // 3 children in Scope
/*70738*/       OPC_CheckChild0Type, MVT::v8i16,
/*70740*/       OPC_RecordChild1, // #1 = $SIMM
/*70741*/       OPC_MoveChild, 1,
/*70743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70746*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70748*/       OPC_MoveParent,
/*70749*/       OPC_CheckType, MVT::v8i8,
/*70751*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70753*/       OPC_EmitConvertToTarget, 1,
/*70755*/       OPC_EmitInteger, MVT::i32, 14, 
/*70758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70772*/     /*Scope*/ 34, /*->70807*/
/*70773*/       OPC_CheckChild0Type, MVT::v4i32,
/*70775*/       OPC_RecordChild1, // #1 = $SIMM
/*70776*/       OPC_MoveChild, 1,
/*70778*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70781*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70783*/       OPC_MoveParent,
/*70784*/       OPC_CheckType, MVT::v4i16,
/*70786*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70788*/       OPC_EmitConvertToTarget, 1,
/*70790*/       OPC_EmitInteger, MVT::i32, 14, 
/*70793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70807*/     /*Scope*/ 34, /*->70842*/
/*70808*/       OPC_CheckChild0Type, MVT::v2i64,
/*70810*/       OPC_RecordChild1, // #1 = $SIMM
/*70811*/       OPC_MoveChild, 1,
/*70813*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70816*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70818*/       OPC_MoveParent,
/*70819*/       OPC_CheckType, MVT::v2i32,
/*70821*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70823*/       OPC_EmitConvertToTarget, 1,
/*70825*/       OPC_EmitInteger, MVT::i32, 14, 
/*70828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70842*/     0, /*End of Scope*/
/*70843*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNsu),// ->70954
/*70846*/     OPC_RecordChild0, // #0 = $Vm
/*70847*/     OPC_Scope, 34, /*->70883*/ // 3 children in Scope
/*70849*/       OPC_CheckChild0Type, MVT::v8i16,
/*70851*/       OPC_RecordChild1, // #1 = $SIMM
/*70852*/       OPC_MoveChild, 1,
/*70854*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70857*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70859*/       OPC_MoveParent,
/*70860*/       OPC_CheckType, MVT::v8i8,
/*70862*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70864*/       OPC_EmitConvertToTarget, 1,
/*70866*/       OPC_EmitInteger, MVT::i32, 14, 
/*70869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70883*/     /*Scope*/ 34, /*->70918*/
/*70884*/       OPC_CheckChild0Type, MVT::v4i32,
/*70886*/       OPC_RecordChild1, // #1 = $SIMM
/*70887*/       OPC_MoveChild, 1,
/*70889*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70892*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70894*/       OPC_MoveParent,
/*70895*/       OPC_CheckType, MVT::v4i16,
/*70897*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70899*/       OPC_EmitConvertToTarget, 1,
/*70901*/       OPC_EmitInteger, MVT::i32, 14, 
/*70904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70918*/     /*Scope*/ 34, /*->70953*/
/*70919*/       OPC_CheckChild0Type, MVT::v2i64,
/*70921*/       OPC_RecordChild1, // #1 = $SIMM
/*70922*/       OPC_MoveChild, 1,
/*70924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70927*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70929*/       OPC_MoveParent,
/*70930*/       OPC_CheckType, MVT::v2i32,
/*70932*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70934*/       OPC_EmitConvertToTarget, 1,
/*70936*/       OPC_EmitInteger, MVT::i32, 14, 
/*70939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70953*/     0, /*End of Scope*/
/*70954*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ARMISD::VDUPLANE),// ->71396
/*70958*/     OPC_RecordChild0, // #0 = $Vm
/*70959*/     OPC_Scope, 62, /*->71023*/ // 8 children in Scope
/*70961*/       OPC_CheckChild0Type, MVT::v8i8,
/*70963*/       OPC_RecordChild1, // #1 = $lane
/*70964*/       OPC_MoveChild, 1,
/*70966*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70969*/       OPC_Scope, 26, /*->70997*/ // 2 children in Scope
/*70971*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*70973*/         OPC_MoveParent,
/*70974*/         OPC_CheckType, MVT::v16i8,
/*70976*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70978*/         OPC_EmitConvertToTarget, 1,
/*70980*/         OPC_EmitInteger, MVT::i32, 14, 
/*70983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70986*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*70997*/       /*Scope*/ 24, /*->71022*/
/*70998*/         OPC_MoveParent,
/*70999*/         OPC_CheckType, MVT::v8i8,
/*71001*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71003*/         OPC_EmitConvertToTarget, 1,
/*71005*/         OPC_EmitInteger, MVT::i32, 14, 
/*71008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*71022*/       0, /*End of Scope*/
/*71023*/     /*Scope*/ 62, /*->71086*/
/*71024*/       OPC_CheckChild0Type, MVT::v4i16,
/*71026*/       OPC_RecordChild1, // #1 = $lane
/*71027*/       OPC_MoveChild, 1,
/*71029*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71032*/       OPC_Scope, 26, /*->71060*/ // 2 children in Scope
/*71034*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*71036*/         OPC_MoveParent,
/*71037*/         OPC_CheckType, MVT::v8i16,
/*71039*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71041*/         OPC_EmitConvertToTarget, 1,
/*71043*/         OPC_EmitInteger, MVT::i32, 14, 
/*71046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*71060*/       /*Scope*/ 24, /*->71085*/
/*71061*/         OPC_MoveParent,
/*71062*/         OPC_CheckType, MVT::v4i16,
/*71064*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71066*/         OPC_EmitConvertToTarget, 1,
/*71068*/         OPC_EmitInteger, MVT::i32, 14, 
/*71071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*71085*/       0, /*End of Scope*/
/*71086*/     /*Scope*/ 62, /*->71149*/
/*71087*/       OPC_CheckChild0Type, MVT::v2i32,
/*71089*/       OPC_RecordChild1, // #1 = $lane
/*71090*/       OPC_MoveChild, 1,
/*71092*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71095*/       OPC_Scope, 26, /*->71123*/ // 2 children in Scope
/*71097*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*71099*/         OPC_MoveParent,
/*71100*/         OPC_CheckType, MVT::v4i32,
/*71102*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71104*/         OPC_EmitConvertToTarget, 1,
/*71106*/         OPC_EmitInteger, MVT::i32, 14, 
/*71109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*71123*/       /*Scope*/ 24, /*->71148*/
/*71124*/         OPC_MoveParent,
/*71125*/         OPC_CheckType, MVT::v2i32,
/*71127*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71129*/         OPC_EmitConvertToTarget, 1,
/*71131*/         OPC_EmitInteger, MVT::i32, 14, 
/*71134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*71148*/       0, /*End of Scope*/
/*71149*/     /*Scope*/ 47, /*->71197*/
/*71150*/       OPC_CheckChild0Type, MVT::v16i8,
/*71152*/       OPC_RecordChild1, // #1 = $lane
/*71153*/       OPC_MoveChild, 1,
/*71155*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71158*/       OPC_MoveParent,
/*71159*/       OPC_CheckType, MVT::v16i8,
/*71161*/       OPC_EmitConvertToTarget, 1,
/*71163*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*71166*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*71175*/       OPC_EmitConvertToTarget, 1,
/*71177*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*71180*/       OPC_EmitInteger, MVT::i32, 14, 
/*71183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*71197*/     /*Scope*/ 47, /*->71245*/
/*71198*/       OPC_CheckChild0Type, MVT::v8i16,
/*71200*/       OPC_RecordChild1, // #1 = $lane
/*71201*/       OPC_MoveChild, 1,
/*71203*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71206*/       OPC_MoveParent,
/*71207*/       OPC_CheckType, MVT::v8i16,
/*71209*/       OPC_EmitConvertToTarget, 1,
/*71211*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*71214*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*71223*/       OPC_EmitConvertToTarget, 1,
/*71225*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*71228*/       OPC_EmitInteger, MVT::i32, 14, 
/*71231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*71245*/     /*Scope*/ 47, /*->71293*/
/*71246*/       OPC_CheckChild0Type, MVT::v4i32,
/*71248*/       OPC_RecordChild1, // #1 = $lane
/*71249*/       OPC_MoveChild, 1,
/*71251*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71254*/       OPC_MoveParent,
/*71255*/       OPC_CheckType, MVT::v4i32,
/*71257*/       OPC_EmitConvertToTarget, 1,
/*71259*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*71262*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71271*/       OPC_EmitConvertToTarget, 1,
/*71273*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*71276*/       OPC_EmitInteger, MVT::i32, 14, 
/*71279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71282*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*71293*/     /*Scope*/ 53, /*->71347*/
/*71294*/       OPC_CheckChild0Type, MVT::v2f32,
/*71296*/       OPC_RecordChild1, // #1 = $lane
/*71297*/       OPC_MoveChild, 1,
/*71299*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71302*/       OPC_MoveParent,
/*71303*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->71325
/*71306*/         OPC_EmitConvertToTarget, 1,
/*71308*/         OPC_EmitInteger, MVT::i32, 14, 
/*71311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*71325*/       /*SwitchType*/ 19, MVT::v4f32,// ->71346
/*71327*/         OPC_EmitConvertToTarget, 1,
/*71329*/         OPC_EmitInteger, MVT::i32, 14, 
/*71332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*71346*/       0, // EndSwitchType
/*71347*/     /*Scope*/ 47, /*->71395*/
/*71348*/       OPC_CheckChild0Type, MVT::v4f32,
/*71350*/       OPC_RecordChild1, // #1 = $lane
/*71351*/       OPC_MoveChild, 1,
/*71353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71356*/       OPC_MoveParent,
/*71357*/       OPC_CheckType, MVT::v4f32,
/*71359*/       OPC_EmitConvertToTarget, 1,
/*71361*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*71364*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71373*/       OPC_EmitConvertToTarget, 1,
/*71375*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*71378*/       OPC_EmitInteger, MVT::i32, 14, 
/*71381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*71395*/     0, /*End of Scope*/
/*71396*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VORRIMM),// ->71493
/*71399*/     OPC_RecordChild0, // #0 = $src
/*71400*/     OPC_RecordChild1, // #1 = $SIMM
/*71401*/     OPC_MoveChild, 1,
/*71403*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71406*/     OPC_MoveParent,
/*71407*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->71429
/*71410*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71412*/       OPC_EmitInteger, MVT::i32, 14, 
/*71415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*71429*/     /*SwitchType*/ 19, MVT::v2i32,// ->71450
/*71431*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71433*/       OPC_EmitInteger, MVT::i32, 14, 
/*71436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*71450*/     /*SwitchType*/ 19, MVT::v8i16,// ->71471
/*71452*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71454*/       OPC_EmitInteger, MVT::i32, 14, 
/*71457*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71460*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*71471*/     /*SwitchType*/ 19, MVT::v4i32,// ->71492
/*71473*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71475*/       OPC_EmitInteger, MVT::i32, 14, 
/*71478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*71492*/     0, // EndSwitchType
/*71493*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VBICIMM),// ->71590
/*71496*/     OPC_RecordChild0, // #0 = $src
/*71497*/     OPC_RecordChild1, // #1 = $SIMM
/*71498*/     OPC_MoveChild, 1,
/*71500*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71503*/     OPC_MoveParent,
/*71504*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->71526
/*71507*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71509*/       OPC_EmitInteger, MVT::i32, 14, 
/*71512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*71526*/     /*SwitchType*/ 19, MVT::v2i32,// ->71547
/*71528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71530*/       OPC_EmitInteger, MVT::i32, 14, 
/*71533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*71547*/     /*SwitchType*/ 19, MVT::v8i16,// ->71568
/*71549*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71551*/       OPC_EmitInteger, MVT::i32, 14, 
/*71554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*71568*/     /*SwitchType*/ 19, MVT::v4i32,// ->71589
/*71570*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71572*/       OPC_EmitInteger, MVT::i32, 14, 
/*71575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*71589*/     0, // EndSwitchType
/*71590*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMVNIMM),// ->71682
/*71593*/     OPC_RecordChild0, // #0 = $SIMM
/*71594*/     OPC_MoveChild, 0,
/*71596*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71599*/     OPC_MoveParent,
/*71600*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->71621
/*71603*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71605*/       OPC_EmitInteger, MVT::i32, 14, 
/*71608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*71621*/     /*SwitchType*/ 18, MVT::v8i16,// ->71641
/*71623*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71625*/       OPC_EmitInteger, MVT::i32, 14, 
/*71628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*71641*/     /*SwitchType*/ 18, MVT::v2i32,// ->71661
/*71643*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71645*/       OPC_EmitInteger, MVT::i32, 14, 
/*71648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*71661*/     /*SwitchType*/ 18, MVT::v4i32,// ->71681
/*71663*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71665*/       OPC_EmitInteger, MVT::i32, 14, 
/*71668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*71681*/     0, // EndSwitchType
/*71682*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->71880
/*71686*/     OPC_RecordChild0, // #0 = $Vm
/*71687*/     OPC_RecordChild1, // #1 = $SIMM
/*71688*/     OPC_MoveChild, 1,
/*71690*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71693*/     OPC_MoveParent,
/*71694*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->71718
/*71697*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71699*/       OPC_EmitConvertToTarget, 1,
/*71701*/       OPC_EmitInteger, MVT::i32, 14, 
/*71704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*71718*/     /*SwitchType*/ 21, MVT::v4i16,// ->71741
/*71720*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71722*/       OPC_EmitConvertToTarget, 1,
/*71724*/       OPC_EmitInteger, MVT::i32, 14, 
/*71727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*71741*/     /*SwitchType*/ 21, MVT::v2i32,// ->71764
/*71743*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71745*/       OPC_EmitConvertToTarget, 1,
/*71747*/       OPC_EmitInteger, MVT::i32, 14, 
/*71750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*71764*/     /*SwitchType*/ 21, MVT::v1i64,// ->71787
/*71766*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71768*/       OPC_EmitConvertToTarget, 1,
/*71770*/       OPC_EmitInteger, MVT::i32, 14, 
/*71773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*71787*/     /*SwitchType*/ 21, MVT::v16i8,// ->71810
/*71789*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71791*/       OPC_EmitConvertToTarget, 1,
/*71793*/       OPC_EmitInteger, MVT::i32, 14, 
/*71796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*71810*/     /*SwitchType*/ 21, MVT::v8i16,// ->71833
/*71812*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71814*/       OPC_EmitConvertToTarget, 1,
/*71816*/       OPC_EmitInteger, MVT::i32, 14, 
/*71819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71833*/     /*SwitchType*/ 21, MVT::v4i32,// ->71856
/*71835*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71837*/       OPC_EmitConvertToTarget, 1,
/*71839*/       OPC_EmitInteger, MVT::i32, 14, 
/*71842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71845*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71856*/     /*SwitchType*/ 21, MVT::v2i64,// ->71879
/*71858*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71860*/       OPC_EmitConvertToTarget, 1,
/*71862*/       OPC_EmitInteger, MVT::i32, 14, 
/*71865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71879*/     0, // EndSwitchType
/*71880*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->72078
/*71884*/     OPC_RecordChild0, // #0 = $Vm
/*71885*/     OPC_RecordChild1, // #1 = $SIMM
/*71886*/     OPC_MoveChild, 1,
/*71888*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71891*/     OPC_MoveParent,
/*71892*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->71916
/*71895*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71897*/       OPC_EmitConvertToTarget, 1,
/*71899*/       OPC_EmitInteger, MVT::i32, 14, 
/*71902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*71916*/     /*SwitchType*/ 21, MVT::v4i16,// ->71939
/*71918*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71920*/       OPC_EmitConvertToTarget, 1,
/*71922*/       OPC_EmitInteger, MVT::i32, 14, 
/*71925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*71939*/     /*SwitchType*/ 21, MVT::v2i32,// ->71962
/*71941*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71943*/       OPC_EmitConvertToTarget, 1,
/*71945*/       OPC_EmitInteger, MVT::i32, 14, 
/*71948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*71962*/     /*SwitchType*/ 21, MVT::v1i64,// ->71985
/*71964*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71966*/       OPC_EmitConvertToTarget, 1,
/*71968*/       OPC_EmitInteger, MVT::i32, 14, 
/*71971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*71985*/     /*SwitchType*/ 21, MVT::v16i8,// ->72008
/*71987*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71989*/       OPC_EmitConvertToTarget, 1,
/*71991*/       OPC_EmitInteger, MVT::i32, 14, 
/*71994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72008*/     /*SwitchType*/ 21, MVT::v8i16,// ->72031
/*72010*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72012*/       OPC_EmitConvertToTarget, 1,
/*72014*/       OPC_EmitInteger, MVT::i32, 14, 
/*72017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72031*/     /*SwitchType*/ 21, MVT::v4i32,// ->72054
/*72033*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72035*/       OPC_EmitConvertToTarget, 1,
/*72037*/       OPC_EmitInteger, MVT::i32, 14, 
/*72040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72054*/     /*SwitchType*/ 21, MVT::v2i64,// ->72077
/*72056*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72058*/       OPC_EmitConvertToTarget, 1,
/*72060*/       OPC_EmitInteger, MVT::i32, 14, 
/*72063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72077*/     0, // EndSwitchType
/*72078*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->72276
/*72082*/     OPC_RecordChild0, // #0 = $Vm
/*72083*/     OPC_RecordChild1, // #1 = $SIMM
/*72084*/     OPC_MoveChild, 1,
/*72086*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72089*/     OPC_MoveParent,
/*72090*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72114
/*72093*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72095*/       OPC_EmitConvertToTarget, 1,
/*72097*/       OPC_EmitInteger, MVT::i32, 14, 
/*72100*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72103*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72114*/     /*SwitchType*/ 21, MVT::v4i16,// ->72137
/*72116*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72118*/       OPC_EmitConvertToTarget, 1,
/*72120*/       OPC_EmitInteger, MVT::i32, 14, 
/*72123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72137*/     /*SwitchType*/ 21, MVT::v2i32,// ->72160
/*72139*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72141*/       OPC_EmitConvertToTarget, 1,
/*72143*/       OPC_EmitInteger, MVT::i32, 14, 
/*72146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72160*/     /*SwitchType*/ 21, MVT::v1i64,// ->72183
/*72162*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72164*/       OPC_EmitConvertToTarget, 1,
/*72166*/       OPC_EmitInteger, MVT::i32, 14, 
/*72169*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72183*/     /*SwitchType*/ 21, MVT::v16i8,// ->72206
/*72185*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72187*/       OPC_EmitConvertToTarget, 1,
/*72189*/       OPC_EmitInteger, MVT::i32, 14, 
/*72192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72206*/     /*SwitchType*/ 21, MVT::v8i16,// ->72229
/*72208*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72210*/       OPC_EmitConvertToTarget, 1,
/*72212*/       OPC_EmitInteger, MVT::i32, 14, 
/*72215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72229*/     /*SwitchType*/ 21, MVT::v4i32,// ->72252
/*72231*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72233*/       OPC_EmitConvertToTarget, 1,
/*72235*/       OPC_EmitInteger, MVT::i32, 14, 
/*72238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72252*/     /*SwitchType*/ 21, MVT::v2i64,// ->72275
/*72254*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72256*/       OPC_EmitConvertToTarget, 1,
/*72258*/       OPC_EmitInteger, MVT::i32, 14, 
/*72261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72275*/     0, // EndSwitchType
/*72276*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->72474
/*72280*/     OPC_RecordChild0, // #0 = $Vm
/*72281*/     OPC_RecordChild1, // #1 = $SIMM
/*72282*/     OPC_MoveChild, 1,
/*72284*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72287*/     OPC_MoveParent,
/*72288*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72312
/*72291*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72293*/       OPC_EmitConvertToTarget, 1,
/*72295*/       OPC_EmitInteger, MVT::i32, 14, 
/*72298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72312*/     /*SwitchType*/ 21, MVT::v4i16,// ->72335
/*72314*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72316*/       OPC_EmitConvertToTarget, 1,
/*72318*/       OPC_EmitInteger, MVT::i32, 14, 
/*72321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72335*/     /*SwitchType*/ 21, MVT::v2i32,// ->72358
/*72337*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72339*/       OPC_EmitConvertToTarget, 1,
/*72341*/       OPC_EmitInteger, MVT::i32, 14, 
/*72344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72358*/     /*SwitchType*/ 21, MVT::v1i64,// ->72381
/*72360*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72362*/       OPC_EmitConvertToTarget, 1,
/*72364*/       OPC_EmitInteger, MVT::i32, 14, 
/*72367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72370*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72381*/     /*SwitchType*/ 21, MVT::v16i8,// ->72404
/*72383*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72385*/       OPC_EmitConvertToTarget, 1,
/*72387*/       OPC_EmitInteger, MVT::i32, 14, 
/*72390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72404*/     /*SwitchType*/ 21, MVT::v8i16,// ->72427
/*72406*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72408*/       OPC_EmitConvertToTarget, 1,
/*72410*/       OPC_EmitInteger, MVT::i32, 14, 
/*72413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72416*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72427*/     /*SwitchType*/ 21, MVT::v4i32,// ->72450
/*72429*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72431*/       OPC_EmitConvertToTarget, 1,
/*72433*/       OPC_EmitInteger, MVT::i32, 14, 
/*72436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72450*/     /*SwitchType*/ 21, MVT::v2i64,// ->72473
/*72452*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72454*/       OPC_EmitConvertToTarget, 1,
/*72456*/       OPC_EmitInteger, MVT::i32, 14, 
/*72459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72473*/     0, // EndSwitchType
/*72474*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLs),// ->72672
/*72478*/     OPC_RecordChild0, // #0 = $Vm
/*72479*/     OPC_RecordChild1, // #1 = $SIMM
/*72480*/     OPC_MoveChild, 1,
/*72482*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72485*/     OPC_MoveParent,
/*72486*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72510
/*72489*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72491*/       OPC_EmitConvertToTarget, 1,
/*72493*/       OPC_EmitInteger, MVT::i32, 14, 
/*72496*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72499*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72510*/     /*SwitchType*/ 21, MVT::v4i16,// ->72533
/*72512*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72514*/       OPC_EmitConvertToTarget, 1,
/*72516*/       OPC_EmitInteger, MVT::i32, 14, 
/*72519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72533*/     /*SwitchType*/ 21, MVT::v2i32,// ->72556
/*72535*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72537*/       OPC_EmitConvertToTarget, 1,
/*72539*/       OPC_EmitInteger, MVT::i32, 14, 
/*72542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72556*/     /*SwitchType*/ 21, MVT::v1i64,// ->72579
/*72558*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72560*/       OPC_EmitConvertToTarget, 1,
/*72562*/       OPC_EmitInteger, MVT::i32, 14, 
/*72565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72579*/     /*SwitchType*/ 21, MVT::v16i8,// ->72602
/*72581*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72583*/       OPC_EmitConvertToTarget, 1,
/*72585*/       OPC_EmitInteger, MVT::i32, 14, 
/*72588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72591*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72602*/     /*SwitchType*/ 21, MVT::v8i16,// ->72625
/*72604*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72606*/       OPC_EmitConvertToTarget, 1,
/*72608*/       OPC_EmitInteger, MVT::i32, 14, 
/*72611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72625*/     /*SwitchType*/ 21, MVT::v4i32,// ->72648
/*72627*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72629*/       OPC_EmitConvertToTarget, 1,
/*72631*/       OPC_EmitInteger, MVT::i32, 14, 
/*72634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72648*/     /*SwitchType*/ 21, MVT::v2i64,// ->72671
/*72650*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72652*/       OPC_EmitConvertToTarget, 1,
/*72654*/       OPC_EmitInteger, MVT::i32, 14, 
/*72657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72671*/     0, // EndSwitchType
/*72672*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLu),// ->72870
/*72676*/     OPC_RecordChild0, // #0 = $Vm
/*72677*/     OPC_RecordChild1, // #1 = $SIMM
/*72678*/     OPC_MoveChild, 1,
/*72680*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72683*/     OPC_MoveParent,
/*72684*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72708
/*72687*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72689*/       OPC_EmitConvertToTarget, 1,
/*72691*/       OPC_EmitInteger, MVT::i32, 14, 
/*72694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72708*/     /*SwitchType*/ 21, MVT::v4i16,// ->72731
/*72710*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72712*/       OPC_EmitConvertToTarget, 1,
/*72714*/       OPC_EmitInteger, MVT::i32, 14, 
/*72717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72731*/     /*SwitchType*/ 21, MVT::v2i32,// ->72754
/*72733*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72735*/       OPC_EmitConvertToTarget, 1,
/*72737*/       OPC_EmitInteger, MVT::i32, 14, 
/*72740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72754*/     /*SwitchType*/ 21, MVT::v1i64,// ->72777
/*72756*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72758*/       OPC_EmitConvertToTarget, 1,
/*72760*/       OPC_EmitInteger, MVT::i32, 14, 
/*72763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72777*/     /*SwitchType*/ 21, MVT::v16i8,// ->72800
/*72779*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72781*/       OPC_EmitConvertToTarget, 1,
/*72783*/       OPC_EmitInteger, MVT::i32, 14, 
/*72786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72800*/     /*SwitchType*/ 21, MVT::v8i16,// ->72823
/*72802*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72804*/       OPC_EmitConvertToTarget, 1,
/*72806*/       OPC_EmitInteger, MVT::i32, 14, 
/*72809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72812*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72823*/     /*SwitchType*/ 21, MVT::v4i32,// ->72846
/*72825*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72827*/       OPC_EmitConvertToTarget, 1,
/*72829*/       OPC_EmitInteger, MVT::i32, 14, 
/*72832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72846*/     /*SwitchType*/ 21, MVT::v2i64,// ->72869
/*72848*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72850*/       OPC_EmitConvertToTarget, 1,
/*72852*/       OPC_EmitInteger, MVT::i32, 14, 
/*72855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72869*/     0, // EndSwitchType
/*72870*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLsu),// ->73068
/*72874*/     OPC_RecordChild0, // #0 = $Vm
/*72875*/     OPC_RecordChild1, // #1 = $SIMM
/*72876*/     OPC_MoveChild, 1,
/*72878*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72881*/     OPC_MoveParent,
/*72882*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72906
/*72885*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72887*/       OPC_EmitConvertToTarget, 1,
/*72889*/       OPC_EmitInteger, MVT::i32, 14, 
/*72892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72906*/     /*SwitchType*/ 21, MVT::v4i16,// ->72929
/*72908*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72910*/       OPC_EmitConvertToTarget, 1,
/*72912*/       OPC_EmitInteger, MVT::i32, 14, 
/*72915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72929*/     /*SwitchType*/ 21, MVT::v2i32,// ->72952
/*72931*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72933*/       OPC_EmitConvertToTarget, 1,
/*72935*/       OPC_EmitInteger, MVT::i32, 14, 
/*72938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72952*/     /*SwitchType*/ 21, MVT::v1i64,// ->72975
/*72954*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72956*/       OPC_EmitConvertToTarget, 1,
/*72958*/       OPC_EmitInteger, MVT::i32, 14, 
/*72961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72975*/     /*SwitchType*/ 21, MVT::v16i8,// ->72998
/*72977*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72979*/       OPC_EmitConvertToTarget, 1,
/*72981*/       OPC_EmitInteger, MVT::i32, 14, 
/*72984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72998*/     /*SwitchType*/ 21, MVT::v8i16,// ->73021
/*73000*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73002*/       OPC_EmitConvertToTarget, 1,
/*73004*/       OPC_EmitInteger, MVT::i32, 14, 
/*73007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73021*/     /*SwitchType*/ 21, MVT::v4i32,// ->73044
/*73023*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73025*/       OPC_EmitConvertToTarget, 1,
/*73027*/       OPC_EmitInteger, MVT::i32, 14, 
/*73030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73044*/     /*SwitchType*/ 21, MVT::v2i64,// ->73067
/*73046*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73048*/       OPC_EmitConvertToTarget, 1,
/*73050*/       OPC_EmitInteger, MVT::i32, 14, 
/*73053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73067*/     0, // EndSwitchType
/*73068*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSLI),// ->73275
/*73072*/     OPC_RecordChild0, // #0 = $src1
/*73073*/     OPC_RecordChild1, // #1 = $Vm
/*73074*/     OPC_RecordChild2, // #2 = $SIMM
/*73075*/     OPC_MoveChild, 2,
/*73077*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73080*/     OPC_MoveParent,
/*73081*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->73106
/*73084*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73086*/       OPC_EmitConvertToTarget, 2,
/*73088*/       OPC_EmitInteger, MVT::i32, 14, 
/*73091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73106*/     /*SwitchType*/ 22, MVT::v4i16,// ->73130
/*73108*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73110*/       OPC_EmitConvertToTarget, 2,
/*73112*/       OPC_EmitInteger, MVT::i32, 14, 
/*73115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73118*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73130*/     /*SwitchType*/ 22, MVT::v2i32,// ->73154
/*73132*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73134*/       OPC_EmitConvertToTarget, 2,
/*73136*/       OPC_EmitInteger, MVT::i32, 14, 
/*73139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73154*/     /*SwitchType*/ 22, MVT::v1i64,// ->73178
/*73156*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73158*/       OPC_EmitConvertToTarget, 2,
/*73160*/       OPC_EmitInteger, MVT::i32, 14, 
/*73163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73178*/     /*SwitchType*/ 22, MVT::v16i8,// ->73202
/*73180*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73182*/       OPC_EmitConvertToTarget, 2,
/*73184*/       OPC_EmitInteger, MVT::i32, 14, 
/*73187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73202*/     /*SwitchType*/ 22, MVT::v8i16,// ->73226
/*73204*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73206*/       OPC_EmitConvertToTarget, 2,
/*73208*/       OPC_EmitInteger, MVT::i32, 14, 
/*73211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73226*/     /*SwitchType*/ 22, MVT::v4i32,// ->73250
/*73228*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73230*/       OPC_EmitConvertToTarget, 2,
/*73232*/       OPC_EmitInteger, MVT::i32, 14, 
/*73235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73250*/     /*SwitchType*/ 22, MVT::v2i64,// ->73274
/*73252*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73254*/       OPC_EmitConvertToTarget, 2,
/*73256*/       OPC_EmitInteger, MVT::i32, 14, 
/*73259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73274*/     0, // EndSwitchType
/*73275*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSRI),// ->73482
/*73279*/     OPC_RecordChild0, // #0 = $src1
/*73280*/     OPC_RecordChild1, // #1 = $Vm
/*73281*/     OPC_RecordChild2, // #2 = $SIMM
/*73282*/     OPC_MoveChild, 2,
/*73284*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73287*/     OPC_MoveParent,
/*73288*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->73313
/*73291*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73293*/       OPC_EmitConvertToTarget, 2,
/*73295*/       OPC_EmitInteger, MVT::i32, 14, 
/*73298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73313*/     /*SwitchType*/ 22, MVT::v4i16,// ->73337
/*73315*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73317*/       OPC_EmitConvertToTarget, 2,
/*73319*/       OPC_EmitInteger, MVT::i32, 14, 
/*73322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73337*/     /*SwitchType*/ 22, MVT::v2i32,// ->73361
/*73339*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73341*/       OPC_EmitConvertToTarget, 2,
/*73343*/       OPC_EmitInteger, MVT::i32, 14, 
/*73346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73361*/     /*SwitchType*/ 22, MVT::v1i64,// ->73385
/*73363*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73365*/       OPC_EmitConvertToTarget, 2,
/*73367*/       OPC_EmitInteger, MVT::i32, 14, 
/*73370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73385*/     /*SwitchType*/ 22, MVT::v16i8,// ->73409
/*73387*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73389*/       OPC_EmitConvertToTarget, 2,
/*73391*/       OPC_EmitInteger, MVT::i32, 14, 
/*73394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73409*/     /*SwitchType*/ 22, MVT::v8i16,// ->73433
/*73411*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73413*/       OPC_EmitConvertToTarget, 2,
/*73415*/       OPC_EmitInteger, MVT::i32, 14, 
/*73418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73433*/     /*SwitchType*/ 22, MVT::v4i32,// ->73457
/*73435*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73437*/       OPC_EmitConvertToTarget, 2,
/*73439*/       OPC_EmitInteger, MVT::i32, 14, 
/*73442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73457*/     /*SwitchType*/ 22, MVT::v2i64,// ->73481
/*73459*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73461*/       OPC_EmitConvertToTarget, 2,
/*73463*/       OPC_EmitInteger, MVT::i32, 14, 
/*73466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73481*/     0, // EndSwitchType
/*73482*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->73629
/*73486*/     OPC_RecordChild0, // #0 = $src
/*73487*/     OPC_Scope, 27, /*->73516*/ // 5 children in Scope
/*73489*/       OPC_CheckChild0Type, MVT::v16i8,
/*73491*/       OPC_RecordChild1, // #1 = $start
/*73492*/       OPC_MoveChild, 1,
/*73494*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73497*/       OPC_CheckType, MVT::i32,
/*73499*/       OPC_MoveParent,
/*73500*/       OPC_CheckType, MVT::v8i8,
/*73502*/       OPC_EmitConvertToTarget, 1,
/*73504*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*73507*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*73516*/     /*Scope*/ 27, /*->73544*/
/*73517*/       OPC_CheckChild0Type, MVT::v8i16,
/*73519*/       OPC_RecordChild1, // #1 = $start
/*73520*/       OPC_MoveChild, 1,
/*73522*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73525*/       OPC_CheckType, MVT::i32,
/*73527*/       OPC_MoveParent,
/*73528*/       OPC_CheckType, MVT::v4i16,
/*73530*/       OPC_EmitConvertToTarget, 1,
/*73532*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*73535*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*73544*/     /*Scope*/ 27, /*->73572*/
/*73545*/       OPC_CheckChild0Type, MVT::v4i32,
/*73547*/       OPC_RecordChild1, // #1 = $start
/*73548*/       OPC_MoveChild, 1,
/*73550*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73553*/       OPC_CheckType, MVT::i32,
/*73555*/       OPC_MoveParent,
/*73556*/       OPC_CheckType, MVT::v2i32,
/*73558*/       OPC_EmitConvertToTarget, 1,
/*73560*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*73563*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*73572*/     /*Scope*/ 27, /*->73600*/
/*73573*/       OPC_CheckChild0Type, MVT::v2i64,
/*73575*/       OPC_RecordChild1, // #1 = $start
/*73576*/       OPC_MoveChild, 1,
/*73578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73581*/       OPC_CheckType, MVT::i32,
/*73583*/       OPC_MoveParent,
/*73584*/       OPC_CheckType, MVT::v1i64,
/*73586*/       OPC_EmitConvertToTarget, 1,
/*73588*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*73591*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*73600*/     /*Scope*/ 27, /*->73628*/
/*73601*/       OPC_CheckChild0Type, MVT::v4f32,
/*73603*/       OPC_RecordChild1, // #1 = $start
/*73604*/       OPC_MoveChild, 1,
/*73606*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73609*/       OPC_CheckType, MVT::i32,
/*73611*/       OPC_MoveParent,
/*73612*/       OPC_CheckType, MVT::v2f32,
/*73614*/       OPC_EmitConvertToTarget, 1,
/*73616*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*73619*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*73628*/     0, /*End of Scope*/
/*73629*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ARMISD::VEXT),// ->73856
/*73633*/     OPC_RecordChild0, // #0 = $Vn
/*73634*/     OPC_RecordChild1, // #1 = $Vm
/*73635*/     OPC_RecordChild2, // #2 = $index
/*73636*/     OPC_MoveChild, 2,
/*73638*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73641*/     OPC_MoveParent,
/*73642*/     OPC_SwitchType /*9 cases */, 22, MVT::v8i8,// ->73667
/*73645*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73647*/       OPC_EmitConvertToTarget, 2,
/*73649*/       OPC_EmitInteger, MVT::i32, 14, 
/*73652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*73667*/     /*SwitchType*/ 22, MVT::v4i16,// ->73691
/*73669*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73671*/       OPC_EmitConvertToTarget, 2,
/*73673*/       OPC_EmitInteger, MVT::i32, 14, 
/*73676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*73691*/     /*SwitchType*/ 22, MVT::v2i32,// ->73715
/*73693*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73695*/       OPC_EmitConvertToTarget, 2,
/*73697*/       OPC_EmitInteger, MVT::i32, 14, 
/*73700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*73715*/     /*SwitchType*/ 22, MVT::v16i8,// ->73739
/*73717*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73719*/       OPC_EmitConvertToTarget, 2,
/*73721*/       OPC_EmitInteger, MVT::i32, 14, 
/*73724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*73739*/     /*SwitchType*/ 22, MVT::v8i16,// ->73763
/*73741*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73743*/       OPC_EmitConvertToTarget, 2,
/*73745*/       OPC_EmitInteger, MVT::i32, 14, 
/*73748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*73763*/     /*SwitchType*/ 22, MVT::v4i32,// ->73787
/*73765*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73767*/       OPC_EmitConvertToTarget, 2,
/*73769*/       OPC_EmitInteger, MVT::i32, 14, 
/*73772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*73787*/     /*SwitchType*/ 22, MVT::v2i64,// ->73811
/*73789*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73791*/       OPC_EmitConvertToTarget, 2,
/*73793*/       OPC_EmitInteger, MVT::i32, 14, 
/*73796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*73811*/     /*SwitchType*/ 20, MVT::v2f32,// ->73833
/*73813*/       OPC_EmitConvertToTarget, 2,
/*73815*/       OPC_EmitInteger, MVT::i32, 14, 
/*73818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*73833*/     /*SwitchType*/ 20, MVT::v4f32,// ->73855
/*73835*/       OPC_EmitConvertToTarget, 2,
/*73837*/       OPC_EmitInteger, MVT::i32, 14, 
/*73840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*73855*/     0, // EndSwitchType
/*73856*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCEQ),// ->74059
/*73860*/     OPC_RecordChild0, // #0 = $Vn
/*73861*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->73886
/*73864*/       OPC_CheckChild0Type, MVT::v8i8,
/*73866*/       OPC_RecordChild1, // #1 = $Vm
/*73867*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73869*/       OPC_EmitInteger, MVT::i32, 14, 
/*73872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73886*/     /*SwitchType*/ 22, MVT::v4i16,// ->73910
/*73888*/       OPC_CheckChild0Type, MVT::v4i16,
/*73890*/       OPC_RecordChild1, // #1 = $Vm
/*73891*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73893*/       OPC_EmitInteger, MVT::i32, 14, 
/*73896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73910*/     /*SwitchType*/ 48, MVT::v2i32,// ->73960
/*73912*/       OPC_Scope, 22, /*->73936*/ // 2 children in Scope
/*73914*/         OPC_CheckChild0Type, MVT::v2i32,
/*73916*/         OPC_RecordChild1, // #1 = $Vm
/*73917*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73919*/         OPC_EmitInteger, MVT::i32, 14, 
/*73922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73936*/       /*Scope*/ 22, /*->73959*/
/*73937*/         OPC_CheckChild0Type, MVT::v2f32,
/*73939*/         OPC_RecordChild1, // #1 = $Vm
/*73940*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73942*/         OPC_EmitInteger, MVT::i32, 14, 
/*73945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73948*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*73959*/       0, /*End of Scope*/
/*73960*/     /*SwitchType*/ 22, MVT::v16i8,// ->73984
/*73962*/       OPC_CheckChild0Type, MVT::v16i8,
/*73964*/       OPC_RecordChild1, // #1 = $Vm
/*73965*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73967*/       OPC_EmitInteger, MVT::i32, 14, 
/*73970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*73984*/     /*SwitchType*/ 22, MVT::v8i16,// ->74008
/*73986*/       OPC_CheckChild0Type, MVT::v8i16,
/*73988*/       OPC_RecordChild1, // #1 = $Vm
/*73989*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73991*/       OPC_EmitInteger, MVT::i32, 14, 
/*73994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*74008*/     /*SwitchType*/ 48, MVT::v4i32,// ->74058
/*74010*/       OPC_Scope, 22, /*->74034*/ // 2 children in Scope
/*74012*/         OPC_CheckChild0Type, MVT::v4i32,
/*74014*/         OPC_RecordChild1, // #1 = $Vm
/*74015*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74017*/         OPC_EmitInteger, MVT::i32, 14, 
/*74020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*74034*/       /*Scope*/ 22, /*->74057*/
/*74035*/         OPC_CheckChild0Type, MVT::v4f32,
/*74037*/         OPC_RecordChild1, // #1 = $Vm
/*74038*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74040*/         OPC_EmitInteger, MVT::i32, 14, 
/*74043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*74057*/       0, /*End of Scope*/
/*74058*/     0, // EndSwitchType
/*74059*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCEQZ),// ->74246
/*74063*/     OPC_RecordChild0, // #0 = $Vm
/*74064*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->74087
/*74067*/       OPC_CheckChild0Type, MVT::v8i8,
/*74069*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74071*/       OPC_EmitInteger, MVT::i32, 14, 
/*74074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*74087*/     /*SwitchType*/ 20, MVT::v4i16,// ->74109
/*74089*/       OPC_CheckChild0Type, MVT::v4i16,
/*74091*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74093*/       OPC_EmitInteger, MVT::i32, 14, 
/*74096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*74109*/     /*SwitchType*/ 44, MVT::v2i32,// ->74155
/*74111*/       OPC_Scope, 20, /*->74133*/ // 2 children in Scope
/*74113*/         OPC_CheckChild0Type, MVT::v2i32,
/*74115*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74117*/         OPC_EmitInteger, MVT::i32, 14, 
/*74120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*74133*/       /*Scope*/ 20, /*->74154*/
/*74134*/         OPC_CheckChild0Type, MVT::v2f32,
/*74136*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74138*/         OPC_EmitInteger, MVT::i32, 14, 
/*74141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*74154*/       0, /*End of Scope*/
/*74155*/     /*SwitchType*/ 20, MVT::v16i8,// ->74177
/*74157*/       OPC_CheckChild0Type, MVT::v16i8,
/*74159*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74161*/       OPC_EmitInteger, MVT::i32, 14, 
/*74164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*74177*/     /*SwitchType*/ 20, MVT::v8i16,// ->74199
/*74179*/       OPC_CheckChild0Type, MVT::v8i16,
/*74181*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74183*/       OPC_EmitInteger, MVT::i32, 14, 
/*74186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74189*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*74199*/     /*SwitchType*/ 44, MVT::v4i32,// ->74245
/*74201*/       OPC_Scope, 20, /*->74223*/ // 2 children in Scope
/*74203*/         OPC_CheckChild0Type, MVT::v4i32,
/*74205*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74207*/         OPC_EmitInteger, MVT::i32, 14, 
/*74210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*74223*/       /*Scope*/ 20, /*->74244*/
/*74224*/         OPC_CheckChild0Type, MVT::v4f32,
/*74226*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74228*/         OPC_EmitInteger, MVT::i32, 14, 
/*74231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*74244*/       0, /*End of Scope*/
/*74245*/     0, // EndSwitchType
/*74246*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGE),// ->74449
/*74250*/     OPC_RecordChild0, // #0 = $Vn
/*74251*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->74276
/*74254*/       OPC_CheckChild0Type, MVT::v8i8,
/*74256*/       OPC_RecordChild1, // #1 = $Vm
/*74257*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74259*/       OPC_EmitInteger, MVT::i32, 14, 
/*74262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74276*/     /*SwitchType*/ 22, MVT::v4i16,// ->74300
/*74278*/       OPC_CheckChild0Type, MVT::v4i16,
/*74280*/       OPC_RecordChild1, // #1 = $Vm
/*74281*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74283*/       OPC_EmitInteger, MVT::i32, 14, 
/*74286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74300*/     /*SwitchType*/ 48, MVT::v2i32,// ->74350
/*74302*/       OPC_Scope, 22, /*->74326*/ // 2 children in Scope
/*74304*/         OPC_CheckChild0Type, MVT::v2i32,
/*74306*/         OPC_RecordChild1, // #1 = $Vm
/*74307*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74309*/         OPC_EmitInteger, MVT::i32, 14, 
/*74312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74326*/       /*Scope*/ 22, /*->74349*/
/*74327*/         OPC_CheckChild0Type, MVT::v2f32,
/*74329*/         OPC_RecordChild1, // #1 = $Vm
/*74330*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74332*/         OPC_EmitInteger, MVT::i32, 14, 
/*74335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*74349*/       0, /*End of Scope*/
/*74350*/     /*SwitchType*/ 22, MVT::v16i8,// ->74374
/*74352*/       OPC_CheckChild0Type, MVT::v16i8,
/*74354*/       OPC_RecordChild1, // #1 = $Vm
/*74355*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74357*/       OPC_EmitInteger, MVT::i32, 14, 
/*74360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*74374*/     /*SwitchType*/ 22, MVT::v8i16,// ->74398
/*74376*/       OPC_CheckChild0Type, MVT::v8i16,
/*74378*/       OPC_RecordChild1, // #1 = $Vm
/*74379*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74381*/       OPC_EmitInteger, MVT::i32, 14, 
/*74384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*74398*/     /*SwitchType*/ 48, MVT::v4i32,// ->74448
/*74400*/       OPC_Scope, 22, /*->74424*/ // 2 children in Scope
/*74402*/         OPC_CheckChild0Type, MVT::v4i32,
/*74404*/         OPC_RecordChild1, // #1 = $Vm
/*74405*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74407*/         OPC_EmitInteger, MVT::i32, 14, 
/*74410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*74424*/       /*Scope*/ 22, /*->74447*/
/*74425*/         OPC_CheckChild0Type, MVT::v4f32,
/*74427*/         OPC_RecordChild1, // #1 = $Vm
/*74428*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74430*/         OPC_EmitInteger, MVT::i32, 14, 
/*74433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*74447*/       0, /*End of Scope*/
/*74448*/     0, // EndSwitchType
/*74449*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGEU),// ->74600
/*74453*/     OPC_RecordChild0, // #0 = $Vn
/*74454*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->74479
/*74457*/       OPC_CheckChild0Type, MVT::v8i8,
/*74459*/       OPC_RecordChild1, // #1 = $Vm
/*74460*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74462*/       OPC_EmitInteger, MVT::i32, 14, 
/*74465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74479*/     /*SwitchType*/ 22, MVT::v4i16,// ->74503
/*74481*/       OPC_CheckChild0Type, MVT::v4i16,
/*74483*/       OPC_RecordChild1, // #1 = $Vm
/*74484*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74486*/       OPC_EmitInteger, MVT::i32, 14, 
/*74489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74503*/     /*SwitchType*/ 22, MVT::v2i32,// ->74527
/*74505*/       OPC_CheckChild0Type, MVT::v2i32,
/*74507*/       OPC_RecordChild1, // #1 = $Vm
/*74508*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74510*/       OPC_EmitInteger, MVT::i32, 14, 
/*74513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74527*/     /*SwitchType*/ 22, MVT::v16i8,// ->74551
/*74529*/       OPC_CheckChild0Type, MVT::v16i8,
/*74531*/       OPC_RecordChild1, // #1 = $Vm
/*74532*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74534*/       OPC_EmitInteger, MVT::i32, 14, 
/*74537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*74551*/     /*SwitchType*/ 22, MVT::v8i16,// ->74575
/*74553*/       OPC_CheckChild0Type, MVT::v8i16,
/*74555*/       OPC_RecordChild1, // #1 = $Vm
/*74556*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74558*/       OPC_EmitInteger, MVT::i32, 14, 
/*74561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*74575*/     /*SwitchType*/ 22, MVT::v4i32,// ->74599
/*74577*/       OPC_CheckChild0Type, MVT::v4i32,
/*74579*/       OPC_RecordChild1, // #1 = $Vm
/*74580*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74582*/       OPC_EmitInteger, MVT::i32, 14, 
/*74585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*74599*/     0, // EndSwitchType
/*74600*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGEZ),// ->74787
/*74604*/     OPC_RecordChild0, // #0 = $Vm
/*74605*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->74628
/*74608*/       OPC_CheckChild0Type, MVT::v8i8,
/*74610*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74612*/       OPC_EmitInteger, MVT::i32, 14, 
/*74615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*74628*/     /*SwitchType*/ 20, MVT::v4i16,// ->74650
/*74630*/       OPC_CheckChild0Type, MVT::v4i16,
/*74632*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74634*/       OPC_EmitInteger, MVT::i32, 14, 
/*74637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74640*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*74650*/     /*SwitchType*/ 44, MVT::v2i32,// ->74696
/*74652*/       OPC_Scope, 20, /*->74674*/ // 2 children in Scope
/*74654*/         OPC_CheckChild0Type, MVT::v2i32,
/*74656*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74658*/         OPC_EmitInteger, MVT::i32, 14, 
/*74661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*74674*/       /*Scope*/ 20, /*->74695*/
/*74675*/         OPC_CheckChild0Type, MVT::v2f32,
/*74677*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74679*/         OPC_EmitInteger, MVT::i32, 14, 
/*74682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74685*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*74695*/       0, /*End of Scope*/
/*74696*/     /*SwitchType*/ 20, MVT::v16i8,// ->74718
/*74698*/       OPC_CheckChild0Type, MVT::v16i8,
/*74700*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74702*/       OPC_EmitInteger, MVT::i32, 14, 
/*74705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*74718*/     /*SwitchType*/ 20, MVT::v8i16,// ->74740
/*74720*/       OPC_CheckChild0Type, MVT::v8i16,
/*74722*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74724*/       OPC_EmitInteger, MVT::i32, 14, 
/*74727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*74740*/     /*SwitchType*/ 44, MVT::v4i32,// ->74786
/*74742*/       OPC_Scope, 20, /*->74764*/ // 2 children in Scope
/*74744*/         OPC_CheckChild0Type, MVT::v4i32,
/*74746*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74748*/         OPC_EmitInteger, MVT::i32, 14, 
/*74751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*74764*/       /*Scope*/ 20, /*->74785*/
/*74765*/         OPC_CheckChild0Type, MVT::v4f32,
/*74767*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74769*/         OPC_EmitInteger, MVT::i32, 14, 
/*74772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*74785*/       0, /*End of Scope*/
/*74786*/     0, // EndSwitchType
/*74787*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLEZ),// ->74974
/*74791*/     OPC_RecordChild0, // #0 = $Vm
/*74792*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->74815
/*74795*/       OPC_CheckChild0Type, MVT::v8i8,
/*74797*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74799*/       OPC_EmitInteger, MVT::i32, 14, 
/*74802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*74815*/     /*SwitchType*/ 20, MVT::v4i16,// ->74837
/*74817*/       OPC_CheckChild0Type, MVT::v4i16,
/*74819*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74821*/       OPC_EmitInteger, MVT::i32, 14, 
/*74824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*74837*/     /*SwitchType*/ 44, MVT::v2i32,// ->74883
/*74839*/       OPC_Scope, 20, /*->74861*/ // 2 children in Scope
/*74841*/         OPC_CheckChild0Type, MVT::v2i32,
/*74843*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74845*/         OPC_EmitInteger, MVT::i32, 14, 
/*74848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*74861*/       /*Scope*/ 20, /*->74882*/
/*74862*/         OPC_CheckChild0Type, MVT::v2f32,
/*74864*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74866*/         OPC_EmitInteger, MVT::i32, 14, 
/*74869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*74882*/       0, /*End of Scope*/
/*74883*/     /*SwitchType*/ 20, MVT::v16i8,// ->74905
/*74885*/       OPC_CheckChild0Type, MVT::v16i8,
/*74887*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74889*/       OPC_EmitInteger, MVT::i32, 14, 
/*74892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*74905*/     /*SwitchType*/ 20, MVT::v8i16,// ->74927
/*74907*/       OPC_CheckChild0Type, MVT::v8i16,
/*74909*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74911*/       OPC_EmitInteger, MVT::i32, 14, 
/*74914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*74927*/     /*SwitchType*/ 44, MVT::v4i32,// ->74973
/*74929*/       OPC_Scope, 20, /*->74951*/ // 2 children in Scope
/*74931*/         OPC_CheckChild0Type, MVT::v4i32,
/*74933*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74935*/         OPC_EmitInteger, MVT::i32, 14, 
/*74938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*74951*/       /*Scope*/ 20, /*->74972*/
/*74952*/         OPC_CheckChild0Type, MVT::v4f32,
/*74954*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74956*/         OPC_EmitInteger, MVT::i32, 14, 
/*74959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*74972*/       0, /*End of Scope*/
/*74973*/     0, // EndSwitchType
/*74974*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGT),// ->75177
/*74978*/     OPC_RecordChild0, // #0 = $Vn
/*74979*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75004
/*74982*/       OPC_CheckChild0Type, MVT::v8i8,
/*74984*/       OPC_RecordChild1, // #1 = $Vm
/*74985*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74987*/       OPC_EmitInteger, MVT::i32, 14, 
/*74990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75004*/     /*SwitchType*/ 22, MVT::v4i16,// ->75028
/*75006*/       OPC_CheckChild0Type, MVT::v4i16,
/*75008*/       OPC_RecordChild1, // #1 = $Vm
/*75009*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75011*/       OPC_EmitInteger, MVT::i32, 14, 
/*75014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75028*/     /*SwitchType*/ 48, MVT::v2i32,// ->75078
/*75030*/       OPC_Scope, 22, /*->75054*/ // 2 children in Scope
/*75032*/         OPC_CheckChild0Type, MVT::v2i32,
/*75034*/         OPC_RecordChild1, // #1 = $Vm
/*75035*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75037*/         OPC_EmitInteger, MVT::i32, 14, 
/*75040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75054*/       /*Scope*/ 22, /*->75077*/
/*75055*/         OPC_CheckChild0Type, MVT::v2f32,
/*75057*/         OPC_RecordChild1, // #1 = $Vm
/*75058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75060*/         OPC_EmitInteger, MVT::i32, 14, 
/*75063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*75077*/       0, /*End of Scope*/
/*75078*/     /*SwitchType*/ 22, MVT::v16i8,// ->75102
/*75080*/       OPC_CheckChild0Type, MVT::v16i8,
/*75082*/       OPC_RecordChild1, // #1 = $Vm
/*75083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75085*/       OPC_EmitInteger, MVT::i32, 14, 
/*75088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75102*/     /*SwitchType*/ 22, MVT::v8i16,// ->75126
/*75104*/       OPC_CheckChild0Type, MVT::v8i16,
/*75106*/       OPC_RecordChild1, // #1 = $Vm
/*75107*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75109*/       OPC_EmitInteger, MVT::i32, 14, 
/*75112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75126*/     /*SwitchType*/ 48, MVT::v4i32,// ->75176
/*75128*/       OPC_Scope, 22, /*->75152*/ // 2 children in Scope
/*75130*/         OPC_CheckChild0Type, MVT::v4i32,
/*75132*/         OPC_RecordChild1, // #1 = $Vm
/*75133*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75135*/         OPC_EmitInteger, MVT::i32, 14, 
/*75138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75152*/       /*Scope*/ 22, /*->75175*/
/*75153*/         OPC_CheckChild0Type, MVT::v4f32,
/*75155*/         OPC_RecordChild1, // #1 = $Vm
/*75156*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75158*/         OPC_EmitInteger, MVT::i32, 14, 
/*75161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75164*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*75175*/       0, /*End of Scope*/
/*75176*/     0, // EndSwitchType
/*75177*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGTU),// ->75328
/*75181*/     OPC_RecordChild0, // #0 = $Vn
/*75182*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75207
/*75185*/       OPC_CheckChild0Type, MVT::v8i8,
/*75187*/       OPC_RecordChild1, // #1 = $Vm
/*75188*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75190*/       OPC_EmitInteger, MVT::i32, 14, 
/*75193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75207*/     /*SwitchType*/ 22, MVT::v4i16,// ->75231
/*75209*/       OPC_CheckChild0Type, MVT::v4i16,
/*75211*/       OPC_RecordChild1, // #1 = $Vm
/*75212*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75214*/       OPC_EmitInteger, MVT::i32, 14, 
/*75217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75231*/     /*SwitchType*/ 22, MVT::v2i32,// ->75255
/*75233*/       OPC_CheckChild0Type, MVT::v2i32,
/*75235*/       OPC_RecordChild1, // #1 = $Vm
/*75236*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75238*/       OPC_EmitInteger, MVT::i32, 14, 
/*75241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75255*/     /*SwitchType*/ 22, MVT::v16i8,// ->75279
/*75257*/       OPC_CheckChild0Type, MVT::v16i8,
/*75259*/       OPC_RecordChild1, // #1 = $Vm
/*75260*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75262*/       OPC_EmitInteger, MVT::i32, 14, 
/*75265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75279*/     /*SwitchType*/ 22, MVT::v8i16,// ->75303
/*75281*/       OPC_CheckChild0Type, MVT::v8i16,
/*75283*/       OPC_RecordChild1, // #1 = $Vm
/*75284*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75286*/       OPC_EmitInteger, MVT::i32, 14, 
/*75289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75292*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75303*/     /*SwitchType*/ 22, MVT::v4i32,// ->75327
/*75305*/       OPC_CheckChild0Type, MVT::v4i32,
/*75307*/       OPC_RecordChild1, // #1 = $Vm
/*75308*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75310*/       OPC_EmitInteger, MVT::i32, 14, 
/*75313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75327*/     0, // EndSwitchType
/*75328*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGTZ),// ->75515
/*75332*/     OPC_RecordChild0, // #0 = $Vm
/*75333*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75356
/*75336*/       OPC_CheckChild0Type, MVT::v8i8,
/*75338*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75340*/       OPC_EmitInteger, MVT::i32, 14, 
/*75343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*75356*/     /*SwitchType*/ 20, MVT::v4i16,// ->75378
/*75358*/       OPC_CheckChild0Type, MVT::v4i16,
/*75360*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75362*/       OPC_EmitInteger, MVT::i32, 14, 
/*75365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*75378*/     /*SwitchType*/ 44, MVT::v2i32,// ->75424
/*75380*/       OPC_Scope, 20, /*->75402*/ // 2 children in Scope
/*75382*/         OPC_CheckChild0Type, MVT::v2i32,
/*75384*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75386*/         OPC_EmitInteger, MVT::i32, 14, 
/*75389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*75402*/       /*Scope*/ 20, /*->75423*/
/*75403*/         OPC_CheckChild0Type, MVT::v2f32,
/*75405*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75407*/         OPC_EmitInteger, MVT::i32, 14, 
/*75410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*75423*/       0, /*End of Scope*/
/*75424*/     /*SwitchType*/ 20, MVT::v16i8,// ->75446
/*75426*/       OPC_CheckChild0Type, MVT::v16i8,
/*75428*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75430*/       OPC_EmitInteger, MVT::i32, 14, 
/*75433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*75446*/     /*SwitchType*/ 20, MVT::v8i16,// ->75468
/*75448*/       OPC_CheckChild0Type, MVT::v8i16,
/*75450*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75452*/       OPC_EmitInteger, MVT::i32, 14, 
/*75455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*75468*/     /*SwitchType*/ 44, MVT::v4i32,// ->75514
/*75470*/       OPC_Scope, 20, /*->75492*/ // 2 children in Scope
/*75472*/         OPC_CheckChild0Type, MVT::v4i32,
/*75474*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75476*/         OPC_EmitInteger, MVT::i32, 14, 
/*75479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*75492*/       /*Scope*/ 20, /*->75513*/
/*75493*/         OPC_CheckChild0Type, MVT::v4f32,
/*75495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75497*/         OPC_EmitInteger, MVT::i32, 14, 
/*75500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*75513*/       0, /*End of Scope*/
/*75514*/     0, // EndSwitchType
/*75515*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLTZ),// ->75702
/*75519*/     OPC_RecordChild0, // #0 = $Vm
/*75520*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75543
/*75523*/       OPC_CheckChild0Type, MVT::v8i8,
/*75525*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75527*/       OPC_EmitInteger, MVT::i32, 14, 
/*75530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*75543*/     /*SwitchType*/ 20, MVT::v4i16,// ->75565
/*75545*/       OPC_CheckChild0Type, MVT::v4i16,
/*75547*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75549*/       OPC_EmitInteger, MVT::i32, 14, 
/*75552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*75565*/     /*SwitchType*/ 44, MVT::v2i32,// ->75611
/*75567*/       OPC_Scope, 20, /*->75589*/ // 2 children in Scope
/*75569*/         OPC_CheckChild0Type, MVT::v2i32,
/*75571*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75573*/         OPC_EmitInteger, MVT::i32, 14, 
/*75576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*75589*/       /*Scope*/ 20, /*->75610*/
/*75590*/         OPC_CheckChild0Type, MVT::v2f32,
/*75592*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75594*/         OPC_EmitInteger, MVT::i32, 14, 
/*75597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*75610*/       0, /*End of Scope*/
/*75611*/     /*SwitchType*/ 20, MVT::v16i8,// ->75633
/*75613*/       OPC_CheckChild0Type, MVT::v16i8,
/*75615*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75617*/       OPC_EmitInteger, MVT::i32, 14, 
/*75620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*75633*/     /*SwitchType*/ 20, MVT::v8i16,// ->75655
/*75635*/       OPC_CheckChild0Type, MVT::v8i16,
/*75637*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75639*/       OPC_EmitInteger, MVT::i32, 14, 
/*75642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*75655*/     /*SwitchType*/ 44, MVT::v4i32,// ->75701
/*75657*/       OPC_Scope, 20, /*->75679*/ // 2 children in Scope
/*75659*/         OPC_CheckChild0Type, MVT::v4i32,
/*75661*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75663*/         OPC_EmitInteger, MVT::i32, 14, 
/*75666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*75679*/       /*Scope*/ 20, /*->75700*/
/*75680*/         OPC_CheckChild0Type, MVT::v4f32,
/*75682*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75684*/         OPC_EmitInteger, MVT::i32, 14, 
/*75687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*75700*/       0, /*End of Scope*/
/*75701*/     0, // EndSwitchType
/*75702*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VTST),// ->75853
/*75706*/     OPC_RecordChild0, // #0 = $Vn
/*75707*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75732
/*75710*/       OPC_CheckChild0Type, MVT::v8i8,
/*75712*/       OPC_RecordChild1, // #1 = $Vm
/*75713*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75715*/       OPC_EmitInteger, MVT::i32, 14, 
/*75718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75732*/     /*SwitchType*/ 22, MVT::v4i16,// ->75756
/*75734*/       OPC_CheckChild0Type, MVT::v4i16,
/*75736*/       OPC_RecordChild1, // #1 = $Vm
/*75737*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75739*/       OPC_EmitInteger, MVT::i32, 14, 
/*75742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75756*/     /*SwitchType*/ 22, MVT::v2i32,// ->75780
/*75758*/       OPC_CheckChild0Type, MVT::v2i32,
/*75760*/       OPC_RecordChild1, // #1 = $Vm
/*75761*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75763*/       OPC_EmitInteger, MVT::i32, 14, 
/*75766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75780*/     /*SwitchType*/ 22, MVT::v16i8,// ->75804
/*75782*/       OPC_CheckChild0Type, MVT::v16i8,
/*75784*/       OPC_RecordChild1, // #1 = $Vm
/*75785*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75787*/       OPC_EmitInteger, MVT::i32, 14, 
/*75790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75793*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75804*/     /*SwitchType*/ 22, MVT::v8i16,// ->75828
/*75806*/       OPC_CheckChild0Type, MVT::v8i16,
/*75808*/       OPC_RecordChild1, // #1 = $Vm
/*75809*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75811*/       OPC_EmitInteger, MVT::i32, 14, 
/*75814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75828*/     /*SwitchType*/ 22, MVT::v4i32,// ->75852
/*75830*/       OPC_CheckChild0Type, MVT::v4i32,
/*75832*/       OPC_RecordChild1, // #1 = $Vm
/*75833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75835*/       OPC_EmitInteger, MVT::i32, 14, 
/*75838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75852*/     0, // EndSwitchType
/*75853*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VBSL),// ->75905
/*75856*/     OPC_RecordChild0, // #0 = $src1
/*75857*/     OPC_RecordChild1, // #1 = $Vn
/*75858*/     OPC_RecordChild2, // #2 = $Vm
/*75859*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->75882
/*75862*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75864*/       OPC_EmitInteger, MVT::i32, 14, 
/*75867*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75882*/     /*SwitchType*/ 20, MVT::v4i32,// ->75904
/*75884*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75886*/       OPC_EmitInteger, MVT::i32, 14, 
/*75889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75904*/     0, // EndSwitchType
/*75905*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::CTPOP),// ->75951
/*75908*/     OPC_RecordChild0, // #0 = $Vm
/*75909*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->75930
/*75912*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75914*/       OPC_EmitInteger, MVT::i32, 14, 
/*75917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*75930*/     /*SwitchType*/ 18, MVT::v16i8,// ->75950
/*75932*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75934*/       OPC_EmitInteger, MVT::i32, 14, 
/*75937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*75950*/     0, // EndSwitchType
/*75951*/   /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SIGN_EXTEND),// ->76023
/*75954*/     OPC_RecordChild0, // #0 = $Vm
/*75955*/     OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->75978
/*75958*/       OPC_CheckChild0Type, MVT::v8i8,
/*75960*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75962*/       OPC_EmitInteger, MVT::i32, 14, 
/*75965*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75968*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*75978*/     /*SwitchType*/ 20, MVT::v4i32,// ->76000
/*75980*/       OPC_CheckChild0Type, MVT::v4i16,
/*75982*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75984*/       OPC_EmitInteger, MVT::i32, 14, 
/*75987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*76000*/     /*SwitchType*/ 20, MVT::v2i64,// ->76022
/*76002*/       OPC_CheckChild0Type, MVT::v2i32,
/*76004*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76006*/       OPC_EmitInteger, MVT::i32, 14, 
/*76009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*76022*/     0, // EndSwitchType
/*76023*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::ANY_EXTEND),// ->76089
/*76026*/     OPC_RecordChild0, // #0 = $Vm
/*76027*/     OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->76048
/*76030*/       OPC_CheckChild0Type, MVT::v8i8,
/*76032*/       OPC_EmitInteger, MVT::i32, 14, 
/*76035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*76048*/     /*SwitchType*/ 18, MVT::v4i32,// ->76068
/*76050*/       OPC_CheckChild0Type, MVT::v4i16,
/*76052*/       OPC_EmitInteger, MVT::i32, 14, 
/*76055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*76068*/     /*SwitchType*/ 18, MVT::v2i64,// ->76088
/*76070*/       OPC_CheckChild0Type, MVT::v2i32,
/*76072*/       OPC_EmitInteger, MVT::i32, 14, 
/*76075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*76088*/     0, // EndSwitchType
/*76089*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FP_TO_SINT),// ->76139
/*76092*/     OPC_RecordChild0, // #0 = $Vm
/*76093*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->76116
/*76096*/       OPC_CheckChild0Type, MVT::v2f32,
/*76098*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76100*/       OPC_EmitInteger, MVT::i32, 14, 
/*76103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*76116*/     /*SwitchType*/ 20, MVT::v4i32,// ->76138
/*76118*/       OPC_CheckChild0Type, MVT::v4f32,
/*76120*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76122*/       OPC_EmitInteger, MVT::i32, 14, 
/*76125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*76138*/     0, // EndSwitchType
/*76139*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FP_TO_UINT),// ->76189
/*76142*/     OPC_RecordChild0, // #0 = $Vm
/*76143*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->76166
/*76146*/       OPC_CheckChild0Type, MVT::v2f32,
/*76148*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76150*/       OPC_EmitInteger, MVT::i32, 14, 
/*76153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*76166*/     /*SwitchType*/ 20, MVT::v4i32,// ->76188
/*76168*/       OPC_CheckChild0Type, MVT::v4f32,
/*76170*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76172*/       OPC_EmitInteger, MVT::i32, 14, 
/*76175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*76188*/     0, // EndSwitchType
/*76189*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ARMISD::VREV64),// ->76352
/*76193*/     OPC_RecordChild0, // #0 = $Vm
/*76194*/     OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->76215
/*76197*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76199*/       OPC_EmitInteger, MVT::i32, 14, 
/*76202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*76215*/     /*SwitchType*/ 18, MVT::v4i16,// ->76235
/*76217*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76219*/       OPC_EmitInteger, MVT::i32, 14, 
/*76222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*76235*/     /*SwitchType*/ 18, MVT::v2i32,// ->76255
/*76237*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76239*/       OPC_EmitInteger, MVT::i32, 14, 
/*76242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*76255*/     /*SwitchType*/ 18, MVT::v16i8,// ->76275
/*76257*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76259*/       OPC_EmitInteger, MVT::i32, 14, 
/*76262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*76275*/     /*SwitchType*/ 18, MVT::v8i16,// ->76295
/*76277*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76279*/       OPC_EmitInteger, MVT::i32, 14, 
/*76282*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76285*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*76295*/     /*SwitchType*/ 18, MVT::v4i32,// ->76315
/*76297*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76299*/       OPC_EmitInteger, MVT::i32, 14, 
/*76302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*76315*/     /*SwitchType*/ 16, MVT::v2f32,// ->76333
/*76317*/       OPC_EmitInteger, MVT::i32, 14, 
/*76320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*76333*/     /*SwitchType*/ 16, MVT::v4f32,// ->76351
/*76335*/       OPC_EmitInteger, MVT::i32, 14, 
/*76338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*76351*/     0, // EndSwitchType
/*76352*/   /*SwitchOpcode*/ 83, TARGET_VAL(ARMISD::VREV32),// ->76438
/*76355*/     OPC_RecordChild0, // #0 = $Vm
/*76356*/     OPC_SwitchType /*4 cases */, 18, MVT::v8i8,// ->76377
/*76359*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76361*/       OPC_EmitInteger, MVT::i32, 14, 
/*76364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*76377*/     /*SwitchType*/ 18, MVT::v4i16,// ->76397
/*76379*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76381*/       OPC_EmitInteger, MVT::i32, 14, 
/*76384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*76397*/     /*SwitchType*/ 18, MVT::v16i8,// ->76417
/*76399*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76401*/       OPC_EmitInteger, MVT::i32, 14, 
/*76404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*76417*/     /*SwitchType*/ 18, MVT::v8i16,// ->76437
/*76419*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76421*/       OPC_EmitInteger, MVT::i32, 14, 
/*76424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*76437*/     0, // EndSwitchType
/*76438*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::VREV16),// ->76484
/*76441*/     OPC_RecordChild0, // #0 = $Vm
/*76442*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->76463
/*76445*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76447*/       OPC_EmitInteger, MVT::i32, 14, 
/*76450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*76463*/     /*SwitchType*/ 18, MVT::v16i8,// ->76483
/*76465*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76467*/       OPC_EmitInteger, MVT::i32, 14, 
/*76470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*76483*/     0, // EndSwitchType
/*76484*/   /*SwitchOpcode*/ 67|128,2/*323*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->76811
/*76488*/     OPC_RecordChild0, // #0 = $src
/*76489*/     OPC_Scope, 116|128,1/*244*/, /*->76736*/ // 3 children in Scope
/*76492*/       OPC_CheckChild0Type, MVT::i32,
/*76494*/       OPC_SwitchType /*6 cases */, 28, MVT::v8i8,// ->76525
/*76497*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*76504*/         OPC_EmitInteger, MVT::i32, 0, 
/*76507*/         OPC_EmitInteger, MVT::i32, 14, 
/*76510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*76525*/       /*SwitchType*/ 28, MVT::v4i16,// ->76555
/*76527*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*76534*/         OPC_EmitInteger, MVT::i32, 0, 
/*76537*/         OPC_EmitInteger, MVT::i32, 14, 
/*76540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76543*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*76555*/       /*SwitchType*/ 28, MVT::v2i32,// ->76585
/*76557*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*76564*/         OPC_EmitInteger, MVT::i32, 0, 
/*76567*/         OPC_EmitInteger, MVT::i32, 14, 
/*76570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*76585*/       /*SwitchType*/ 48, MVT::v16i8,// ->76635
/*76587*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*76594*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*76601*/         OPC_EmitInteger, MVT::i32, 0, 
/*76604*/         OPC_EmitInteger, MVT::i32, 14, 
/*76607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76610*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*76622*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*76625*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*76635*/       /*SwitchType*/ 48, MVT::v8i16,// ->76685
/*76637*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*76644*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*76651*/         OPC_EmitInteger, MVT::i32, 0, 
/*76654*/         OPC_EmitInteger, MVT::i32, 14, 
/*76657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76660*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*76672*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*76675*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*76685*/       /*SwitchType*/ 48, MVT::v4i32,// ->76735
/*76687*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*76694*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*76701*/         OPC_EmitInteger, MVT::i32, 0, 
/*76704*/         OPC_EmitInteger, MVT::i32, 14, 
/*76707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76710*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*76722*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*76725*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*76735*/       0, // EndSwitchType
/*76736*/     /*Scope*/ 48, /*->76785*/
/*76737*/       OPC_CheckChild0Type, MVT::f32,
/*76739*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->76762
/*76742*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*76749*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*76752*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*76762*/       /*SwitchType*/ 20, MVT::v4f32,// ->76784
/*76764*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*76771*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*76774*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*76784*/       0, // EndSwitchType
/*76785*/     /*Scope*/ 24, /*->76810*/
/*76786*/       OPC_CheckChild0Type, MVT::f64,
/*76788*/       OPC_CheckType, MVT::v2f64,
/*76790*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*76797*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*76800*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*76810*/     0, /*End of Scope*/
/*76811*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VMOVFPIMM),// ->76863
/*76814*/     OPC_RecordChild0, // #0 = $SIMM
/*76815*/     OPC_MoveChild, 0,
/*76817*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*76820*/     OPC_MoveParent,
/*76821*/     OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->76842
/*76824*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76826*/       OPC_EmitInteger, MVT::i32, 14, 
/*76829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*76842*/     /*SwitchType*/ 18, MVT::v4f32,// ->76862
/*76844*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76846*/       OPC_EmitInteger, MVT::i32, 14, 
/*76849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76852*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*76862*/     0, // EndSwitchType
/*76863*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::SINT_TO_FP),// ->76913
/*76866*/     OPC_RecordChild0, // #0 = $Vm
/*76867*/     OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->76890
/*76870*/       OPC_CheckChild0Type, MVT::v2i32,
/*76872*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76874*/       OPC_EmitInteger, MVT::i32, 14, 
/*76877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*76890*/     /*SwitchType*/ 20, MVT::v4f32,// ->76912
/*76892*/       OPC_CheckChild0Type, MVT::v4i32,
/*76894*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76896*/       OPC_EmitInteger, MVT::i32, 14, 
/*76899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*76912*/     0, // EndSwitchType
/*76913*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::UINT_TO_FP),// ->76963
/*76916*/     OPC_RecordChild0, // #0 = $Vm
/*76917*/     OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->76940
/*76920*/       OPC_CheckChild0Type, MVT::v2i32,
/*76922*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76924*/       OPC_EmitInteger, MVT::i32, 14, 
/*76927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*76940*/     /*SwitchType*/ 20, MVT::v4f32,// ->76962
/*76942*/       OPC_CheckChild0Type, MVT::v4i32,
/*76944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76946*/       OPC_EmitInteger, MVT::i32, 14, 
/*76949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*76962*/     0, // EndSwitchType
/*76963*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 76965 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 698
  // #OPC_RecordNode                     = 46
  // #OPC_RecordChild                    = 2040
  // #OPC_RecordMemRef                   = 11
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1109
  // #OPC_MoveParent                     = 1647
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 107
  // #OPC_CheckPatternPredicate          = 2125
  // #OPC_CheckPredicate                 = 763
  // #OPC_CheckOpcode                    = 997
  // #OPC_SwitchOpcode                   = 53
  // #OPC_CheckType                      = 943
  // #OPC_SwitchType                     = 257
  // #OPC_CheckChildType                 = 1284
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 315
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 34
  // #OPC_CheckComplexPat                = 445
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2351
  // #OPC_EmitStringInteger              = 183
  // #OPC_EmitRegister                   = 2428
  // #OPC_EmitConvertToTarget            = 728
  // #OPC_EmitMergeInputChains           = 420
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 469
  // #OPC_EmitNodeXForm                  = 184
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2292

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2());
  case 17: return (getTargetLowering()->isLittleEndian());
  case 18: return (getTargetLowering()->isBigEndian());
  case 19: return (!Subtarget->hasV8Ops());
  case 20: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 21: return (Subtarget->isThumb()) && (Subtarget->hasV6MOps());
  case 22: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 23: return (Subtarget->isThumb());
  case 24: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 25: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 26: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 27: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 28: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 29: return (Subtarget->hasFPARMv8());
  case 30: return (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP());
  case 31: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP());
  case 32: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 33: return (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 34: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 35: return (Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 36: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 37: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 38: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 39: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 40: return (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 41: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 42: return (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto());
  case 43: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 44: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 45: return (Subtarget->isThumb2()) && (!Subtarget->isMClass());
  case 46: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass());
  case 47: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 48: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 49: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 50: return (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 51: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 52: return (Subtarget->hasVFP2()) && (!Subtarget->isSwift());
  case 53: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 54: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 55: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 56: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 57: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 58: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 59: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 60: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 61: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 62: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 63: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 64: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 65: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 66: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 67: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 68: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 69: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 70: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 71: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 72: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 73: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 74: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 75: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 76: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 77: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP());
  case 79: return (Subtarget->hasVFP4());
  case 80: return (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP());
  case 81: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 82: return (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP());
  case 83: return (Subtarget->hasVFP3());
  case 84: return (Subtarget->hasZeroCycleZeroing());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { // Predicate_ldaex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { // Predicate_ldaex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 28: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 29: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 30: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 31: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 33: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 34: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 35: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 40: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 41: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 42: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 43: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 44: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 45: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 47: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 48: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 50: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 51: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 52: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 53: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 54: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 55: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 56: { // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 57: { // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 58: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 59: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 60: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 61: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 62: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 63: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 64: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 65: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 66: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 67: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 68: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 69: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 70: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 71: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 72: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 73: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 74: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 75: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 76: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 77: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 78: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 79: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 80: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 81: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 82: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 83: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 84: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 85: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 86: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 87: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 88: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 92: { // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 93: { // Predicate_stlex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 94: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 95: { // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 96: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 97: { // Predicate_atomic_load_acquire_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 98: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 99: { // Predicate_atomic_load_acquire_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 100: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 101: { // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 102: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 103: { // Predicate_atomic_store_release_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 104: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 105: { // Predicate_atomic_store_release_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 106: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 108: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 109: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 110: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 111: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 112: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 113: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 114: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 115: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 116: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 117: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 118: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 119: { // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 120: { // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 121: { // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 122: { // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 123: { // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 124: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 33:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 34:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 35:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous_4798
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous_4797
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

