INFO: [VRFC 10-163] Analyzing VHDL file "D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.srcs/sources_1/new/IPCore_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IPCore_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.srcs/sim_1/new/adderCore_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adderCore_TB'
