// Seed: 306421532
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    output wor   id_7,
    output tri0  id_8,
    input  wor   id_9,
    output uwire id_10,
    input  tri1  id_11
);
  assign id_8 = -1;
  assign id_7 = id_9;
  wor   id_13 = 1;
  logic id_14;
  ;
  wire id_15;
  assign id_14 = -1;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    output wand  id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0
  );
  wire id_7, id_8;
endmodule
