# AXIS SPI Slave

SPI Slave module with AXI4-Stream interface in verilog/systemverilog.

## Files

```plain
axis_spi_slave
  |- doc: Documents
  |- src: All source files for synthesis
  |- tb : Simple testbench that proof this core could work.
```

Top module in file `src\axis_spi_slave.v`.

