#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5556bd9f1cf0 .scope module, "test_RAM_1x4" "test_RAM_1x4" 2 13;
 .timescale 0 0;
v0x5556bda5dd20_0 .var "addr", 0 0;
v0x5556bda5de10_0 .var "clear", 0 0;
v0x5556bda5deb0_0 .var "clk", 0 0;
v0x5556bda5dfb0_0 .var "in1", 0 0;
v0x5556bda5e050_0 .var "in2", 0 0;
v0x5556bda5e0f0_0 .var "in3", 0 0;
v0x5556bda5e1e0_0 .var "in4", 0 0;
v0x5556bda5e2d0_0 .net "out1", 0 0, L_0x5556bda5e9d0;  1 drivers
v0x5556bda5e370_0 .net "out2", 0 0, L_0x5556bda5ec10;  1 drivers
v0x5556bda5e410_0 .net "out3", 0 0, L_0x5556bda5ef00;  1 drivers
v0x5556bda5e4b0_0 .net "out4", 0 0, L_0x5556bda5f090;  1 drivers
v0x5556bda5e550_0 .var "r_w", 0 0;
S_0x5556bd9f1e80 .scope module, "dut" "RAM_1x4" 2 21, 3 13 0, S_0x5556bd9f1cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /INPUT 1 "in1";
    .port_info 5 /INPUT 1 "in2";
    .port_info 6 /INPUT 1 "in3";
    .port_info 7 /INPUT 1 "in4";
    .port_info 8 /INPUT 1 "addr";
    .port_info 9 /INPUT 1 "r_w";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "clear";
L_0x5556bda303e0 .functor AND 1, v0x5556bda5dd20_0, v0x5556bda5e550_0, v0x5556bda5deb0_0, C4<1>;
L_0x5556bda5e6c0 .functor NOT 1, v0x5556bda5dfb0_0, C4<0>, C4<0>, C4<0>;
L_0x5556bda5e730 .functor NOT 1, v0x5556bda5e050_0, C4<0>, C4<0>, C4<0>;
L_0x5556bda5e7d0 .functor NOT 1, v0x5556bda5e0f0_0, C4<0>, C4<0>, C4<0>;
L_0x5556bda5e900 .functor NOT 1, v0x5556bda5e1e0_0, C4<0>, C4<0>, C4<0>;
L_0x5556bda5e9d0 .functor AND 1, v0x5556bda5dd20_0, L_0x5556bda5eb50, v0x5556bda5aae0_0, C4<1>;
L_0x5556bda5eb50 .functor NOT 1, v0x5556bda5deb0_0, C4<0>, C4<0>, C4<0>;
L_0x5556bda5ec10 .functor AND 1, v0x5556bda5dd20_0, L_0x5556bda5edb0, v0x5556bda5b3a0_0, C4<1>;
L_0x5556bda5edb0 .functor NOT 1, v0x5556bda5deb0_0, C4<0>, C4<0>, C4<0>;
L_0x5556bda5ef00 .functor AND 1, v0x5556bda5dd20_0, L_0x5556bda5f020, v0x5556bda5bd20_0, C4<1>;
L_0x5556bda5f020 .functor NOT 1, v0x5556bda5deb0_0, C4<0>, C4<0>, C4<0>;
L_0x5556bda5f090 .functor AND 1, v0x5556bda5dd20_0, L_0x5556bda5f210, v0x5556bda5c6a0_0, C4<1>;
L_0x5556bda5f210 .functor NOT 1, v0x5556bda5deb0_0, C4<0>, C4<0>, C4<0>;
v0x5556bda5c940_0 .net *"_ivl_16", 0 0, L_0x5556bda5eb50;  1 drivers
v0x5556bda5ca40_0 .net *"_ivl_18", 0 0, L_0x5556bda5edb0;  1 drivers
v0x5556bda5cb20_0 .net *"_ivl_20", 0 0, L_0x5556bda5f020;  1 drivers
v0x5556bda5cbe0_0 .net *"_ivl_22", 0 0, L_0x5556bda5f210;  1 drivers
v0x5556bda5ccc0_0 .net "addr", 0 0, v0x5556bda5dd20_0;  1 drivers
v0x5556bda5cdd0_0 .net "and1", 0 0, L_0x5556bda303e0;  1 drivers
v0x5556bda5ce70_0 .net "clear", 0 0, v0x5556bda5de10_0;  1 drivers
v0x5556bda5cf10_0 .net "clk", 0 0, v0x5556bda5deb0_0;  1 drivers
v0x5556bda5cfd0_0 .net "in1", 0 0, v0x5556bda5dfb0_0;  1 drivers
v0x5556bda5d100_0 .net "in2", 0 0, v0x5556bda5e050_0;  1 drivers
v0x5556bda5d1a0_0 .net "in3", 0 0, v0x5556bda5e0f0_0;  1 drivers
v0x5556bda5d240_0 .net "in4", 0 0, v0x5556bda5e1e0_0;  1 drivers
v0x5556bda5d2e0_0 .net "out1", 0 0, L_0x5556bda5e9d0;  alias, 1 drivers
v0x5556bda5d380_0 .net "out2", 0 0, L_0x5556bda5ec10;  alias, 1 drivers
v0x5556bda5d420_0 .net "out3", 0 0, L_0x5556bda5ef00;  alias, 1 drivers
v0x5556bda5d4c0_0 .net "out4", 0 0, L_0x5556bda5f090;  alias, 1 drivers
v0x5556bda5d560_0 .net "q1", 0 0, v0x5556bda5aae0_0;  1 drivers
v0x5556bda5d630_0 .net "q2", 0 0, v0x5556bda5b3a0_0;  1 drivers
v0x5556bda5d700_0 .net "q3", 0 0, v0x5556bda5bd20_0;  1 drivers
v0x5556bda5d7d0_0 .net "q4", 0 0, v0x5556bda5c6a0_0;  1 drivers
v0x5556bda5d8a0_0 .net "qnot1", 0 0, v0x5556bda5aba0_0;  1 drivers
v0x5556bda5d970_0 .net "qnot2", 0 0, v0x5556bda5b460_0;  1 drivers
v0x5556bda5da40_0 .net "qnot3", 0 0, v0x5556bda5bde0_0;  1 drivers
v0x5556bda5db10_0 .net "qnot4", 0 0, v0x5556bda5c760_0;  1 drivers
v0x5556bda5dbe0_0 .net "r_w", 0 0, v0x5556bda5e550_0;  1 drivers
S_0x5556bda33ed0 .scope module, "Flip_Flop_JK1" "jkff" 3 24, 4 13 0, S_0x5556bd9f1e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x5556bda34160_0 .net "clear", 0 0, v0x5556bda5de10_0;  alias, 1 drivers
v0x5556bda5a7b0_0 .net "clk", 0 0, L_0x5556bda303e0;  alias, 1 drivers
v0x5556bda5a870_0 .net "j", 0 0, v0x5556bda5dfb0_0;  alias, 1 drivers
v0x5556bda5a910_0 .net "k", 0 0, L_0x5556bda5e6c0;  1 drivers
L_0x7f0b968f1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556bda5a9d0_0 .net "preset", 0 0, L_0x7f0b968f1018;  1 drivers
v0x5556bda5aae0_0 .var "q", 0 0;
v0x5556bda5aba0_0 .var "qnot", 0 0;
E_0x5556bda30ff0 .event posedge, v0x5556bda34160_0, v0x5556bda5a9d0_0, v0x5556bda5a7b0_0;
S_0x5556bda5ad40 .scope module, "Flip_Flop_JK2" "jkff" 3 26, 4 13 0, S_0x5556bd9f1e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x5556bda5b010_0 .net "clear", 0 0, v0x5556bda5de10_0;  alias, 1 drivers
v0x5556bda5b0d0_0 .net "clk", 0 0, L_0x5556bda303e0;  alias, 1 drivers
v0x5556bda5b170_0 .net "j", 0 0, v0x5556bda5e050_0;  alias, 1 drivers
v0x5556bda5b210_0 .net "k", 0 0, L_0x5556bda5e730;  1 drivers
L_0x7f0b968f1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556bda5b2b0_0 .net "preset", 0 0, L_0x7f0b968f1060;  1 drivers
v0x5556bda5b3a0_0 .var "q", 0 0;
v0x5556bda5b460_0 .var "qnot", 0 0;
E_0x5556bda15a70 .event posedge, v0x5556bda34160_0, v0x5556bda5b2b0_0, v0x5556bda5a7b0_0;
S_0x5556bda5b600 .scope module, "Flip_Flop_JK3" "jkff" 3 28, 4 13 0, S_0x5556bd9f1e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x5556bda5b8b0_0 .net "clear", 0 0, v0x5556bda5de10_0;  alias, 1 drivers
v0x5556bda5b9c0_0 .net "clk", 0 0, L_0x5556bda303e0;  alias, 1 drivers
v0x5556bda5bad0_0 .net "j", 0 0, v0x5556bda5e0f0_0;  alias, 1 drivers
v0x5556bda5bb70_0 .net "k", 0 0, L_0x5556bda5e7d0;  1 drivers
L_0x7f0b968f10a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556bda5bc10_0 .net "preset", 0 0, L_0x7f0b968f10a8;  1 drivers
v0x5556bda5bd20_0 .var "q", 0 0;
v0x5556bda5bde0_0 .var "qnot", 0 0;
E_0x5556bda3c000 .event posedge, v0x5556bda34160_0, v0x5556bda5bc10_0, v0x5556bda5a7b0_0;
S_0x5556bda5bfc0 .scope module, "Flip_Flop_JK4" "jkff" 3 30, 4 13 0, S_0x5556bd9f1e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x5556bda5c2d0_0 .net "clear", 0 0, v0x5556bda5de10_0;  alias, 1 drivers
v0x5556bda5c390_0 .net "clk", 0 0, L_0x5556bda303e0;  alias, 1 drivers
v0x5556bda5c450_0 .net "j", 0 0, v0x5556bda5e1e0_0;  alias, 1 drivers
v0x5556bda5c4f0_0 .net "k", 0 0, L_0x5556bda5e900;  1 drivers
L_0x7f0b968f10f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556bda5c590_0 .net "preset", 0 0, L_0x7f0b968f10f0;  1 drivers
v0x5556bda5c6a0_0 .var "q", 0 0;
v0x5556bda5c760_0 .var "qnot", 0 0;
E_0x5556bda5c250 .event posedge, v0x5556bda34160_0, v0x5556bda5c590_0, v0x5556bda5a7b0_0;
    .scope S_0x5556bda33ed0;
T_0 ;
    %wait E_0x5556bda30ff0;
    %load/vec4 v0x5556bda34160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5aae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5aba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5556bda5a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5aba0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5556bda5a870_0;
    %load/vec4 v0x5556bda5a910_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5aba0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5556bda5a870_0;
    %inv;
    %load/vec4 v0x5556bda5a910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5aae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5aba0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5556bda5a870_0;
    %load/vec4 v0x5556bda5a910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5556bda5aae0_0;
    %inv;
    %assign/vec4 v0x5556bda5aae0_0, 0;
    %load/vec4 v0x5556bda5aba0_0;
    %inv;
    %assign/vec4 v0x5556bda5aba0_0, 0;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5556bda5ad40;
T_1 ;
    %wait E_0x5556bda15a70;
    %load/vec4 v0x5556bda5b010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5b3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5b460_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5556bda5b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5b3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5b460_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5556bda5b170_0;
    %load/vec4 v0x5556bda5b210_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5b3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5b460_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5556bda5b170_0;
    %inv;
    %load/vec4 v0x5556bda5b210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5b3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5b460_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x5556bda5b170_0;
    %load/vec4 v0x5556bda5b210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x5556bda5b3a0_0;
    %inv;
    %assign/vec4 v0x5556bda5b3a0_0, 0;
    %load/vec4 v0x5556bda5b460_0;
    %inv;
    %assign/vec4 v0x5556bda5b460_0, 0;
T_1.8 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5556bda5b600;
T_2 ;
    %wait E_0x5556bda3c000;
    %load/vec4 v0x5556bda5b8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5bd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5bde0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5556bda5bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5bde0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5556bda5bad0_0;
    %load/vec4 v0x5556bda5bb70_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5bde0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5556bda5bad0_0;
    %inv;
    %load/vec4 v0x5556bda5bb70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5bd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5bde0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x5556bda5bad0_0;
    %load/vec4 v0x5556bda5bb70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x5556bda5bd20_0;
    %inv;
    %assign/vec4 v0x5556bda5bd20_0, 0;
    %load/vec4 v0x5556bda5bde0_0;
    %inv;
    %assign/vec4 v0x5556bda5bde0_0, 0;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5556bda5bfc0;
T_3 ;
    %wait E_0x5556bda5c250;
    %load/vec4 v0x5556bda5c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5c6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5c760_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5556bda5c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5c760_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5556bda5c450_0;
    %load/vec4 v0x5556bda5c4f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5c760_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5556bda5c450_0;
    %inv;
    %load/vec4 v0x5556bda5c4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556bda5c6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556bda5c760_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5556bda5c450_0;
    %load/vec4 v0x5556bda5c4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x5556bda5c6a0_0;
    %inv;
    %assign/vec4 v0x5556bda5c6a0_0, 0;
    %load/vec4 v0x5556bda5c760_0;
    %inv;
    %assign/vec4 v0x5556bda5c760_0, 0;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5556bd9f1cf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5deb0_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x5556bda5deb0_0;
    %inv;
    %store/vec4 v0x5556bda5deb0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5556bd9f1cf0;
T_5 ;
    %vpi_call 2 31 "$monitor", "Tempo=%0t | addr=%b | r_w=%b | in=%b%b%b%b | clear=%b | out=%b%b%b%b", $time, v0x5556bda5dd20_0, v0x5556bda5e550_0, v0x5556bda5dfb0_0, v0x5556bda5e050_0, v0x5556bda5e0f0_0, v0x5556bda5e1e0_0, v0x5556bda5de10_0, v0x5556bda5e2d0_0, v0x5556bda5e370_0, v0x5556bda5e410_0, v0x5556bda5e4b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5de10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5dd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5e550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5e0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e1e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e550_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5dfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5e050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5e1e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5dd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5e550_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e550_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5de10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556bda5dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556bda5e550_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Guia_1201.v";
    "./RAM_1x4.v";
    "./Flip_Flop_JK.v";
