Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/main-local/Documents/GitHub/FPGA/divider_test_isim_beh.exe -prj C:/Users/main-local/Documents/GitHub/FPGA/divider_test_beh.prj work.divider_test 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/main-local/Documents/GitHub/FPGA/ipcore_dir/divider.vhd" into library work
Parsing VHDL file "C:/Users/main-local/Documents/GitHub/FPGA/divider_test.vhd" into library work
ERROR:HDLCompiler:69 - "C:/Users/main-local/Documents/GitHub/FPGA/divider_test.vhd" Line 34: <data> is not declared.
ERROR:HDLCompiler:192 - "C:/Users/main-local/Documents/GitHub/FPGA/divider_test.vhd" Line 34: Actual of formal out port quotient cannot be an expression
ERROR:HDLCompiler:69 - "C:/Users/main-local/Documents/GitHub/FPGA/divider_test.vhd" Line 35: <frac> is not declared.
ERROR:HDLCompiler:192 - "C:/Users/main-local/Documents/GitHub/FPGA/divider_test.vhd" Line 35: Actual of formal out port fractional cannot be an expression
ERROR:HDLCompiler:854 - "C:/Users/main-local/Documents/GitHub/FPGA/divider_test.vhd" Line 8: Unit <behavioral> ignored due to previous errors.
VHDL file C:/Users/main-local/Documents/GitHub/FPGA/divider_test.vhd ignored due to errors
