=== Generated schedule for mkBsvTop_bsim ===

Rule schedule
-------------
Rule: uart_relayOut
Predicate: uart_outQ.i_notFull
Blocking rules: (none)
 
Rule: uart_relayIn
Predicate: uart_inQ.i_notEmpty
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_outData_setFirstCore
Predicate: hwmain_mem_serverAdapterA_outDataCore.i_notEmpty &&
	   hwmain_mem_serverAdapterA_outDataCore.notEmpty
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_outData_setFirstEnq
Predicate: (! hwmain_mem_serverAdapterA_outDataCore.notEmpty) &&
	   hwmain_mem_serverAdapterA_outData_enqData.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_outData_enqOnly
Predicate: hwmain_mem_serverAdapterA_outDataCore.i_notFull &&
	   (! hwmain_mem_serverAdapterA_outData_deqCalled.whas) &&
	   hwmain_mem_serverAdapterA_outData_enqData.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_outData_deqOnly
Predicate: hwmain_mem_serverAdapterA_outDataCore.i_notEmpty &&
	   hwmain_mem_serverAdapterA_outData_deqCalled.whas &&
	   (! hwmain_mem_serverAdapterA_outData_enqData.whas)
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_outData_enqAndDeq
Predicate: hwmain_mem_serverAdapterA_outDataCore.i_notEmpty &&
	   hwmain_mem_serverAdapterA_outDataCore.i_notFull &&
	   hwmain_mem_serverAdapterA_outData_deqCalled.whas &&
	   hwmain_mem_serverAdapterA_outData_enqData.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_cnt_finalAdd
Predicate: hwmain_mem_serverAdapterA_cnt_1.whas ||
	   hwmain_mem_serverAdapterA_cnt_2.whas ||
	   hwmain_mem_serverAdapterA_cnt_3.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_s1__dreg_update
Predicate: True
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_stageReadResponseAlways
Predicate: hwmain_mem_serverAdapterA_writeWithResp.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_moveToOutFIFO
Predicate: ((! hwmain_mem_serverAdapterA_s1[0]) ||
	    hwmain_mem_serverAdapterA_outDataCore.notFull) &&
	   hwmain_mem_serverAdapterA_s1[1]
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterA_overRun
Predicate: hwmain_mem_serverAdapterA_s1[1] &&
	   (! hwmain_mem_serverAdapterA_outDataCore.notFull)
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_outData_setFirstCore
Predicate: hwmain_mem_serverAdapterB_outDataCore.i_notEmpty &&
	   hwmain_mem_serverAdapterB_outDataCore.notEmpty
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_outData_setFirstEnq
Predicate: (! hwmain_mem_serverAdapterB_outDataCore.notEmpty) &&
	   hwmain_mem_serverAdapterB_outData_enqData.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_outData_enqOnly
Predicate: hwmain_mem_serverAdapterB_outDataCore.i_notFull &&
	   (! hwmain_mem_serverAdapterB_outData_deqCalled.whas) &&
	   hwmain_mem_serverAdapterB_outData_enqData.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_outData_deqOnly
Predicate: hwmain_mem_serverAdapterB_outDataCore.i_notEmpty &&
	   hwmain_mem_serverAdapterB_outData_deqCalled.whas &&
	   (! hwmain_mem_serverAdapterB_outData_enqData.whas)
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_outData_enqAndDeq
Predicate: hwmain_mem_serverAdapterB_outDataCore.i_notEmpty &&
	   hwmain_mem_serverAdapterB_outDataCore.i_notFull &&
	   hwmain_mem_serverAdapterB_outData_deqCalled.whas &&
	   hwmain_mem_serverAdapterB_outData_enqData.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_cnt_finalAdd
Predicate: hwmain_mem_serverAdapterB_cnt_1.whas ||
	   hwmain_mem_serverAdapterB_cnt_2.whas ||
	   hwmain_mem_serverAdapterB_cnt_3.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_s1__dreg_update
Predicate: True
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_stageReadResponseAlways
Predicate: hwmain_mem_serverAdapterB_writeWithResp.whas
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_moveToOutFIFO
Predicate: ((! hwmain_mem_serverAdapterB_s1[0]) ||
	    hwmain_mem_serverAdapterB_outDataCore.notFull) &&
	   hwmain_mem_serverAdapterB_s1[1]
Blocking rules: (none)
 
Rule: hwmain_mem_serverAdapterB_overRun
Predicate: hwmain_mem_serverAdapterB_s1[1] &&
	   (! hwmain_mem_serverAdapterB_outDataCore.notFull)
Blocking rules: (none)
 
Rule: hwmain_rpReq
Predicate: hwmain_proc.RDY_memReq && (hwmain_mem_serverAdapterA_cnt .< 3'd3)
Blocking rules: (none)
 
Rule: hwmain_rpResp
Predicate: hwmain_proc.RDY_memResp &&
	   (hwmain_mem_serverAdapterA_outDataCore.notEmpty ||
	    hwmain_mem_serverAdapterA_outData_enqData.whas) &&
	   hwmain_mem_serverAdapterA_outData_outData.whas
Blocking rules: (none)
 
Rule: doinit
Predicate: ! initialized
Blocking rules: (none)
 
Rule: relayUartIn
Predicate: uart_outQ.i_notEmpty &&
	   hwmain_relayUart.i_notFull &&
	   (hwmain_mem_serverAdapterB_cnt .< 3'd3)
Blocking rules: (none)
 
Rule: relayUartOut
Predicate: hwmain_relayUart.i_notEmpty && uart_inQ.i_notFull
Blocking rules: (none)
 
Logical execution order: doinit,
			 relayUartIn,
			 relayUartOut,
			 uart_relayOut,
			 uart_relayIn,
			 hwmain_rpReq,
			 hwmain_mem_serverAdapterA_stageReadResponseAlways,
			 hwmain_mem_serverAdapterA_moveToOutFIFO,
			 hwmain_mem_serverAdapterA_overRun,
			 hwmain_mem_serverAdapterA_outData_setFirstCore,
			 hwmain_mem_serverAdapterA_outData_setFirstEnq,
			 hwmain_rpResp,
			 hwmain_mem_serverAdapterA_outData_enqOnly,
			 hwmain_mem_serverAdapterA_outData_deqOnly,
			 hwmain_mem_serverAdapterA_outData_enqAndDeq,
			 hwmain_mem_serverAdapterA_cnt_finalAdd,
			 hwmain_mem_serverAdapterA_s1__dreg_update,
			 hwmain_mem_serverAdapterB_stageReadResponseAlways,
			 hwmain_mem_serverAdapterB_moveToOutFIFO,
			 hwmain_mem_serverAdapterB_overRun,
			 hwmain_mem_serverAdapterB_outData_setFirstCore,
			 hwmain_mem_serverAdapterB_outData_setFirstEnq,
			 hwmain_mem_serverAdapterB_outData_enqOnly,
			 hwmain_mem_serverAdapterB_outData_deqOnly,
			 hwmain_mem_serverAdapterB_outData_enqAndDeq,
			 hwmain_mem_serverAdapterB_cnt_finalAdd,
			 hwmain_mem_serverAdapterB_s1__dreg_update

=============================================
