Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: Papilio_DUO_LX9.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Papilio_DUO_LX9.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Papilio_DUO_LX9"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Papilio_DUO_LX9
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../Benchy" "../../../Clocks" "../../../HQVGA" "../../../Papilio_Hardware" "../../../ZPUino_2" "../../../ZPUino_Wishbone_Peripherals" "C:/Users/Jack/Documents/Arduino/libraries/TestLib"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_coeffs.vhd" into library DesignLab
Parsing entity <sid_coeffs>.
Parsing architecture <beh> of entity <sid_coeffs>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_voice.vhd" into library DesignLab
Parsing entity <sid_voice>.
Parsing architecture <Behavioral> of entity <sid_voice>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_filters.vhd" into library DesignLab
Parsing entity <sid_filters>.
Parsing architecture <beh> of entity <sid_filters>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_components.vhd" into library DesignLab
Parsing entity <pwm_sddac>.
Parsing architecture <rtl> of entity <pwm_sddac>.
Parsing entity <pwm_sdadc>.
Parsing architecture <rtl> of entity <pwm_sdadc>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_6581.vhd" into library DesignLab
Parsing entity <sid6581>.
Parsing architecture <Behavioral> of entity <sid6581>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_sa_sigmadeltaDAC.vhd" into library DesignLab
Parsing entity <AUDIO_zpuino_sa_sigmadeltaDAC>.
Parsing architecture <behave> of entity <audio_zpuino_sa_sigmadeltadac>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\sram_ctrl8.vhd" into library DesignLab
Parsing entity <sram_ctrl8>.
Parsing architecture <behave> of entity <sram_ctrl8>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\pad.vhd" into library DesignLab
Parsing package <pad>.
Parsing entity <isync>.
Parsing architecture <behave> of entity <isync>.
Parsing entity <iopad>.
Parsing architecture <behave> of entity <iopad>.
Parsing entity <ipad>.
Parsing architecture <behave> of entity <ipad>.
Parsing entity <opad>.
Parsing architecture <behave> of entity <opad>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\MISC_zpuino_sa_splitter2.vhd" into library DesignLab
Parsing entity <MISC_zpuino_sa_splitter2>.
Parsing architecture <Behavioral> of entity <misc_zpuino_sa_splitter2>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_YM2149.vhd" into library DesignLab
Parsing entity <AUDIO_zpuino_wb_YM2149>.
Parsing architecture <RTL> of entity <audio_zpuino_wb_ym2149>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_sid6581.vhd" into library DesignLab
Parsing entity <AUDIO_zpuino_wb_sid6581>.
Parsing architecture <rtl> of entity <audio_zpuino_wb_sid6581>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_passthrough.vhd" into library DesignLab
Parsing entity <AUDIO_zpuino_wb_passthrough>.
Parsing architecture <behave> of entity <audio_zpuino_wb_passthrough>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_sa_audiomixer.vhd" into library DesignLab
Parsing entity <AUDIO_zpuino_sa_audiomixer>.
Parsing architecture <behave> of entity <audio_zpuino_sa_audiomixer>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\ZPUino_Papilio_DUO_V2.vhd" into library DesignLab
Parsing entity <ZPUino_Papilio_DUO_V2>.
Parsing architecture <behave> of entity <zpuino_papilio_duo_v2>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Wing_GPIO.vhd" into library DesignLab
Parsing entity <Wing_GPIO>.
Parsing architecture <Behavioral> of entity <wing_gpio>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Wing_Audio.vhd" into library DesignLab
Parsing entity <Wing_Audio>.
Parsing architecture <Behavioral> of entity <wing_audio>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" into library DesignLab
Parsing entity <Papilio_DUO_Wing_Pinout>.
Parsing architecture <BEHAVIORAL> of entity <papilio_duo_wing_pinout>.
Parsing VHDL file "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" into library work
Parsing entity <Papilio_DUO_LX9>.
Parsing architecture <BEHAVIORAL> of entity <papilio_duo_lx9>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Papilio_DUO_LX9> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Wing_GPIO> (architecture <Behavioral>) from library <designlab>.

Elaborating entity <Papilio_DUO_Wing_Pinout> (architecture <BEHAVIORAL>) from library <designlab>.

Elaborating entity <iopad> (architecture <behave>) from library <designlab>.

Elaborating entity <isync> (architecture <behave>) from library <designlab>.
WARNING:HDLCompiler:92 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 382: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 383: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 384: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 385: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 386: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 387: gpio_spp_read should be on the sensitivity list of the process

Elaborating entity <AUDIO_zpuino_wb_passthrough> (architecture <behave>) from library <designlab>.
WARNING:HDLCompiler:1127 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_passthrough.vhd" Line 92: Assignment to dat_q2 ignored, since the identifier is never used

Elaborating entity <AUDIO_zpuino_wb_YM2149> (architecture <RTL>) with generics from library <designlab>.
WARNING:HDLCompiler:1127 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_YM2149.vhd" Line 154: Assignment to test_chan ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_YM2149.vhd" Line 155: Assignment to test_tone0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_YM2149.vhd" Line 156: Assignment to test_tone1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_YM2149.vhd" Line 157: Assignment to test_tone2 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_YM2149.vhd" Line 461. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_YM2149.vhd" Line 523. Case statement is complete. others clause is never selected

Elaborating entity <AUDIO_zpuino_wb_sid6581> (architecture <rtl>) from library <designlab>.

Elaborating entity <sid6581> (architecture <Behavioral>) from library <designlab>.
WARNING:HDLCompiler:871 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_6581.vhd" Line 177: Using initial value "000000000000000000000000000000000000" for voice_volume since it is never assigned

Elaborating entity <pwm_sddac> (architecture <rtl>) with generics from library <designlab>.

Elaborating entity <pwm_sdadc> (architecture <rtl>) from library <designlab>.

Elaborating entity <sid_voice> (architecture <Behavioral>) from library <designlab>.
INFO:HDLCompiler:679 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_voice.vhd" Line 488. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_voice.vhd" Line 608. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_voice.vhd" Line 650. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_voice.vhd" Line 97: Net <signal_mux[17]> does not have a driver.

Elaborating entity <sid_filters> (architecture <beh>) from library <designlab>.

Elaborating entity <sid_coeffs> (architecture <beh>) from library <designlab>.
WARNING:HDLCompiler:1127 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_filters.vhd" Line 124: Assignment to dbg_vbp ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_sid6581.vhd" Line 92: Net <wb_inta_o> does not have a driver.

Elaborating entity <AUDIO_zpuino_sa_audiomixer> (architecture <behave>) from library <designlab>.

Elaborating entity <AUDIO_zpuino_sa_sigmadeltaDAC> (architecture <behave>) with generics from library <designlab>.
WARNING:HDLCompiler:871 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_sa_sigmadeltaDAC.vhd" Line 64: Using initial value '0' for rst since it is never assigned
INFO:HDLCompiler:679 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_sa_audiomixer.vhd" Line 123. Case statement is complete. others clause is never selected

Elaborating entity <MISC_zpuino_sa_splitter2> (architecture <Behavioral>) from library <designlab>.

Elaborating entity <Wing_Audio> (architecture <Behavioral>) from library <designlab>.

Elaborating entity <ZPUino_Papilio_DUO_V2> (architecture <behave>) from library <designlab>.
WARNING:HDLCompiler:89 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\ZPUino_Papilio_DUO_V2.vhd" Line 168: <zpuino_papilio_duo_v2_blackbox> remains a black-box since it has no binding entity.

Elaborating entity <sram_ctrl8> (architecture <behave>) from library <designlab>.
INFO:HDLCompiler:679 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\sram_ctrl8.vhd" Line 217. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\sram_ctrl8.vhd" Line 342. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 149: Net <XLXI_44_Flex_Pin_out_0_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 150: Net <XLXI_44_Flex_Pin_out_1_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 151: Net <XLXI_44_Flex_Pin_out_2_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 152: Net <XLXI_44_Flex_Pin_out_3_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 153: Net <XLXI_44_Flex_Pin_out_4_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 154: Net <XLXI_44_Flex_Pin_out_5_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 155: Net <XLXI_77_wishbone_slot_video_in_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 157: Net <XLXI_77_wishbone_slot_9_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 159: Net <XLXI_77_wishbone_slot_10_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 161: Net <XLXI_77_wishbone_slot_11_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 163: Net <XLXI_77_wishbone_slot_12_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 165: Net <XLXI_77_wishbone_slot_13_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 167: Net <XLXI_77_wishbone_slot_14_out_openSignal[100]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Papilio_DUO_LX9>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf".
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 374: Output port <Flex_Pin_in_0> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 374: Output port <Flex_Pin_in_1> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 374: Output port <Flex_Pin_in_2> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 374: Output port <Flex_Pin_in_3> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 374: Output port <Flex_Pin_in_4> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 374: Output port <Flex_Pin_in_5> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 504: Output port <wishbone_slot_video_out> of the instance <XLXI_77> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 504: Output port <wishbone_slot_9_in> of the instance <XLXI_77> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 504: Output port <wishbone_slot_10_in> of the instance <XLXI_77> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 504: Output port <wishbone_slot_11_in> of the instance <XLXI_77> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 504: Output port <wishbone_slot_12_in> of the instance <XLXI_77> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 504: Output port <wishbone_slot_13_in> of the instance <XLXI_77> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 504: Output port <wishbone_slot_14_in> of the instance <XLXI_77> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 504: Output port <clk_osc_32Mhz> of the instance <XLXI_77> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Audio_Wing\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 504: Output port <vgaclkout> of the instance <XLXI_77> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_77_wishbone_slot_video_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_77_wishbone_slot_9_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_77_wishbone_slot_10_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_77_wishbone_slot_11_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_77_wishbone_slot_12_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_77_wishbone_slot_13_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_77_wishbone_slot_14_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Papilio_DUO_LX9> synthesized.

Synthesizing Unit <Wing_GPIO>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Wing_GPIO.vhd".
    Summary:
	no macro.
Unit <Wing_GPIO> synthesized.

Synthesizing Unit <Papilio_DUO_Wing_Pinout>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd".
WARNING:Xst:647 - Input <gpio_bus_out<200:166>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WingType_miso_AH<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <gpio_bus_in<200:98>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2563 - Inout <WingType_mosi_AH<7:6>> is never assigned. Tied to value Z.
    Found 2-bit tristate buffer for signal <WingType_mosi_AH<7:6>> created at line 60
    Summary:
	inferred   1 Tristate(s).
Unit <Papilio_DUO_Wing_Pinout> synthesized.

Synthesizing Unit <iopad>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\pad.vhd".
    Found 1-bit tristate buffer for signal <PAD> created at line 155
    Summary:
	inferred   1 Tristate(s).
Unit <iopad> synthesized.

Synthesizing Unit <isync>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\pad.vhd".
    Summary:
	no macro.
Unit <isync> synthesized.

Synthesizing Unit <AUDIO_zpuino_wb_passthrough>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_passthrough.vhd".
WARNING:Xst:647 - Input <wishbone_in<100:62>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <wishbone_out<100:34>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 18-bit register for signal <dat_q1>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <AUDIO_zpuino_wb_passthrough> synthesized.

Synthesizing Unit <AUDIO_zpuino_wb_YM2149>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_YM2149.vhd".
        FREQMHZ = 96
WARNING:Xst:647 - Input <wishbone_in<100:62>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <wishbone_out<100:50>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <reg<1>>.
    Found 8-bit register for signal <reg<2>>.
    Found 8-bit register for signal <reg<3>>.
    Found 8-bit register for signal <reg<4>>.
    Found 8-bit register for signal <reg<5>>.
    Found 8-bit register for signal <reg<6>>.
    Found 8-bit register for signal <reg<7>>.
    Found 8-bit register for signal <reg<8>>.
    Found 8-bit register for signal <reg<9>>.
    Found 8-bit register for signal <reg<10>>.
    Found 8-bit register for signal <reg<11>>.
    Found 8-bit register for signal <reg<12>>.
    Found 8-bit register for signal <reg<13>>.
    Found 1-bit register for signal <env_reset>.
    Found 1-bit register for signal <divclken>.
    Found 32-bit register for signal <predivcnt>.
    Found 1-bit register for signal <ena_div>.
    Found 1-bit register for signal <ena_div_noise>.
    Found 4-bit register for signal <cnt_div>.
    Found 1-bit register for signal <noise_div>.
    Found 5-bit register for signal <noise_gen_cnt>.
    Found 17-bit register for signal <poly17>.
    Found 12-bit register for signal <tone_gen_cnt<1>>.
    Found 12-bit register for signal <tone_gen_cnt<2>>.
    Found 12-bit register for signal <tone_gen_cnt<3>>.
    Found 3-bit register for signal <tone_gen_op>.
    Found 1-bit register for signal <env_ena>.
    Found 16-bit register for signal <env_gen_cnt>.
    Found 5-bit register for signal <env_vol>.
    Found 1-bit register for signal <env_inc>.
    Found 1-bit register for signal <env_hold>.
    Found 8-bit register for signal <dac_amp>.
    Found 10-bit register for signal <audio_mix>.
    Found 10-bit register for signal <audio_final>.
    Found 8-bit register for signal <O_AUDIO>.
    Found 8-bit register for signal <reg<0>>.
    Found 5-bit adder for signal <noise_gen_cnt[4]_GND_15_o_add_89_OUT> created at line 281.
    Found 12-bit adder for signal <tone_gen_cnt[1][11]_GND_15_o_add_109_OUT> created at line 315.
    Found 12-bit adder for signal <tone_gen_cnt[2][11]_GND_15_o_add_113_OUT> created at line 315.
    Found 12-bit adder for signal <tone_gen_cnt[3][11]_GND_15_o_add_117_OUT> created at line 315.
    Found 16-bit adder for signal <env_gen_cnt[15]_GND_15_o_add_138_OUT> created at line 343.
    Found 5-bit adder for signal <env_vol[4]_GND_15_o_add_150_OUT> created at line 400.
    Found 5-bit adder for signal <env_vol[4]_PWR_14_o_add_151_OUT> created at line 402.
    Found 10-bit adder for signal <audio_mix[9]_GND_15_o_add_168_OUT> created at line 531.
    Found 32-bit subtractor for signal <predivcnt[31]_GND_15_o_sub_75_OUT<31:0>> created at line 227.
    Found 4-bit subtractor for signal <GND_15_o_GND_15_o_sub_80_OUT<3:0>> created at line 251.
    Found 5-bit subtractor for signal <GND_15_o_GND_15_o_sub_86_OUT<4:0>> created at line 267.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_101_OUT<11:0>> created at line 303.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_104_OUT<11:0>> created at line 303.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_107_OUT<11:0>> created at line 303.
    Found 16-bit subtractor for signal <GND_15_o_GND_15_o_sub_136_OUT<15:0>> created at line 333.
    Found 32x8-bit Read Only RAM for signal <GND_15_o_PWR_14_o_wide_mux_166_OUT>
    Found 32-bit 15-to-1 multiplexer for signal <wb_dat_o> created at line 191.
    Found 1-bit 4-to-1 multiplexer for signal <tone_ena_l> created at line 450.
    Found 1-bit 4-to-1 multiplexer for signal <tone_src> created at line 450.
    Found 5-bit 4-to-1 multiplexer for signal <chan_vol> created at line 450.
    Found 1-bit 4-to-1 multiplexer for signal <noise_ena_l> created at line 450.
    Found 5-bit comparator greater for signal <n0107> created at line 277
    Found 12-bit comparator lessequal for signal <n0130> created at line 311
    Found 12-bit comparator lessequal for signal <n0138> created at line 311
    Found 12-bit comparator lessequal for signal <n0146> created at line 311
    Found 16-bit comparator lessequal for signal <n0165> created at line 339
    Summary:
	inferred   1 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <AUDIO_zpuino_wb_YM2149> synthesized.

Synthesizing Unit <AUDIO_zpuino_wb_sid6581>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_sid6581.vhd".
WARNING:Xst:647 - Input <wishbone_in<100:62>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_wb_sid6581.vhd" line 134: Output port <audio_out> of the instance <sid> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wishbone_out<100:50>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_inta_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ack_i>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <AUDIO_zpuino_wb_sid6581> synthesized.

Synthesizing Unit <sid6581>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_6581.vhd".
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_6581.vhd" line 211: Output port <Osc> of the instance <sid_voice_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_6581.vhd" line 211: Output port <Env> of the instance <sid_voice_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_6581.vhd" line 229: Output port <Osc> of the instance <sid_voice_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_6581.vhd" line 229: Output port <Env> of the instance <sid_voice_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_6581.vhd" line 310: Output port <valid> of the instance <fblk.filters> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fblk.ff1>.
    Found 1-bit register for signal <fblk.tick_q1>.
    Found 1-bit register for signal <fblk.tick_q2>.
    Found 8-bit register for signal <Voice_1_Freq_lo>.
    Found 8-bit register for signal <Voice_1_Freq_hi>.
    Found 8-bit register for signal <Voice_1_Pw_lo>.
    Found 4-bit register for signal <Voice_1_Pw_hi>.
    Found 8-bit register for signal <Voice_1_Control>.
    Found 8-bit register for signal <Voice_1_Att_dec>.
    Found 8-bit register for signal <Voice_1_Sus_Rel>.
    Found 8-bit register for signal <Voice_2_Freq_lo>.
    Found 8-bit register for signal <Voice_2_Freq_hi>.
    Found 8-bit register for signal <Voice_2_Pw_lo>.
    Found 4-bit register for signal <Voice_2_Pw_hi>.
    Found 8-bit register for signal <Voice_2_Control>.
    Found 8-bit register for signal <Voice_2_Att_dec>.
    Found 8-bit register for signal <Voice_2_Sus_Rel>.
    Found 8-bit register for signal <Voice_3_Freq_lo>.
    Found 8-bit register for signal <Voice_3_Freq_hi>.
    Found 8-bit register for signal <Voice_3_Pw_lo>.
    Found 4-bit register for signal <Voice_3_Pw_hi>.
    Found 8-bit register for signal <Voice_3_Control>.
    Found 8-bit register for signal <Voice_3_Att_dec>.
    Found 8-bit register for signal <Voice_3_Sus_Rel>.
    Found 8-bit register for signal <Filter_Fc_lo>.
    Found 8-bit register for signal <Filter_Fc_hi>.
    Found 8-bit register for signal <Filter_Res_Filt>.
    Found 8-bit register for signal <Filter_Mode_Vol>.
    Found 8-bit register for signal <do_buf>.
    Found 19-bit adder for signal <fblk.unsigned_filt> created at line 331.
    Found 13-bit subtractor for signal <fblk.voice1_signed> created at line 271.
    Found 13-bit subtractor for signal <fblk.voice2_signed> created at line 272.
    Found 13-bit subtractor for signal <fblk.voice3_signed> created at line 273.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 199 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <sid6581> synthesized.

Synthesizing Unit <pwm_sddac>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_components.vhd".
        msbi_g = 9
    Found 12-bit register for signal <sig_in>.
    Found 1-bit register for signal <dac_o>.
    Found 12-bit adder for signal <sig_in[11]_sig_in[11]_add_0_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <pwm_sddac> synthesized.

Synthesizing Unit <pwm_sdadc>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_components.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pwm_sdadc> synthesized.

Synthesizing Unit <sid_voice>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_voice.vhd".
WARNING:Xst:2935 - Signal 'signal_mux<17:12>', unconnected in block 'sid_voice', is tied to its initial value (000000).
    Found 3-bit register for signal <cur_state>.
    Found 24-bit register for signal <accumulator>.
    Found 12-bit register for signal <sawtooth>.
    Found 1-bit register for signal <pulse>.
    Found 12-bit register for signal <triangle>.
    Found 1-bit register for signal <accu_bit_prev>.
    Found 23-bit register for signal <LFSR>.
    Found 1-bit register for signal <signal_mux<11>>.
    Found 1-bit register for signal <signal_mux<10>>.
    Found 1-bit register for signal <signal_mux<9>>.
    Found 1-bit register for signal <signal_mux<8>>.
    Found 1-bit register for signal <signal_mux<7>>.
    Found 1-bit register for signal <signal_mux<6>>.
    Found 1-bit register for signal <signal_mux<5>>.
    Found 1-bit register for signal <signal_mux<4>>.
    Found 1-bit register for signal <signal_mux<3>>.
    Found 1-bit register for signal <signal_mux<2>>.
    Found 1-bit register for signal <signal_mux<1>>.
    Found 1-bit register for signal <signal_mux<0>>.
    Found 36-bit register for signal <signal_vol>.
    Found 18-bit register for signal <env_counter>.
    Found 1-bit register for signal <env_count_hold_A>.
    Found 18-bit register for signal <divider_counter>.
    Found 18-bit register for signal <exp_table_value>.
    Found 15-bit register for signal <divider_attack>.
    Found 1-bit register for signal <PA_MSB_in_prev>.
    Found 14-bit register for signal <divider_dec_rel>.
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_1MHz (rising_edge)                         |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <accumulator[23]_GND_31_o_add_7_OUT> created at line 157.
    Found 18-bit adder for signal <env_counter[17]_GND_31_o_add_44_OUT> created at line 507.
    Found 18-bit subtractor for signal <GND_31_o_GND_31_o_sub_46_OUT<17:0>> created at line 509.
    Found 18-bit subtractor for signal <GND_31_o_GND_31_o_sub_53_OUT<17:0>> created at line 548.
    Found 18x18-bit multiplier for signal <signal_mux[17]_env_counter[17]_MuLt_18_OUT> created at line 307.
    Found 16x15-bit Read Only RAM for signal <Att_dec[7]_PWR_25_o_wide_mux_69_OUT>
    Found 16x14-bit Read Only RAM for signal <Dec_rel[3]_PWR_25_o_wide_mux_73_OUT>
    Found 12-bit comparator lessequal for signal <n0019> created at line 180
    Found 4-bit comparator equal for signal <env_counter[7]_Sus_Rel[7]_equal_29_o> created at line 457
    Found 18-bit comparator lessequal for signal <GND_31_o_env_counter[17]_LessThan_57_o> created at line 571
    Found 18-bit comparator greater for signal <env_counter[17]_GND_31_o_LessThan_58_o> created at line 572
    Found 18-bit comparator greater for signal <GND_31_o_env_counter[17]_LessThan_59_o> created at line 572
    Found 18-bit comparator greater for signal <env_counter[17]_GND_31_o_LessThan_60_o> created at line 573
    Found 18-bit comparator greater for signal <GND_31_o_env_counter[17]_LessThan_61_o> created at line 573
    Found 18-bit comparator greater for signal <env_counter[17]_GND_31_o_LessThan_62_o> created at line 574
    Found 18-bit comparator greater for signal <GND_31_o_env_counter[17]_LessThan_63_o> created at line 574
    Found 18-bit comparator greater for signal <env_counter[17]_GND_31_o_LessThan_64_o> created at line 575
    Found 18-bit comparator greater for signal <GND_31_o_env_counter[17]_LessThan_65_o> created at line 575
    WARNING:Xst:2404 -  FFs/Latches <divider_dec_rel<14:14>> (without init value) have a constant value of 0 in block <sid_voice>.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred 206 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sid_voice> synthesized.

Synthesizing Unit <sid_filters>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_filters.vhd".
WARNING:Xst:647 - Input <Fc_lo<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <r_Vhp>.
    Found 18-bit register for signal <r_Vbp>.
    Found 18-bit register for signal <r_dVbp>.
    Found 18-bit register for signal <r_Vlp>.
    Found 18-bit register for signal <r_dVlp>.
    Found 18-bit register for signal <r_Vi[17]_ext_in[12]_add_21_OUT>.
    Found 18-bit register for signal <r_Vnf[17]_ext_in[12]_add_22_OUT>.
    Found 18-bit register for signal <r_Vf>.
    Found 18-bit register for signal <r_w0>.
    Found 18-bit register for signal <r_q>.
    Found 19-bit register for signal <r_vout>.
    Found 32-bit register for signal <r_state>.
    Found 1-bit register for signal <r_done>.
    Found 36-bit register for signal <mulr>.
    Found finite state machine <FSM_1> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 30                                             |
    | Inputs             | 2                                              |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000000               |
    | Power Up State     | 10000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit adder for signal <r_Vi[17]_voice1[12]_add_8_OUT> created at line 147.
    Found 18-bit adder for signal <r_Vnf[17]_voice1[12]_add_9_OUT> created at line 149.
    Found 18-bit adder for signal <r_Vi[17]_voice2[12]_add_12_OUT> created at line 156.
    Found 18-bit adder for signal <r_Vnf[17]_voice2[12]_add_13_OUT> created at line 158.
    Found 18-bit adder for signal <r_Vi[17]_voice3[12]_add_16_OUT> created at line 170.
    Found 18-bit adder for signal <r_Vnf[17]_voice3[12]_add_17_OUT> created at line 173.
    Found 18-bit adder for signal <r_Vf[17]_r_Vlp[17]_add_30_OUT> created at line 214.
    Found 18-bit adder for signal <r_Vf[17]_r_Vhp[17]_add_33_OUT> created at line 223.
    Found 18-bit adder for signal <r_Vf[17]_r_Vnf[17]_add_35_OUT> created at line 227.
    Found 18-bit adder for signal <r_Vf[17]_PWR_28_o_add_36_OUT> created at line 232.
    Found 18-bit subtractor for signal <r_Vbp[17]_r_dVbp[17]_sub_26_OUT<17:0>> created at line 191.
    Found 18-bit subtractor for signal <r_Vlp[17]_r_dVlp[17]_sub_28_OUT<17:0>> created at line 202.
    Found 18-bit subtractor for signal <mulr[35]_r_Vlp[17]_sub_30_OUT<17:0>> created at line 212.
    Found 18-bit subtractor for signal <r_Vhp[17]_r_Vi[17]_sub_33_OUT<17:0>> created at line 219.
    Found 18x18-bit multiplier for signal <mula[17]_mulb[17]_MuLt_0_OUT> created at line 108.
    Found 16x18-bit Read Only RAM for signal <n0188>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred 236 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sid_filters> synthesized.

Synthesizing Unit <sid_coeffs>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\sid_coeffs.vhd".
    Found 16-bit register for signal <val>.
    Found 2048x16-bit Read Only RAM for signal <addr[10]_PWR_30_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <sid_coeffs> synthesized.

Synthesizing Unit <AUDIO_zpuino_sa_audiomixer>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_sa_audiomixer.vhd".
    Found 20-bit register for signal <audio_mix>.
    Found 20-bit register for signal <audio_final>.
    Found 18-bit register for signal <data_out>.
    Found 2-bit register for signal <cnt_div>.
    Found 20-bit adder for signal <audio_mix[19]_GND_50_o_add_7_OUT> created at line 138.
    Found 2-bit subtractor for signal <GND_50_o_GND_50_o_sub_2_OUT<1:0>> created at line 106.
    Found 18-bit 3-to-1 multiplexer for signal <current_input> created at line 115.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <AUDIO_zpuino_sa_audiomixer> synthesized.

Synthesizing Unit <AUDIO_zpuino_sa_sigmadeltaDAC>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\AUDIO_zpuino_sa_sigmadeltaDAC.vhd".
        BITS = 18
    Found 1-bit register for signal <dat_q<16>>.
    Found 1-bit register for signal <dat_q<15>>.
    Found 1-bit register for signal <dat_q<14>>.
    Found 1-bit register for signal <dat_q<13>>.
    Found 1-bit register for signal <dat_q<12>>.
    Found 1-bit register for signal <dat_q<11>>.
    Found 1-bit register for signal <dat_q<10>>.
    Found 1-bit register for signal <dat_q<9>>.
    Found 1-bit register for signal <dat_q<8>>.
    Found 1-bit register for signal <dat_q<7>>.
    Found 1-bit register for signal <dat_q<6>>.
    Found 1-bit register for signal <dat_q<5>>.
    Found 1-bit register for signal <dat_q<4>>.
    Found 1-bit register for signal <dat_q<3>>.
    Found 1-bit register for signal <dat_q<2>>.
    Found 1-bit register for signal <dat_q<1>>.
    Found 1-bit register for signal <dat_q<0>>.
    Found 20-bit register for signal <sigma_latch>.
    Found 1-bit register for signal <audio_out>.
    Found 1-bit register for signal <dat_q<17>>.
    Found 20-bit adder for signal <delta_adder> created at line 87.
    Found 20-bit adder for signal <sigma_adder> created at line 92.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
Unit <AUDIO_zpuino_sa_sigmadeltaDAC> synthesized.

Synthesizing Unit <MISC_zpuino_sa_splitter2>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_Wishbone_Peripherals\MISC_zpuino_sa_splitter2.vhd".
    Summary:
	no macro.
Unit <MISC_zpuino_sa_splitter2> synthesized.

Synthesizing Unit <Wing_Audio>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\Papilio_Hardware\Wing_Audio.vhd".
WARNING:Xst:647 - Input <wt_mosi<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Wing_Audio> synthesized.

Synthesizing Unit <ZPUino_Papilio_DUO_V2>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\ZPUino_Papilio_DUO_V2.vhd".
WARNING:Xst:647 - Input <ext_pins_in<100:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\ZPUino_Papilio_DUO_V2.vhd" line 261: Output port <LED> of the instance <Inst_ZPUino_Papilio_DUO_V2_blackbox> is unconnected or connected to loadless signal.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal ext_pins_inout<7:0> may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <ZPUino_Papilio_DUO_V2> synthesized.

Synthesizing Unit <sram_ctrl8>.
    Related source file is "D:\Dropbox\GadgetFactory_Engineering\DesignLab\build\windows\work\libraries\ZPUino_2\sram_ctrl8.vhd".
    Set property "IOB = FORCE" for signal <sram_data_write>.
    Set property "IOB = FORCE" for signal <sram_ce_i>.
    Set property "IOB = FORCE" for signal <sram_oe_i>.
WARNING:Xst:647 - Input <clk_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_ack_o>.
    Found 25-bit register for signal <addr_save_q>.
    Found 1-bit register for signal <write_save_q>.
    Found 4-bit register for signal <sel_q>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <sram_ce_i>.
    Found 1-bit register for signal <sram_oe_i>.
    Found 1-bit register for signal <ntristate>.
    Found 1-bit register for signal <ack_q>.
    Found 8-bit register for signal <sram_data_write>.
    Found 32-bit register for signal <sram_data_read_q>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | wb_clk_i (rising_edge)                         |
    | Reset              | wb_rst_i (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <out_write_enable> created at line 115.
    Found 1-bit tristate buffer for signal <sram_data<7>> created at line 108
    Found 1-bit tristate buffer for signal <sram_data<6>> created at line 108
    Found 1-bit tristate buffer for signal <sram_data<5>> created at line 108
    Found 1-bit tristate buffer for signal <sram_data<4>> created at line 108
    Found 1-bit tristate buffer for signal <sram_data<3>> created at line 108
    Found 1-bit tristate buffer for signal <sram_data<2>> created at line 108
    Found 1-bit tristate buffer for signal <sram_data<1>> created at line 108
    Found 1-bit tristate buffer for signal <sram_data<0>> created at line 108
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <sram_ctrl8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x14-bit single-port Read Only RAM                   : 3
 16x15-bit single-port Read Only RAM                   : 3
 16x18-bit single-port Read Only RAM                   : 1
 2048x16-bit single-port Read Only RAM                 : 1
 32x8-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 4
 18x18-bit multiplier                                  : 4
# Adders/Subtractors                                   : 38
 10-bit adder                                          : 1
 12-bit adder                                          : 4
 12-bit subtractor                                     : 3
 13-bit subtractor                                     : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 18-bit adder                                          : 3
 18-bit addsub                                         : 3
 18-bit subtractor                                     : 6
 19-bit adder                                          : 1
 2-bit subtractor                                      : 1
 20-bit adder                                          : 3
 24-bit adder                                          : 3
 32-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
# Registers                                            : 174
 1-bit register                                        : 61
 10-bit register                                       : 2
 12-bit register                                       : 10
 14-bit register                                       : 3
 15-bit register                                       : 3
 16-bit register                                       : 2
 17-bit register                                       : 1
 18-bit register                                       : 21
 19-bit register                                       : 1
 2-bit register                                        : 2
 20-bit register                                       : 3
 23-bit register                                       : 3
 24-bit register                                       : 3
 25-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 3
 36-bit register                                       : 4
 4-bit register                                        : 5
 5-bit register                                        : 2
 8-bit register                                        : 43
# Comparators                                          : 38
 12-bit comparator lessequal                           : 6
 16-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 24
 18-bit comparator lessequal                           : 3
 4-bit comparator equal                                : 3
 5-bit comparator greater                              : 1
# Multiplexers                                         : 170
 1-bit 2-to-1 multiplexer                              : 94
 1-bit 4-to-1 multiplexer                              : 4
 12-bit 2-to-1 multiplexer                             : 6
 15-bit 2-to-1 multiplexer                             : 21
 16-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 29
 18-bit 3-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Tristates                                            : 63
 1-bit tristate buffer                                 : 62
 2-bit tristate buffer                                 : 1
# FSMs                                                 : 5
# Xors                                                 : 84
 1-bit xor2                                            : 84

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../../ZPUino_2/ZPUino_Papilio_DUO_V2_blackbox.ngc>.
Loading core <ZPUino_Papilio_DUO_V2_blackbox> for timing and area information for instance <Inst_ZPUino_Papilio_DUO_V2_blackbox>.
WARNING:Xst:1290 - Hierarchical block <digital_to_analog> is unconnected in block <sid>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <r_w0_16> in Unit <fblk.filters> is equivalent to the following FF/Latch, which will be removed : <r_w0_17> 
INFO:Xst:2261 - The FF/Latch <r_dVlp_16> in Unit <fblk.filters> is equivalent to the following FF/Latch, which will be removed : <r_dVlp_17> 
INFO:Xst:2261 - The FF/Latch <r_dVbp_16> in Unit <fblk.filters> is equivalent to the following FF/Latch, which will be removed : <r_dVbp_17> 
WARNING:Xst:1710 - FF/Latch <r_w0_16> (without init value) has a constant value of 0 in block <fblk.filters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sel_q_0> of sequential type is unconnected in block <sram_inst>.
WARNING:Xst:2677 - Node <dat_q1_16> of sequential type is unconnected in block <XLXI_49>.
WARNING:Xst:2677 - Node <dat_q1_17> of sequential type is unconnected in block <XLXI_49>.
WARNING:Xst:2677 - Node <reg_1_4> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_1_5> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_1_6> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_1_7> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_3_4> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_3_5> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_3_6> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_3_7> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_5_4> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_5_5> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_5_6> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_5_7> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_6_5> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_6_6> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_6_7> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_10_5> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_10_6> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_10_7> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_8_5> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_8_6> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_8_7> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_9_5> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_9_6> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_9_7> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_13_4> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_13_5> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_13_6> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <reg_13_7> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <audio_final_0> of sequential type is unconnected in block <XLXI_50>.
WARNING:Xst:2677 - Node <signal_vol_0> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_1> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_2> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_3> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_4> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_5> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_6> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_7> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_20> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_21> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_22> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_23> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_24> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_25> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_26> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_27> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_28> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_29> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_30> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_31> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_32> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_33> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_34> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_35> of sequential type is unconnected in block <sid_voice_1>.
WARNING:Xst:2677 - Node <signal_vol_0> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_1> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_2> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_3> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_4> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_5> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_6> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_7> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_20> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_21> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_22> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_23> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_24> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_25> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_26> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_27> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_28> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_29> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_30> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_31> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_32> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_33> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_34> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_35> of sequential type is unconnected in block <sid_voice_2>.
WARNING:Xst:2677 - Node <signal_vol_0> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_1> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_2> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_3> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_4> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_5> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_6> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_7> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_20> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_21> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_22> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_23> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_24> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_25> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_26> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_27> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_28> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_29> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_30> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_31> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_32> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_33> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_34> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <signal_vol_35> of sequential type is unconnected in block <sid_voice_3>.
WARNING:Xst:2677 - Node <Filter_Fc_lo_3> of sequential type is unconnected in block <sid>.
WARNING:Xst:2677 - Node <Filter_Fc_lo_4> of sequential type is unconnected in block <sid>.
WARNING:Xst:2677 - Node <Filter_Fc_lo_5> of sequential type is unconnected in block <sid>.
WARNING:Xst:2677 - Node <Filter_Fc_lo_6> of sequential type is unconnected in block <sid>.
WARNING:Xst:2677 - Node <Filter_Fc_lo_7> of sequential type is unconnected in block <sid>.
WARNING:Xst:2677 - Node <Filter_Res_Filt_3> of sequential type is unconnected in block <sid>.
WARNING:Xst:2677 - Node <audio_final_0> of sequential type is unconnected in block <XLXI_52>.
WARNING:Xst:2404 -  FFs/Latches <r_w0<17:16>> (without init value) have a constant value of 0 in block <sid_filters>.

Synthesizing (advanced) Unit <AUDIO_zpuino_sa_audiomixer>.
The following registers are absorbed into accumulator <audio_mix>: 1 register on signal <audio_mix>.
The following registers are absorbed into counter <cnt_div>: 1 register on signal <cnt_div>.
Unit <AUDIO_zpuino_sa_audiomixer> synthesized (advanced).

Synthesizing (advanced) Unit <AUDIO_zpuino_sa_sigmadeltaDAC>.
The following registers are absorbed into accumulator <sigma_latch>: 1 register on signal <sigma_latch>.
Unit <AUDIO_zpuino_sa_sigmadeltaDAC> synthesized (advanced).

Synthesizing (advanced) Unit <AUDIO_zpuino_wb_YM2149>.
The following registers are absorbed into accumulator <audio_mix>: 1 register on signal <audio_mix>.
The following registers are absorbed into accumulator <env_vol>: 1 register on signal <env_vol>.
The following registers are absorbed into counter <predivcnt>: 1 register on signal <predivcnt>.
The following registers are absorbed into counter <noise_gen_cnt>: 1 register on signal <noise_gen_cnt>.
The following registers are absorbed into counter <tone_gen_cnt_1>: 1 register on signal <tone_gen_cnt_1>.
The following registers are absorbed into counter <tone_gen_cnt_2>: 1 register on signal <tone_gen_cnt_2>.
The following registers are absorbed into counter <tone_gen_cnt_3>: 1 register on signal <tone_gen_cnt_3>.
The following registers are absorbed into counter <env_gen_cnt>: 1 register on signal <env_gen_cnt>.
The following registers are absorbed into counter <cnt_div>: 1 register on signal <cnt_div>.
INFO:Xst:3231 - The small RAM <Mram_GND_15_o_PWR_14_o_wide_mux_166_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_15_o_env_vol[4]_mux_165_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <AUDIO_zpuino_wb_YM2149> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_sddac>.
The following registers are absorbed into accumulator <sig_in>: 1 register on signal <sig_in>.
Unit <pwm_sddac> synthesized (advanced).

Synthesizing (advanced) Unit <sid_filters>.
The following registers are absorbed into accumulator <r_Vlp>: 1 register on signal <r_Vlp>.
The following registers are absorbed into accumulator <r_Vbp>: 1 register on signal <r_Vbp>.
	Found pipelined multiplier on signal <mula[17]_mulb[17]_MuLt_0_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram_n0188> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Res_Filt>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <c/Mram_addr[10]_PWR_30_o_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <c/val>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(Fc_hi,Fc_lo)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <val>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_mula[17]_mulb[17]_MuLt_0_OUT by adding 1 register level(s).
Unit <sid_filters> synthesized (advanced).

Synthesizing (advanced) Unit <sid_voice>.
The following registers are absorbed into counter <env_counter>: 1 register on signal <env_counter>.
The following registers are absorbed into accumulator <accumulator>: 1 register on signal <accumulator>.
The following registers are absorbed into counter <divider_counter>: 1 register on signal <divider_counter>.
	Found pipelined multiplier on signal <signal_mux[17]_env_counter[17]_MuLt_18_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram_Dec_rel[3]_PWR_25_o_wide_mux_73_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Dec_rel>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_Att_dec[7]_PWR_25_o_wide_mux_69_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Att_dec<7:4>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_signal_mux[17]_env_counter[17]_MuLt_18_OUT by adding 1 register level(s).
Unit <sid_voice> synthesized (advanced).
WARNING:Xst:2677 - Node <sel_q_0> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <dat_q1_16> of sequential type is unconnected in block <AUDIO_zpuino_wb_passthrough>.
WARNING:Xst:2677 - Node <dat_q1_17> of sequential type is unconnected in block <AUDIO_zpuino_wb_passthrough>.
WARNING:Xst:2677 - Node <reg_1_4> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_1_5> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_1_6> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_1_7> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_5_4> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_5_5> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_5_6> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_5_7> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_3_4> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_3_5> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_3_6> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_3_7> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_6_5> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_6_6> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_6_7> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_10_5> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_10_6> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_10_7> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_8_5> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_8_6> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_8_7> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_9_5> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_9_6> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_9_7> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_13_4> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_13_5> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_13_6> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <reg_13_7> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <audio_final_0> of sequential type is unconnected in block <AUDIO_zpuino_wb_YM2149>.
WARNING:Xst:2677 - Node <audio_final_0> of sequential type is unconnected in block <AUDIO_zpuino_sa_audiomixer>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x14-bit single-port distributed Read Only RAM       : 3
 16x15-bit single-port distributed Read Only RAM       : 3
 16x18-bit single-port distributed Read Only RAM       : 1
 2048x16-bit single-port block Read Only RAM           : 1
 32x8-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 4
 13x18-bit registered multiplier                       : 3
 18x18-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 14
 12-bit subtractor                                     : 3
 13-bit subtractor                                     : 3
 16-bit subtractor                                     : 1
 18-bit adder                                          : 3
 18-bit subtractor                                     : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 14
 12-bit up counter                                     : 3
 16-bit up counter                                     : 1
 18-bit down counter                                   : 3
 18-bit updown counter                                 : 3
 2-bit down counter                                    : 1
 32-bit down counter                                   : 1
 4-bit down counter                                    : 1
 5-bit up counter                                      : 1
# Accumulators                                         : 10
 10-bit up accumulator                                 : 1
 12-bit up accumulator                                 : 1
 18-bit down accumulator                               : 2
 20-bit up accumulator                                 : 2
 24-bit up accumulator                                 : 3
 5-bit up accumulator                                  : 1
# Registers                                            : 1116
 Flip-Flops                                            : 1116
# Comparators                                          : 38
 12-bit comparator lessequal                           : 6
 16-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 24
 18-bit comparator lessequal                           : 3
 4-bit comparator equal                                : 3
 5-bit comparator greater                              : 1
# Multiplexers                                         : 210
 1-bit 2-to-1 multiplexer                              : 137
 1-bit 4-to-1 multiplexer                              : 9
 12-bit 2-to-1 multiplexer                             : 6
 15-bit 2-to-1 multiplexer                             : 18
 16-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 26
 18-bit 3-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 32-bit 15-to-1 multiplexer                            : 1
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 5
# Xors                                                 : 84
 1-bit xor2                                            : 84

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dac_o> (without init value) has a constant value of 0 in block <pwm_sddac>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <r_dVlp_16> in Unit <sid_filters> is equivalent to the following FF/Latch, which will be removed : <r_dVlp_17> 
INFO:Xst:2261 - The FF/Latch <r_dVbp_16> in Unit <sid_filters> is equivalent to the following FF/Latch, which will be removed : <r_dVbp_17> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_77/sram_inst/FSM_2> on signal <state[1:3]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 stage1 | 001
 stage2 | 010
 stage3 | 011
 stage4 | 100
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_51/sid/sid_voice_1/FSM_0> on signal <cur_state[1:3]> with user encoding.
Optimizing FSM <XLXI_51/sid/sid_voice_2/FSM_0> on signal <cur_state[1:3]> with user encoding.
Optimizing FSM <XLXI_51/sid/sid_voice_3/FSM_0> on signal <cur_state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 attack     | 001
 attack_lp  | 010
 decay      | 011
 decay_lp   | 100
 sustain    | 101
 release    | 110
 release_lp | 111
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_51/sid/fblk.filters/FSM_1> on signal <r_state[1:4]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 0000
 10000000000000000000000000000000 | 0001
 00000000000000000000000000000001 | 0010
 00000000000000000000000000000010 | 0011
 00000000000000000000000000000011 | 0100
 00000000000000000000000000000100 | 0101
 00000000000000000000000000000101 | 0110
 00000000000000000000000000000110 | 0111
 00000000000000000000000000000111 | 1000
 00000000000000000000000000001000 | 1001
 00000000000000000000000000001001 | 1010
 00000000000000000000000000001010 | 1011
 00000000000000000000000000001011 | 1100
 00000000000000000000000000001100 | 1101
----------------------------------------------
WARNING:Xst:1710 - FF/Latch <r_q_11> (without init value) has a constant value of 0 in block <sid_filters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_q_12> (without init value) has a constant value of 0 in block <sid_filters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_q_13> (without init value) has a constant value of 0 in block <sid_filters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_q_14> (without init value) has a constant value of 0 in block <sid_filters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_q_15> (without init value) has a constant value of 0 in block <sid_filters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_q_16> (without init value) has a constant value of 0 in block <sid_filters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_q_17> (without init value) has a constant value of 0 in block <sid_filters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <addr_save_q_19> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_20> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_21> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_22> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_23> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_24> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_25> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_26> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <Mmult_signal_mux[17]_env_counter[17]_MuLt_18_OUT_19> of sequential type is unconnected in block <sid_voice>.
WARNING:Xst:2677 - Node <Mmult_signal_mux[17]_env_counter[17]_MuLt_18_OUT_18> of sequential type is unconnected in block <sid_voice>.
WARNING:Xst:2677 - Node <Mmult_signal_mux[17]_env_counter[17]_MuLt_18_OUT_17> of sequential type is unconnected in block <sid_voice>.
WARNING:Xst:2677 - Node <Mmult_signal_mux[17]_env_counter[17]_MuLt_18_OUT_16> of sequential type is unconnected in block <sid_voice>.
WARNING:Xst:2677 - Node <Mmult_signal_mux[17]_env_counter[17]_MuLt_18_OUT_15> of sequential type is unconnected in block <sid_voice>.
WARNING:Xst:2677 - Node <Mmult_signal_mux[17]_env_counter[17]_MuLt_18_OUT_14> of sequential type is unconnected in block <sid_voice>.
WARNING:Xst:2677 - Node <Mmult_signal_mux[17]_env_counter[17]_MuLt_18_OUT_13> of sequential type is unconnected in block <sid_voice>.
WARNING:Xst:2677 - Node <Mmult_signal_mux[17]_env_counter[17]_MuLt_18_OUT_12> of sequential type is unconnected in block <sid_voice>.
WARNING:Xst:2042 - Unit Papilio_DUO_Wing_Pinout: 4 internal tristates are replaced by logic (pull-up yes): WingType_mosi_AH<6>, WingType_mosi_AH<7>, WingType_mosi_CH<0>, WingType_mosi_CH<1>.

Optimizing unit <AUDIO_zpuino_sa_sigmadeltaDAC> ...

Optimizing unit <Papilio_DUO_LX9> ...

Optimizing unit <Papilio_DUO_Wing_Pinout> ...

Optimizing unit <AUDIO_zpuino_wb_passthrough> ...

Optimizing unit <AUDIO_zpuino_wb_YM2149> ...

Optimizing unit <sid6581> ...

Optimizing unit <sid_voice> ...

Optimizing unit <sid_filters> ...

Optimizing unit <AUDIO_zpuino_sa_audiomixer> ...
WARNING:Xst:2677 - Node <XLXI_51/sid/Filter_Res_Filt_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_51/sid/Filter_Fc_lo_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_51/sid/Filter_Fc_lo_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_51/sid/Filter_Fc_lo_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_51/sid/Filter_Fc_lo_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_51/sid/Filter_Fc_lo_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_51/sid/fblk.filters/r_vout_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_51/sid/fblk.filters/r_done> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:1293 - FF/Latch <XLXI_50/cnt_div_3> has a constant value of 0 in block <Papilio_DUO_LX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_51/sid/fblk.filters/r_Vnf_0> (without init value) has a constant value of 0 in block <Papilio_DUO_LX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_51/sid/fblk.filters/r_Vi_0> (without init value) has a constant value of 0 in block <Papilio_DUO_LX9>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <XLXI_51/sid/sid_voice_3/PA_MSB_in_prev> in Unit <Papilio_DUO_LX9> is equivalent to the following FF/Latch, which will be removed : <XLXI_51/sid/sid_voice_2/sawtooth_11> 
INFO:Xst:2261 - The FF/Latch <XLXI_51/sid/sid_voice_3/sawtooth_11> in Unit <Papilio_DUO_LX9> is equivalent to the following FF/Latch, which will be removed : <XLXI_51/sid/sid_voice_1/PA_MSB_in_prev> 
INFO:Xst:2261 - The FF/Latch <XLXI_51/sid/sid_voice_2/PA_MSB_in_prev> in Unit <Papilio_DUO_LX9> is equivalent to the following FF/Latch, which will be removed : <XLXI_51/sid/sid_voice_1/sawtooth_11> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Papilio_DUO_LX9, actual ratio is 83.
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_state_FSM_FFd3> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/cache/stb> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/cache/cyc> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/lsu/r_addr_27> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/lsu/r_addr_27_1> 
INFO:Xst:2260 - The FF/Latch <slot4/wb_ack_o> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <slot4/trans> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_state_FSM_FFd4> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_state_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <timers_inst/timer0_inst/tmrr_presrst> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <timers_inst/timer1_inst/tmrr_presrst> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_tos_31> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_tos_31_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_0> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/prefr_decodedOpcode_0_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_1> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/core/prefr_decodedOpcode_1_1> <zpuino/core/prefr_decodedOpcode_1_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_2> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/core/prefr_decodedOpcode_2_1> <zpuino/core/prefr_decodedOpcode_2_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_3> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/core/prefr_decodedOpcode_3_1> <zpuino/core/prefr_decodedOpcode_3_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_4> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/prefr_decodedOpcode_4_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_5> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/core/prefr_decodedOpcode_5_1> <zpuino/core/prefr_decodedOpcode_5_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/memarb/current_master> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/memarb/current_master_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_state_FSM_FFd1> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_state_FSM_FFd2> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_state_FSM_FFd3> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/cache/stb> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/cache/cyc> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/lsu/r_addr_27> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/lsu/r_addr_27_1> 
INFO:Xst:2260 - The FF/Latch <slot4/wb_ack_o> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <slot4/trans> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_state_FSM_FFd4> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_state_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <timers_inst/timer0_inst/tmrr_presrst> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <timers_inst/timer1_inst/tmrr_presrst> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_tos_31> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_tos_31_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_0> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/prefr_decodedOpcode_0_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_1> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/core/prefr_decodedOpcode_1_1> <zpuino/core/prefr_decodedOpcode_1_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_2> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/core/prefr_decodedOpcode_2_1> <zpuino/core/prefr_decodedOpcode_2_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_3> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/core/prefr_decodedOpcode_3_1> <zpuino/core/prefr_decodedOpcode_3_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_4> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/prefr_decodedOpcode_4_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/prefr_decodedOpcode_5> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/core/prefr_decodedOpcode_5_1> <zpuino/core/prefr_decodedOpcode_5_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/memarb/current_master> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/memarb/current_master_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_state_FSM_FFd1> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/core/exr_state_FSM_FFd2> in Unit <XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/core/exr_state_FSM_FFd2_1> 

Final Macro Processing ...

Processing Unit <Papilio_DUO_LX9> :
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <XLXI_51/sid/sid_voice_3/LFSR_11> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <XLXI_51/sid/sid_voice_2/LFSR_11> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <XLXI_51/sid/sid_voice_1/LFSR_11> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <Papilio_DUO_LX9> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1483
 Flip-Flops                                            : 1483

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Papilio_DUO_LX9.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6122
#      GND                         : 2
#      INV                         : 174
#      LUT1                        : 197
#      LUT2                        : 379
#      LUT3                        : 546
#      LUT4                        : 608
#      LUT5                        : 673
#      LUT6                        : 1665
#      MULT_AND                    : 54
#      MUXCY                       : 850
#      MUXF7                       : 144
#      MUXF8                       : 32
#      VCC                         : 2
#      XORCY                       : 796
# FlipFlops/Latches                : 3210
#      FD                          : 387
#      FD_1                        : 32
#      FDC                         : 10
#      FDE                         : 1185
#      FDP                         : 2
#      FDR                         : 510
#      FDRE                        : 906
#      FDS                         : 65
#      FDSE                        : 93
#      ODDR2                       : 20
# RAMS                             : 14
#      RAMB16BWER                  : 13
#      RAMB8BWER                   : 1
# Shift Registers                  : 36
#      SRLC16E                     : 36
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 93
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 60
#      OBUF                        : 29
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 8
#      DSP48A1                     : 8
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3210  out of  11440    28%  
 Number of Slice LUTs:                 4278  out of   5720    74%  
    Number used as Logic:              4242  out of   5720    74%  
    Number used as Memory:               36  out of   1440     2%  
       Number used as SRL:               36

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6090
   Number with an unused Flip Flop:    2880  out of   6090    47%  
   Number with an unused LUT:          1812  out of   6090    29%  
   Number of fully used LUT-FF pairs:  1398  out of   6090    22%  
   Number of unique control sets:       240

IO Utilization: 
 Number of IOs:                         359
 Number of bonded IOBs:                  92  out of    102    90%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               14  out of     32    43%  
    Number using Block RAM only:         14
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      8  out of     16    50%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                         | Load  |
-----------------------------------+-----------------------------------------------+-------+
ext_pins_in<0>                     | PLL_ADV:CLKOUT0                               | 2731  |
XLXI_50/cnt_div<3>                 | NONE(XLXI_77/sram_inst/lsaq[1].sram_addr_qlow)| 19    |
ext_pins_in<0>                     | PLL_ADV:CLKOUT1                               | 1     |
ext_pins_in<0>                     | DCM_SP:CLKDV                                  | 537   |
-----------------------------------+-----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 40.677ns (Maximum Frequency: 24.584MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 5.316ns
   Maximum combinational path delay: 6.312ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ext_pins_in<0>'
  Clock period: 40.677ns (frequency: 24.584MHz)
  Total number of paths / destination ports: 216939 / 7687
-------------------------------------------------------------------------
Delay:               13.559ns (Levels of Logic = 3)
  Source:            XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/core/exr_state_FSM_FFd3 (FF)
  Destination:       XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT1 (DSP)
  Source Clock:      ext_pins_in<0> rising 3.0X
  Destination Clock: ext_pins_in<0> rising 3.0X

  Data Path: XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/core/exr_state_FSM_FFd3 to XLXI_77/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             87   0.525   2.336  zpuino/core/exr_state_FSM_FFd3 (zpuino/core/exr_state_FSM_FFd3)
     LUT3:I0->O           32   0.235   1.520  zpuino/core/exr_state_lshifter_multorshift1 (zpuino/core/lshifter_multorshift)
     LUT6:I5->O            1   0.254   0.681  zpuino/core/shl/Mmux_inputB[4]_inputB[31]_mux_1_OUT301 (zpuino/core/shl/inputB[4]_inputB[31]_mux_1_OUT<7>)
     DSP48A1:B7->BCOUT17    1   2.750   0.681  zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT (zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT_BCOUT_to_Mmult_inputA[31]_inputB[4]_MuLt_2_OUT1_B_17)
     DSP48A1:B17               4.577          zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT1
    ----------------------------------------
    Total                     13.559ns (8.341ns logic, 5.218ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ext_pins_in<0>'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            ext_pins_inout<7> (PAD)
  Destination:       XLXI_77/sram_inst/sram_data_read_q_31 (FF)
  Destination Clock: ext_pins_in<0> falling 3.0X

  Data Path: ext_pins_inout<7> to XLXI_77/sram_inst/sram_data_read_q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.681  ext_pins_inout_7_IOBUF (N204)
     FD_1:D                    0.074          XLXI_77/sram_inst/sram_data_read_q_31
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ext_pins_in<0>'
  Total number of paths / destination ports: 128 / 68
-------------------------------------------------------------------------
Offset:              5.316ns (Levels of Logic = 2)
  Source:            XLXI_77/sram_inst/ntristate (FF)
  Destination:       ext_pins_inout<7> (PAD)
  Source Clock:      ext_pins_in<0> rising 3.0X

  Data Path: XLXI_77/sram_inst/ntristate to ext_pins_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  XLXI_77/sram_inst/ntristate (XLXI_77/sram_inst/ntristate)
     INV:I->O              8   0.255   0.943  XLXI_77/sram_inst/ntristate_inv1_INV_0 (XLXI_77/sram_inst/ntristate_inv)
     IOBUF:T->IO               2.912          ext_pins_inout_7_IOBUF (ext_pins_inout<7>)
    ----------------------------------------
    Total                      5.316ns (3.692ns logic, 1.624ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.312ns (Levels of Logic = 3)
  Source:            DUO_SW1 (PAD)
  Destination:       ARD_RESET (PAD)

  Data Path: DUO_SW1 to ARD_RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  DUO_SW1_IBUF (DUO_SW1_IBUF)
     INV:I->O              1   0.710   0.681  XLXI_48 (ARD_RESET_OBUF)
     OBUF:I->O                 2.912          ARD_RESET_OBUF (ARD_RESET)
    ----------------------------------------
    Total                      6.312ns (4.950ns logic, 1.362ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ext_pins_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_pins_in<0> |   13.559|    1.324|    1.324|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 54.61 secs
 
--> 

Total memory usage is 340168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  245 (   0 filtered)
Number of infos    :   75 (   0 filtered)

