47eacbabcbbe ("drm/i915: Compute DSI PLL parameters during .compute_config()")
cd2d34d9b61f ("drm/i915: Setup DPLL/DPLLMD for DSI too on VLV/CHV")
f00b56896ec2 ("drm/i915: Power down the DSI PLL before reconfiguring it")
50dd63a27bb0 ("drm/i915: Change lfsr_converts[] to u16")
6f0e7535e7e1 ("drm/i915/BXT: Get pipe conf from the port registers")
7d1a83cb6817 ("drm/i915: assert_panel_unlocked() in chv_enable_pll()")
8bd3f301ab66 ("drm/i915: Add a local pipe variable to vlv_enable_pll()")
03ed5cbfacfb ("drm/i915: Make {vlv,chv}_{disable,update}_pll() more similar")
b95c532148dd ("drm/i915: Pass crtc_state to color management functions.")
db18b6a64ca3 ("drm/i915/bxt: Fix DSI HW state readout")
65b3d6a97649 ("drm/i915: Split CHV and VLV specific crtc_compute_clock() hooks")
ded220e2513d ("drm/i915: Simplify ironlake_crtc_compute_clock() CPU eDP case")
7ed9f894e55e ("drm/i915: Don't calculate a new clock in ILK+ code if it is already set")
bfa044457c8a ("drm/i915: Simplify ironlake reduced clock logic a bit")
8f0d5b9b5891 ("drm/i915: Fold intel_ironlake_limit() into clock computation function")
26ce6d5980fa ("drm/i915: Merge ironlake_get_refclk() into its only caller")
ceb41007b42b ("drm/i915: Remove checks for cloned config with LVDS in dpll code")
c6c794a2fc5e ("drm/i915/bxt: Initialize MIPI DSI for BXT")
177246a84d13 ("drm/i915: Wait until after wm optimization to drop runtime PM reference")
29dc3739e50d ("drm/i915: Implement color management on chv")
82cf435b3134 ("drm/i915: Implement color management on bdw/skl/bxt/kbl")
05dc698c2e5c ("drm/i915: Do not read GAMMA_MODE register")
8563b1e8ef88 ("drm/i915: Extract out gamma table and CSC to their own file")
4d1de9756832 ("drm/i915/bxt: add dsi transcoders")
cf30429e9420 ("drm/i915: abstract get config for cpu transcoder")
391bf04862fe ("drm/i915: split set pipeconf to pipeconf, pipemisc, pipe_gamma")
bc58be6058d6 ("drm/i915: split get/set pipe timings to timings and src size")
8821294172f0 ("drm/i915: Move load time init of display/audio hooks earlier")
bd39ec5ddae8 ("drm/i915: Move load time IRQ SW init earlier")
861f878e6a7a ("drm/i915: Move load time PCH detect, DPIO, power domain SW init earlier")
a1475e775edc ("drm/i915: Perform dpll commit first, v2.")
2dd66ebde443 ("drm/i915: Use a crtc mask instead of a refcount for dpll functions, v2.")
1dcec2f39f12 ("drm/i915/dsi: refactor dsi get hw state readout")
da2056309779 ("drm/i915: make transcoder_name return a string")
1e78aa014b84 ("drm/i915/dsi: start using enum mipi_dsi_pixel_format")
42c151e65e80 ("drm/i915/dsi: lose the loose 666 format name in favor of packed")
08250c4ba650 ("drm/i915/bxt: Fix off-by-one error in Broxton PLL IDs")
31ae71fca7f9 ("drm/i915: Nuke fbc members from intel_crtc->atomic, v4.")
cd202f69d89c ("drm/i915: Remove some post-commit members from intel_crtc->atomic, v3.")
842e03076ffb ("drm/i915: Update state before setting watermarks, v2.")
29ceb0e6c896 ("drm/i915: s/crtc_state/old_crtc_state/ in intel_atomic_commit()")
caed361d83b2 ("drm/i915: Fix watermarks for VLV/CHV")
a3c988ea068c ("drm/i915: Make SKL/KBL DPLL0 managed by the shared dpll code")
9d16da65bfda ("drm/i915: Manage HSW/BDW LCPLLs with the shared dpll interface")
304b65cbdc8d ("drm/i915: Move SKL/KLB pll selection logic to intel_dpll_mgr.c")
daedf20a4f69 ("drm/i915: Move HSW/BDW pll selection logic to intel_dpll_mgr.c")
f9476a6c6d0c ("drm/i915: Refactor platform specifics out of intel_get_shared_dpll()")
2edd6443e3d0 ("drm/i915: Use a table to initilize shared dplls")
c2a9fcd6831a ("drm/i915: Move shared dpll function prototypes to intel_dpll_mgr.h")
ac7f11c61065 ("drm/i915: Move shared dpll struct definitions to separate header file")
