 
****************************************
Report : qor
Design : i2c_master_top
Version: T-2022.03-SP1
Date   : Sun Sep 22 20:38:28 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          0.51
  Critical Path Slack:           1.21
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.30
  Total Hold Violation:        -39.09
  No. of Hold Violations:      152.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                666
  Buf/Inv Cell Count:             144
  Buf Cell Count:                  13
  Inv Cell Count:                 131
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       513
  Sequential Cell Count:          153
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      139.460399
  Noncombinational Area:   163.658405
  Buf/Inv Area:             26.728800
  Total Buffer Area:             3.46
  Total Inverter Area:          23.27
  Macro/Black Box Area:      0.000000
  Net Area:                489.083518
  -----------------------------------
  Cell Area:               303.118804
  Design Area:             792.202322


  Design Rules
  -----------------------------------
  Total Number of Nets:           686
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vku-truongsa

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.70
  Logic Optimization:                  0.34
  Mapping Optimization:                2.66
  -----------------------------------------
  Overall Compile Time:               33.12
  Overall Compile Wall Clock Time:    35.10

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.30  TNS: 39.09  Number of Violating Paths: 152

  --------------------------------------------------------------------


1
