
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.220037                       # Number of seconds simulated
sim_ticks                                220037124097                       # Number of ticks simulated
final_tick                               220037124097                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194506                       # Simulator instruction rate (inst/s)
host_op_rate                                   221517                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              367084836                       # Simulator tick rate (ticks/s)
host_mem_usage                                1191856                       # Number of bytes of host memory used
host_seconds                                   599.42                       # Real time elapsed on the host
sim_insts                                   116590091                       # Number of instructions simulated
sim_ops                                     132781046                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       282636608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        33952640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          316589248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    282636608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     282636608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     33938624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33938624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          4416197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           530510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4946707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        530291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             530291                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1284495101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          154304144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1438799245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1284495101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1284495101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       154240445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            154240445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       154240445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1284495101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         154304144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1593039690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4946708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4946653                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9893416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9893306                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               33884160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               282705152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37599040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               316589312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            316585792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                8834536                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8718305                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            126062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            126014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            136136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            127428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            126280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            126108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            193796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            126070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            126012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            153204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            196052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            127418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            126126                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  220037102439                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               9893416                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              9893306                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  530955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  526545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  45931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  48839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  66568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       908541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.678831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.940833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    37.988686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63         76930      8.47%      8.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       623491     68.63%     77.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191       186263     20.50%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        10111      1.11%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319        11077      1.22%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          205      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          210      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           95      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          159      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       908541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.276224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.182523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.731417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            106      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15         14846     22.82%     22.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         48934     75.22%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          1168      1.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65056                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.060901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.986231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.664952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17881     27.49%     27.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              710      1.09%     28.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26701     41.04%     69.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8014     12.32%     81.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5967      9.17%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3659      5.62%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1270      1.95%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              741      1.14%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               71      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               41      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65056                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  38983495148                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             60161095148                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5294400000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     36815.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56815.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       153.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1438.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1438.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   567422                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  757884                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22240.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1621751040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             854755372.800003                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1245242880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1099771920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1370546580                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2297628072                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         81085389.599971                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    2525334487.499962                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    18575365.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           11114691107.399937                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             50.512799                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         165799818276                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    395820833                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7368530000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5159864847                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   46472954988                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 160639953429                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21308541                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12379990                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             49198                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7869789                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7869078                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.990965                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3038823                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             126                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              114                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        264150210                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          125484690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      117817958                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21308541                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10907913                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     124699450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   99136                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  273                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            70                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          441                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  78273248                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32845                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          250234492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.536297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.782897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                161607992     64.58%     64.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 43053066     17.21%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 45573434     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            250234492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.080668                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.446026                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 59385614                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             118418573                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  58016072                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              14364973                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  49260                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              7852531                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   312                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              133126952                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                192480                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  49260                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 69434360                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9467626                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       58145294                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  62330584                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              50807368                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              132931590                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 95476                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 73606                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      6                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                6970832                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               33912381                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           147704718                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             597527570                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        134944175                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                87                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             147504509                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   200209                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            2943565                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        2943564                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  23310198                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25027804                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21098872                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1981166                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               12                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  126948220                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             5887111                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 132834126                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                83                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           54285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9395                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     250234492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.530839                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.759018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           158321152     63.27%     63.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50992554     20.38%     83.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            40920786     16.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       250234492                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  80923      1.37%      1.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5838607     98.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              85235217     64.17%     64.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1472467      1.11%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25027708     18.84%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21098676     15.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              19      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             27      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              132834126                       # Type of FU issued
system.cpu.iq.rate                           0.502873                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5919534                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044563                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          521822255                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         132889883                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    132832165                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 106                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 77                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           43                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              138753598                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      55                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           982800                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2790                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          334                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  49260                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2458                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3431                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           132835335                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25027804                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             21098872                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2943564                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3218                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            344                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48253                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          673                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                48926                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             132832659                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25027354                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1467                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             4                       # number of nop insts executed
system.cpu.iew.exec_refs                     46125989                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 21052371                       # Number of branches executed
system.cpu.iew.exec_stores                   21098635                       # Number of stores executed
system.cpu.iew.exec_rate                     0.502868                       # Inst execution rate
system.cpu.iew.wb_sent                      132832464                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     132832208                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  51453248                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65725424                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.502866                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.782852                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           53701                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         5887109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             48897                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    250183136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.530735                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.760662                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    158626154     63.40%     63.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50332918     20.12%     83.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     41224064     16.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    250183136                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            116590091                       # Number of instructions committed
system.cpu.commit.committedOps              132781046                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       46123552                       # Number of memory references committed
system.cpu.commit.loads                      25025014                       # Number of loads committed
system.cpu.commit.membars                     2943546                       # Number of memory barriers committed
system.cpu.commit.branches                   21051979                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         39                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 111776799                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2943713                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         85185719     64.16%     64.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1471774      1.11%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25025003     18.85%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21098511     15.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           11      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           27      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         132781046                       # Class of committed instruction
system.cpu.commit.bw_lim_events              41224064                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    341793572                       # The number of ROB reads
system.cpu.rob.rob_writes                   265720850                       # The number of ROB writes
system.cpu.timesIdled                         1484499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        13915718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   116590091                       # Number of Instructions Simulated
system.cpu.committedOps                     132781046                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.265632                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.265632                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.441378                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.441378                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                134748844                       # number of integer regfile reads
system.cpu.int_regfile_writes                82876822                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        71                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       35                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 477994043                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57416094                       # number of cc regfile writes
system.cpu.misc_regfile_reads                69674631                       # number of misc regfile reads
system.cpu.misc_regfile_writes               11774183                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            530494                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999941                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46084071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            530510                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.867488                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         186989742                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        186989742                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     22547957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22547957                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17649015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17649015                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      2943541                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2943541                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      2943545                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2943545                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      40196972                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40196972                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     40196985                       # number of overall hits
system.cpu.dcache.overall_hits::total        40196985                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        24760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24760                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       505955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       505955                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       530715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         530715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       530732                       # number of overall misses
system.cpu.dcache.overall_misses::total        530732                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    935557917                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    935557917                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  47393212342                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47393212342                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       526126                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       526126                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  48328770259                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48328770259                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  48328770259                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48328770259                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22572717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22572717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18154970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18154970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      2943546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2943546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      2943545                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2943545                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     40727687                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40727687                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     40727717                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     40727717                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001097                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027869                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.566667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.566667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013031                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013031                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37785.053191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37785.053191                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 93670.805392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93670.805392                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 105225.200000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 105225.200000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91063.509151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91063.509151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91060.592274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91060.592274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       530494                       # number of writebacks
system.cpu.dcache.writebacks::total            530494                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           84                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          217                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        24676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24676                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       505822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       505822                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       530498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       530498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       530509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       530509                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    875434981                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    875434981                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  46340746200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46340746200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      1005989                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1005989                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       209927                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       209927                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  47216181181                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47216181181                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  47217187170                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47217187170                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013026                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35477.183539                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35477.183539                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91614.730478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91614.730478                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 91453.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91453.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 104963.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 104963.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89003.504596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89003.504596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89003.555397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89003.555397                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           4416181                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999933                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            73856366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4416197                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.723974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999933                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         160962687                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        160962687                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     73856366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        73856366                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      73856366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         73856366                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     73856366                       # number of overall hits
system.cpu.icache.overall_hits::total        73856366                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      4416879                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4416879                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      4416879                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4416879                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      4416879                       # number of overall misses
system.cpu.icache.overall_misses::total       4416879                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 109136501174                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 109136501174                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 109136501174                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 109136501174                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 109136501174                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 109136501174                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     78273245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     78273245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     78273245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     78273245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     78273245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     78273245                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.056429                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.056429                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.056429                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.056429                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.056429                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.056429                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 24708.963314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24708.963314                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 24708.963314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24708.963314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 24708.963314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24708.963314                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14432                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               206                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.058252                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      4416181                       # number of writebacks
system.cpu.icache.writebacks::total           4416181                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          682                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          682                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          682                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          682                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          682                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          682                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      4416197                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4416197                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      4416197                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4416197                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      4416197                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4416197                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 103375408227                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 103375408227                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 103375408227                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 103375408227                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 103375408227                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 103375408227                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.056420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.056420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.056420                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.056420                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.056420                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.056420                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23408.242030                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23408.242030                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23408.242030                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23408.242030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23408.242030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23408.242030                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests       9893383                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      4946675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 220037124097                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4440886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       530291                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4416384                       # Transaction distribution
system.membus.trans_dist::ReadExReq            505822                       # Transaction distribution
system.membus.trans_dist::ReadExResp           505821                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4416197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24689                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     13248575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1591515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14840090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    565272192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     67904256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               633176448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4946708                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000004                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002109                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4946686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4946708                       # Request fanout histogram
system.membus.reqLayer0.occupancy         33763999272                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22096791411                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2889572669                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
