shantanu dutt shantanu dutt ndepart electr comput engin nunivers illinoi chicago nperson memori lane pictur stori truli bio vita nand research highlight ngoogl scholar page nnew edit special issu vlsi design final appear nthe vlsi design journal special issu nnew algorithm techniqu complex eda problem nguest editor nshantanu dutt dept ece univers illinoi chicago usa ndinesh mehta dept eec colorado school mine usa gi joon nam ibm research lab austin tx usa nthe flowplac page ncontain time driven benchmark placement output produc nour flowplac td increment placer njournal refere confer public date nthe follow databas date list public na list public dplb server ra posit teach ece cad base logic design spring ece cs parallel nprocess spring ece vlsi design nautom fall ece comput narchitectur fall ece digit system spring eec intro logic design spring research interest vlsi cad physic design increment design physic synthesi nhigh level synthesi asic fpga discret optim fpga bist trust design fault toler comput system chip parallel distribut comput nperson memori lane pictur stori truli stori truli bio bio vita nand research highlight vita research highlight ngoogl scholar page ngoogl scholar page nnew edit special issu vlsi design final appear nthe vlsi design journal special issu nnew algorithm techniqu complex eda problem nthe vlsi design journal special issu nnew algorithm techniqu complex eda problem nthe flowplac page ncontain time driven benchmark placement output produc nour flowplac td increment placer nthe flowplac page njournal refere confer public date njournal refere confer public date na list public dplb server ra posit ra posit teach ece cad base logic design spring ece cs parallel nprocess spring ece vlsi design nautom fall ece comput narchitectur fall ece digit system spring eec intro logic design spring research interest 