verilog xil_defaultlib --include "../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/2d50/hdl" --include "../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ipshared/af21/hdl/bram_rd.v" \
"../../../bd/system/ipshared/af21/hdl/pl_bram_rd_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/af21/hdl/pl_bram_rd_v1_0.v" \
"../../../bd/system/ip/system_pl_bram_rd_0_1/sim/system_pl_bram_rd_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
