waveforms
fsm
flip
circuits
najm
circuit
signals
flop
density
saxena
combinational
signal
statistics
flops
estimation
timesteps
logic
convergence
devadas
tsui
monteiro
nochange
transition
waveform
companion
probabilities
converged
intertransition
sequential
inputs
probability
switching
filter
vol
markov
simulation
confidence
correlations
activity
cycles
outputs
automation
window
electronic
dissipation
um
power
criterion
stochastic
hamming
steady
ismaeel
beirut
iscas
latches
clock
histogram
hachtel
papoulis
aperiodicity
ripples
microcode
converge
consumed
corp
breuer
passband
fluctuations
rtl
glitch
reproduce
transitions
gates
fsms
mild
collecting
accuracy
sinusoidal
declared
filtered
statistical
tolerance
article
chapman
decaying
stationary
kolmogorov
independence
aperiodic
iterates
vlsi
copies
undergoes
discrete
machines
random
shifted
identically
monitor
instructions
simulations
schaumburg
lebanon
sidelobe
muchmore
sanjukta
blackman
xakellis
accelchip
brglez
lingasubramanian
proberr
denserr
bhanja
digital
criteria
permission
benchmark
runs
expensive
user
lim
supplied
kings
oppenheim
wedo
narrowest
hajj
hanning
overheating
monitored
synchronous
correlation
proposition
samples
probabilistic
vectors
front
autocovariance
dens
hover
nonperiodic
warmup
simulator
toronto
independently
erf
brodersen
discourages
schafer
calculating
appendix
initiate
triggered
peano
tangible
utoronto
datapoints
lobe
frequency
noise
negligible
threshold
glitches
impede
cautioned
ece
pected
drive
tested
bits
collected
fee
dissipated
karthikeyan
state line
x k
low density
logic signal
flip flop
line statistics
signal x
v saxena
transition density
state signals
sequential circuits
flip flops
saxena et
power estimation
state signal
logic signals
signal probability
devadas 1994
flop outputs
vol 7
state lines
companion process
present state
switching activity
tsui et
two waveforms
k nochange
line probability
electronic systems
systems vol
process x
al 1994
d x
density criterion
p k
discrete time
time k
najm 1994
error histogram
density state
x 0
independently selected
design automation
et al
x 1
july 2002
simulation runs
user specified
error tolerance
combinational logic
random variable
p x
convergence criteria
power dissipation
k increasing
hamming window
najm 1993a
density threshold
intertransition time
sequential logic
stochastic process
state x
power consumed
statistical estimation
initial states
convergence criterion
combinational circuit
convergence check
either randomly
density d
time signals
next state
n x
probabilities p
estimation techniques
time window
circuit power
state space
vlsi circuits
specified accuracy
signal statistics
z 2
time logic
random generation
probability p
synchronous sequential
simulation based
steady state
large circuits
simulation process
p n
algorithm iterates
input sequences
independence assumption
desired accuracy
p p
monitor two
line probabilities
bit correlations
z confidence
circuit s38584
density notice
najm et
assumed markov
hachtel et
density waveforms
chapman kolmogorov
existing power
waveforms since
waveforms p
calculating signal
signal undergoes
probability waveforms
breuer 1991
collecting samples
least 103
circuits exact
shifted copies
flop output
state line statistics
estimation of state
saxena et al
v saxena et
flip flop outputs
logic signal x
signal x k
monteiro and devadas
systems vol 7
process x k
state signal x
electronic systems vol
tsui et al
n x k
automation of electronic
transactions on design
low density criterion
state line probability
et al 1994
compute the power
july 2002 estimation
low density state
power estimation techniques
low density threshold
time logic signals
p k increasing
probability and density
present state lines
devadas 1994 tsui
transitions of x
transition density d
signal and transition
approximation the algorithm
discrete time logic
estimate the power
x k k
state x 0
stochastic process x
accuracy is achieved
sequential circuits using
random variable z
sufficient to compute
number of cycles
sequential logic circuit
convergence in time
confidence i e
density state signals
infinite logic signal
signal probability p
k increasing values
collecting samples obtained
probabilities in fsms
combinational circuit power
density flip flops
circuits using random
two initial states
special case handling
new simulation based
obtain the state
waveforms p k
probability and transition
node x 3
technique for estimation
ismaeel and breuer
specified up front
hachtel et al
simulation based technique
density threshold d
