

================================================================
== Vivado HLS Report for 'iir'
================================================================
* Date:           Sat Dec 12 12:41:50 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        IIR
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.26|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     491|   1032|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     164|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     655|   1160|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |iir_fadd_32ns_32ns_32_5_full_dsp_U0  |iir_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |iir_fmul_32ns_32ns_32_4_max_dsp_U1   |iir_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |iir_fmul_32ns_32ns_32_4_max_dsp_U2   |iir_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      8|  491| 1032|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |grp_fu_38_p0  |  32|          3|   32|         96|
    |grp_fu_38_p1  |  32|          3|   32|         96|
    |grp_fu_43_p0  |  32|          3|   32|         96|
    |grp_fu_43_p1  |  32|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         | 128|         12|  128|        384|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   4|   0|    4|          0|
    |input_minus_one   |  32|   0|   32|          0|
    |output_minus_one  |  32|   0|   32|          0|
    |reg_55            |  32|   0|   32|          0|
    |tmp_1_reg_93      |  32|   0|   32|          0|
    |tmp_2_reg_103     |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 164|   0|  164|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      iir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      iir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      iir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      iir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      iir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      iir     | return value |
|input_r          |  in |   32|   ap_none  |    input_r   |    scalar    |
|output_r         | out |   32|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
|size             |  in |   32|   ap_none  |     size     |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

