INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.ip_user_files/bd/design_1/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.ip_user_files/bd/design_1/ip/design_1_xup_inv_0_0/sim/design_1_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.ip_user_files/bd/design_1/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.ip_user_files/bd/design_1/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.ip_user_files/bd/design_1/ip/design_1_xup_inv_0_1/sim/design_1_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_1/sim/design_1_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/sources_1/imports/tutorial/tutorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
