
*** Running vivado
    with args -log Lab_03_Part_3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Lab_03_Part_3.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab_03_Part_3.tcl -notrace
Command: link_design -top Lab_03_Part_3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 718.512 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sel'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i1'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i1'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i0'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i0'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_1_xdc.xdc]
Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'r[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_2_xdc.xdc]
Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:92]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc:95]
Finished Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.srcs/constrs_1/new/Lab_03_Part_3_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 100 Warnings, 104 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 829.188 ; gain = 398.820
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 829.188 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21fedaed5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1339.426 ; gain = 510.238

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1525.867 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1525.867 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1525.867 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1525.867 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1525.867 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1525.867 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.867 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1525.867 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1525.867 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.867 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.867 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21fedaed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.867 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 100 Warnings, 104 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1525.867 ; gain = 696.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.867 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1525.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.runs/impl_1/Lab_03_Part_3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Lab_03_Part_3_drc_opted.rpt -pb Lab_03_Part_3_drc_opted.pb -rpx Lab_03_Part_3_drc_opted.rpx
Command: report_drc -file Lab_03_Part_3_drc_opted.rpt -pb Lab_03_Part_3_drc_opted.pb -rpx Lab_03_Part_3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.runs/impl_1/Lab_03_Part_3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.867 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 155f14068

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1525.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.867 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155f14068

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2496522e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2496522e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 1535.680 ; gain = 9.813
Phase 1 Placer Initialization | Checksum: 2496522e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2496522e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 2452f7ba8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.665 . Memory (MB): peak = 1535.680 ; gain = 9.813
Phase 2 Global Placement | Checksum: 2452f7ba8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2452f7ba8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.668 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22580a07a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.670 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 202805a10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.675 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 202805a10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.675 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1682add22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1682add22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1682add22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813
Phase 3 Detail Placement | Checksum: 1682add22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1682add22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1682add22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1682add22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1535.680 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1682add22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1682add22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813
Ending Placer Task | Checksum: d642818d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.680 ; gain = 9.813
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 101 Warnings, 104 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1535.680 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1543.824 ; gain = 8.145
INFO: [Common 17-1381] The checkpoint 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.runs/impl_1/Lab_03_Part_3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Lab_03_Part_3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1543.824 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Lab_03_Part_3_utilization_placed.rpt -pb Lab_03_Part_3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Lab_03_Part_3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.824 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 101 Warnings, 104 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.824 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1558.469 ; gain = 14.645
INFO: [Common 17-1381] The checkpoint 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.runs/impl_1/Lab_03_Part_3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 17bab806 ConstDB: 0 ShapeSum: be87c987 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 131b157eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1659.797 ; gain = 89.277
Post Restoration Checksum: NetGraph: c6716829 NumContArr: 6b3fefc2 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 131b157eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1665.777 ; gain = 95.258

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 131b157eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1665.777 ; gain = 95.258
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1c7841933

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1667.035 ; gain = 96.516

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1470c816b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1669.098 ; gain = 98.578

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 15b81ddd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1669.098 ; gain = 98.578
Phase 4 Rip-up And Reroute | Checksum: 15b81ddd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1669.098 ; gain = 98.578

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 15b81ddd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1669.098 ; gain = 98.578

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 15b81ddd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1669.098 ; gain = 98.578
Phase 6 Post Hold Fix | Checksum: 15b81ddd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1669.098 ; gain = 98.578

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00605916 %
  Global Horizontal Routing Utilization  = 0.00234253 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 15b81ddd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1669.098 ; gain = 98.578

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15b81ddd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1671.105 ; gain = 100.586

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1420e8a9c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1671.105 ; gain = 100.586
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1671.105 ; gain = 100.586

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 101 Warnings, 104 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1671.105 ; gain = 112.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1671.105 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1680.973 ; gain = 9.867
INFO: [Common 17-1381] The checkpoint 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.runs/impl_1/Lab_03_Part_3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Lab_03_Part_3_drc_routed.rpt -pb Lab_03_Part_3_drc_routed.pb -rpx Lab_03_Part_3_drc_routed.rpx
Command: report_drc -file Lab_03_Part_3_drc_routed.rpt -pb Lab_03_Part_3_drc_routed.pb -rpx Lab_03_Part_3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.runs/impl_1/Lab_03_Part_3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Lab_03_Part_3_methodology_drc_routed.rpt -pb Lab_03_Part_3_methodology_drc_routed.pb -rpx Lab_03_Part_3_methodology_drc_routed.rpx
Command: report_methodology -file Lab_03_Part_3_methodology_drc_routed.rpt -pb Lab_03_Part_3_methodology_drc_routed.pb -rpx Lab_03_Part_3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Skole/Digitale systemer og programmering/VHDL programmering/Lab 03/Lab_03_Bertil/Lab_03_Bertil.runs/impl_1/Lab_03_Part_3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Lab_03_Part_3_power_routed.rpt -pb Lab_03_Part_3_power_summary_routed.pb -rpx Lab_03_Part_3_power_routed.rpx
Command: report_power -file Lab_03_Part_3_power_routed.rpt -pb Lab_03_Part_3_power_summary_routed.pb -rpx Lab_03_Part_3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 102 Warnings, 104 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Lab_03_Part_3_route_status.rpt -pb Lab_03_Part_3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Lab_03_Part_3_timing_summary_routed.rpt -pb Lab_03_Part_3_timing_summary_routed.pb -rpx Lab_03_Part_3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Lab_03_Part_3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Lab_03_Part_3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Lab_03_Part_3_bus_skew_routed.rpt -pb Lab_03_Part_3_bus_skew_routed.pb -rpx Lab_03_Part_3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Lab_03_Part_3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Lab_03_Part_3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Ingen tilgang.
Ingen tilgang.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 104 Warnings, 104 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2125.777 ; gain = 417.871
INFO: [Common 17-206] Exiting Vivado at Mon Mar  2 10:26:27 2020...
