// Seed: 3071734265
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4
);
  logic id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  inout id_2;
  inout id_1;
  reg id_7, id_8;
  logic id_9;
  reg id_10, id_11, id_12, id_13, id_14, id_15;
  type_30(
      1, 1'b0 - (1), id_13
  );
  assign id_11 = 1 != 1;
  assign id_7  = id_14;
  type_31(
      {1{id_3}}, 1
  );
  logic id_16 = 1'b0;
  assign id_14 = (id_14);
  logic id_17;
  assign id_16 = id_9;
  logic id_18;
  logic id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  always @(posedge id_11 or negedge 1'd0) begin
    id_3 <= id_12;
  end
endmodule
