gopHSST
{
    parameter
    (
        string PCS_CH0_BYPASS_WORD_ALIGN = "FALSE",
        string PCS_CH0_BYPASS_DENC = "FALSE",
        string PCS_CH0_BYPASS_BONDING = "FALSE",
        string PCS_CH0_BYPASS_CTC = "FALSE",
        string PCS_CH0_BYPASS_GEAR = "FALSE",
        string PCS_CH0_BYPASS_BRIDGE = "FALSE",
        string PCS_CH0_DATA_MODE = "X8",
        string PCS_CH0_RX_POLARITY_INV = "DELAY",
        string PCS_CH0_ALIGN_MODE = "1GB",
        string PCS_CH0_SAMP_16B = "X16",
        int PCS_CH0_COMMA_REG0 = 0,
        int PCS_CH0_COMMA_MASK = 0,
        string PCS_CH0_CEB_MODE = "10GB",
        string PCS_CH0_CTC_MODE = "1SKIP",
        int PCS_CH0_A_REG = 0,
        string PCS_CH0_GE_AUTO_EN = "FALSE",
        int PCS_CH0_SKIP_REG0 = 0,
        int PCS_CH0_SKIP_REG1 = 0,
        int PCS_CH0_SKIP_REG2 = 0,
        int PCS_CH0_SKIP_REG3 = 0,
        string PCS_CH0_DEC_DUAL = "FALSE",
        string PCS_CH0_SPLIT = "FALSE",
        string PCS_CH0_FIFOFLAG_CTC = "FALSE",
        string PCS_CH0_COMMA_DET_MODE = "COMMA_PATTERN",
        string PCS_CH0_ERRDETECT_SILENCE = "FALSE",
        string PCS_CH0_PMA_RCLK_POLINV = "PMA_RCLK",
        string PCS_CH0_PCS_RCLK_SEL = "PMA_RCLK",
        string PCS_CH0_MCB_RCLK_POLINV = "MCB_RCLK",
        string PCS_CH0_CB_RCLK_SEL = "PMA_RCLK",
        string PCS_CH0_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        string PCS_CH0_RCLK_POLINV = "RCLK",
        string PCS_CH0_BRIDGE_RCLK_SEL = "PMA_RCLK",
        string PCS_CH0_PCS_RCLK_EN = "FALSE",
        string PCS_CH0_CB_RCLK_EN = "FALSE",
        string PCS_CH0_AFTER_CTC_RCLK_EN = "FALSE",
        string PCS_CH0_AFTER_CTC_RCLK_EN_GB = "FALSE",
        string PCS_CH0_BRIDGE_RCLK_EN = "FALSE",
        string PCS_CH0_PCS_RX_RSTN = "FALSE",
        string PCS_CH0_SLAVE = "MASTER",
        string PCS_CH0_PCIE_SLAVE = "MASTER",
        string PCS_CH0_PCS_CB_RSTN = "FALSE",
        string PCS_CH0_TX_BYPASS_BRIDGE_UINT = "FALSE",
        string PCS_CH0_TX_BYPASS_GEAR = "FALSE",
        string PCS_CH0_TX_BYPASS_ENC = "FALSE",
        string PCS_CH0_TX_BYPASS_BIT_SLIP = "FALSE",
        string PCS_CH0_TX_GEAR_SPLIT = "FALSE",
        string PCS_CH0_TX_DRIVE_REG_MODE = "NO_CHANGE",
        int PCS_CH0_TX_BIT_SLIP_CYCLES = 0,
        string PCS_CH0_INT_TX_MASK_0 = "FALSE",
        string PCS_CH0_INT_TX_MASK_1 = "FALSE",
        string PCS_CH0_INT_TX_MASK_2 = "FALSE",
        string PCS_CH0_INT_TX_CLR_0 = "FALSE",
        string PCS_CH0_INT_TX_CLR_1 = "FALSE",
        string PCS_CH0_INT_TX_CLR_2 = "FALSE",
        string PCS_CH0_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        string PCS_CH0_TX_PCS_CLK_EN_SEL = "FALSE",
        string PCS_CH0_TX_BRIDGE_TCLK_SEL = "PCS_TCLK",
        string PCS_CH0_TX_TCLK_POLINV = "TCLK",
        string PCS_CH0_TX_PCS_TX_RSTN = "FALSE",
        string PCS_CH0_TX_SLAVE = "SLAVE",
        string PCS_CH0_TX_BRIDGE_CLK_EN_SEL = "FALSE",
        string PCS_CH0_DATA_WIDTH_MODE = "X20",
        string PCS_CH0_TX_TCLK2FABRIC_SEL = "FALSE",
        string PCS_CH0_TX_OUTZZ = "FALSE",
        string PCS_CH0_ENC_DUAL = "FALSE",
        string PCS_CH0_TX_BITSLIP_DATA_MODE = "X10",
        int PCS_CH0_COMMA_REG1 = 0,
        int PCS_CH0_RAPID_IMAX = 0,
        int PCS_CH0_RAPID_VMIN_1 = 0,
        int PCS_CH0_RAPID_VMIN_2 = 0,
        string PCS_CH0_RX_PRBS_MODE = "DISABLE",
        string PCS_CH0_RX_ERRCNT_CLR = "FALSE",
        string PCS_CH0_TX_PRBS_MODE = "DISABLE",
        string PCS_CH0_TX_INSERT_ER = "FALSE",
        string PCS_CH0_ENABLE_PRBS_GEN = "FALSE",
        int PCS_CH0_ERR_CNT = 0,
        int PCS_CH0_DEFAULT_RADDR = 0,
        int PCS_CH0_MASTER_CHECK_OFFSET = 0,
        int PCS_CH0_DELAY_SET = 0,
        string PCS_CH0_SEACH_OFFSET = "20BIT",
        int PCS_CH0_CEB_RAPIDLS_MMAX = 0,
        int PCS_CH0_CTC_AFULL = 0,
        int PCS_CH0_CTC_AEMPTY = 0,
        int PCS_CH0_CTC_CONTI_SKP_SET = 0,
        string PCS_CH0_FAR_LOOP = "FALSE",
        string PCS_CH0_NEAR_LOOP = "FALSE",
        string PCS_CH0_INT_RX_MASK_0 = "FALSE",
        string PCS_CH0_INT_RX_MASK_1 = "FALSE",
        string PCS_CH0_INT_RX_MASK_2 = "FALSE",
        string PCS_CH0_INT_RX_MASK_3 = "FALSE",
        string PCS_CH0_INT_RX_MASK_4 = "FALSE",
        string PCS_CH0_INT_RX_MASK_5 = "FALSE",
        string PCS_CH0_INT_RX_MASK_6 = "FALSE",
        string PCS_CH0_INT_RX_MASK_7 = "FALSE",
        string PCS_CH0_INT_RX_CLR_0 = "FALSE",
        string PCS_CH0_INT_RX_CLR_1 = "FALSE",
        string PCS_CH0_INT_RX_CLR_2 = "FALSE",
        string PCS_CH0_INT_RX_CLR_3 = "FALSE",
        string PCS_CH0_INT_RX_CLR_4 = "FALSE",
        string PCS_CH0_INT_RX_CLR_5 = "FALSE",
        string PCS_CH0_INT_RX_CLR_6 = "FALSE",
        string PCS_CH0_INT_RX_CLR_7 = "FALSE",
        int PCS_CH0_CA_RX = 0,
        int PCS_CH1_CA_RX = 0,
        int PCS_CH2_CA_RX = 0,
        int PCS_CH3_CA_RX = 0,
        int PCS_CH0_CA_TX = 0,
        int PCS_CH1_CA_TX = 0,
        int PCS_CH2_CA_TX = 0,
        int PCS_CH3_CA_TX = 0,
        string PCS_CH0_CA_DYN_DLY_EN_RX = "FALSE",
        string PCS_CH1_CA_DYN_DLY_EN_RX = "FALSE",
        string PCS_CH2_CA_DYN_DLY_EN_RX = "FALSE",
        string PCS_CH3_CA_DYN_DLY_EN_RX = "FALSE",
        string PCS_CH0_CA_DYN_DLY_EN_TX = "FALSE",
        string PCS_CH1_CA_DYN_DLY_EN_TX = "FALSE",
        string PCS_CH2_CA_DYN_DLY_EN_TX = "FALSE",
        string PCS_CH3_CA_DYN_DLY_EN_TX = "FALSE",
        string PCS_CH0_CA_DYN_DLY_SEL_RX = "FALSE",
        string PCS_CH1_CA_DYN_DLY_SEL_RX = "FALSE",
        string PCS_CH2_CA_DYN_DLY_SEL_RX = "FALSE",
        string PCS_CH3_CA_DYN_DLY_SEL_RX = "FALSE",
        string PCS_CH0_CA_DYN_DLY_SEL_TX = "FALSE",
        string PCS_CH1_CA_DYN_DLY_SEL_TX = "FALSE",
        string PCS_CH2_CA_DYN_DLY_SEL_TX = "FALSE",
        string PCS_CH3_CA_DYN_DLY_SEL_TX = "FALSE",
        string PCS_CH0_CA_RSTN_RX = "FALSE",
        string PCS_CH1_CA_RSTN_RX = "FALSE",
        string PCS_CH2_CA_RSTN_RX = "FALSE",
        string PCS_CH3_CA_RSTN_RX = "FALSE",
        string PCS_CH0_CA_RSTN_TX = "FALSE",
        string PCS_CH1_CA_RSTN_TX = "FALSE",
        string PCS_CH2_CA_RSTN_TX = "FALSE",
        string PCS_CH3_CA_RSTN_TX = "FALSE",
        string PCS_CH1_BYPASS_WORD_ALIGN = "FALSE",
        string PCS_CH1_BYPASS_DENC = "FALSE",
        string PCS_CH1_BYPASS_BONDING = "FALSE",
        string PCS_CH1_BYPASS_CTC = "FALSE",
        string PCS_CH1_BYPASS_GEAR = "FALSE",
        string PCS_CH1_BYPASS_BRIDGE = "FALSE",
        string PCS_CH1_DATA_MODE = "X8",
        string PCS_CH1_RX_POLARITY_INV = "DELAY",
        string PCS_CH1_ALIGN_MODE = "1GB",
        string PCS_CH1_SAMP_16B = "X16",
        int PCS_CH1_COMMA_REG0 = 0,
        int PCS_CH1_COMMA_MASK = 0,
        string PCS_CH1_CEB_MODE = "10GB",
        string PCS_CH1_CTC_MODE = "1SKIP",
        int PCS_CH1_A_REG = 0,
        string PCS_CH1_GE_AUTO_EN = "FALSE",
        int PCS_CH1_SKIP_REG0 = 0,
        int PCS_CH1_SKIP_REG1 = 0,
        int PCS_CH1_SKIP_REG2 = 0,
        int PCS_CH1_SKIP_REG3 = 0,
        string PCS_CH1_DEC_DUAL = "FALSE",
        string PCS_CH1_SPLIT = "FALSE",
        string PCS_CH1_FIFOFLAG_CTC = "FALSE",
        string PCS_CH1_COMMA_DET_MODE = "COMMA_PATTERN",
        string PCS_CH1_ERRDETECT_SILENCE = "FALSE",
        string PCS_CH1_PMA_RCLK_POLINV = "PMA_RCLK",
        string PCS_CH1_PCS_RCLK_SEL = "PMA_RCLK",
        string PCS_CH1_MCB_RCLK_POLINV = "MCB_RCLK",
        string PCS_CH1_CB_RCLK_SEL = "PMA_RCLK",
        string PCS_CH1_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        string PCS_CH1_RCLK_POLINV = "RCLK",
        string PCS_CH1_BRIDGE_RCLK_SEL = "PMA_RCLK",
        string PCS_CH1_PCS_RCLK_EN = "FALSE",
        string PCS_CH1_CB_RCLK_EN = "FALSE",
        string PCS_CH1_AFTER_CTC_RCLK_EN = "FALSE",
        string PCS_CH1_AFTER_CTC_RCLK_EN_GB = "FALSE",
        string PCS_CH1_BRIDGE_RCLK_EN = "FALSE",
        string PCS_CH1_PCS_RX_RSTN = "FALSE",
        string PCS_CH1_SLAVE = "MASTER",
        string PCS_CH1_PCIE_SLAVE = "MASTER",
        string PCS_CH1_PCS_CB_RSTN = "FALSE",
        string PCS_CH1_TX_BYPASS_BRIDGE_UINT = "FALSE",
        string PCS_CH1_TX_BYPASS_GEAR = "FALSE",
        string PCS_CH1_TX_BYPASS_ENC = "FALSE",
        string PCS_CH1_TX_BYPASS_BIT_SLIP = "FALSE",
        string PCS_CH1_TX_GEAR_SPLIT = "FALSE",
        string PCS_CH1_TX_DRIVE_REG_MODE = "NO_CHANGE",
        int PCS_CH1_TX_BIT_SLIP_CYCLES = 0,
        string PCS_CH1_INT_TX_MASK_0 = "FALSE",
        string PCS_CH1_INT_TX_MASK_1 = "FALSE",
        string PCS_CH1_INT_TX_MASK_2 = "FALSE",
        string PCS_CH1_INT_TX_CLR_0 = "FALSE",
        string PCS_CH1_INT_TX_CLR_1 = "FALSE",
        string PCS_CH1_INT_TX_CLR_2 = "FALSE",
        string PCS_CH1_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        string PCS_CH1_TX_PCS_CLK_EN_SEL = "FALSE",
        string PCS_CH1_TX_BRIDGE_TCLK_SEL = "PCS_TCLK",
        string PCS_CH1_TX_TCLK_POLINV = "TCLK",
        string PCS_CH1_TX_PCS_TX_RSTN = "FALSE",
        string PCS_CH1_TX_SLAVE = "SLAVE",
        string PCS_CH1_TX_BRIDGE_CLK_EN_SEL = "FALSE",
        string PCS_CH1_DATA_WIDTH_MODE = "X20",
        string PCS_CH1_TX_TCLK2FABRIC_SEL = "FALSE",
        string PCS_CH1_TX_OUTZZ = "FALSE",
        string PCS_CH1_ENC_DUAL = "FALSE",
        string PCS_CH1_TX_BITSLIP_DATA_MODE = "X10",
        int PCS_CH1_COMMA_REG1 = 0,
        int PCS_CH1_RAPID_IMAX = 0,
        int PCS_CH1_RAPID_VMIN_1 = 0,
        int PCS_CH1_RAPID_VMIN_2 = 0,
        string PCS_CH1_RX_PRBS_MODE = "DISABLE",
        string PCS_CH1_RX_ERRCNT_CLR = "FALSE",
        string PCS_CH1_TX_PRBS_MODE = "DISABLE",
        string PCS_CH1_TX_INSERT_ER = "FALSE",
        string PCS_CH1_ENABLE_PRBS_GEN = "FALSE",
        int PCS_CH1_ERR_CNT = 0,
        int PCS_CH1_DEFAULT_RADDR = 0,
        int PCS_CH1_MASTER_CHECK_OFFSET = 0,
        int PCS_CH1_DELAY_SET = 0,
        string PCS_CH1_SEACH_OFFSET = "20BIT",
        int PCS_CH1_CEB_RAPIDLS_MMAX = 0,
        int PCS_CH1_CTC_AFULL = 0,
        int PCS_CH1_CTC_AEMPTY = 0,
        int PCS_CH1_CTC_CONTI_SKP_SET = 0,
        string PCS_CH1_FAR_LOOP = "FALSE",
        string PCS_CH1_NEAR_LOOP = "FALSE",
        string PCS_CH1_INT_RX_MASK_0 = "FALSE",
        string PCS_CH1_INT_RX_MASK_1 = "FALSE",
        string PCS_CH1_INT_RX_MASK_2 = "FALSE",
        string PCS_CH1_INT_RX_MASK_3 = "FALSE",
        string PCS_CH1_INT_RX_MASK_4 = "FALSE",
        string PCS_CH1_INT_RX_MASK_5 = "FALSE",
        string PCS_CH1_INT_RX_MASK_6 = "FALSE",
        string PCS_CH1_INT_RX_MASK_7 = "FALSE",
        string PCS_CH1_INT_RX_CLR_0 = "FALSE",
        string PCS_CH1_INT_RX_CLR_1 = "FALSE",
        string PCS_CH1_INT_RX_CLR_2 = "FALSE",
        string PCS_CH1_INT_RX_CLR_3 = "FALSE",
        string PCS_CH1_INT_RX_CLR_4 = "FALSE",
        string PCS_CH1_INT_RX_CLR_5 = "FALSE",
        string PCS_CH1_INT_RX_CLR_6 = "FALSE",
        string PCS_CH1_INT_RX_CLR_7 = "FALSE",
        string PCS_CH2_BYPASS_WORD_ALIGN = "FALSE",
        string PCS_CH2_BYPASS_DENC = "FALSE",
        string PCS_CH2_BYPASS_BONDING = "FALSE",
        string PCS_CH2_BYPASS_CTC = "FALSE",
        string PCS_CH2_BYPASS_GEAR = "FALSE",
        string PCS_CH2_BYPASS_BRIDGE = "FALSE",
        string PCS_CH2_DATA_MODE = "X8",
        string PCS_CH2_RX_POLARITY_INV = "DELAY",
        string PCS_CH2_ALIGN_MODE = "1GB",
        string PCS_CH2_SAMP_16B = "X16",
        int PCS_CH2_COMMA_REG0 = 0,
        int PCS_CH2_COMMA_MASK = 0,
        string PCS_CH2_CEB_MODE = "10GB",
        string PCS_CH2_CTC_MODE = "1SKIP",
        int PCS_CH2_A_REG = 0,
        string PCS_CH2_GE_AUTO_EN = "FALSE",
        int PCS_CH2_SKIP_REG0 = 0,
        int PCS_CH2_SKIP_REG1 = 0,
        int PCS_CH2_SKIP_REG2 = 0,
        int PCS_CH2_SKIP_REG3 = 0,
        string PCS_CH2_DEC_DUAL = "FALSE",
        string PCS_CH2_SPLIT = "FALSE",
        string PCS_CH2_FIFOFLAG_CTC = "FALSE",
        string PCS_CH2_COMMA_DET_MODE = "COMMA_PATTERN",
        string PCS_CH2_ERRDETECT_SILENCE = "FALSE",
        string PCS_CH2_PMA_RCLK_POLINV = "PMA_RCLK",
        string PCS_CH2_PCS_RCLK_SEL = "PMA_RCLK",
        string PCS_CH2_MCB_RCLK_POLINV = "MCB_RCLK",
        string PCS_CH2_CB_RCLK_SEL = "PMA_RCLK",
        string PCS_CH2_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        string PCS_CH2_RCLK_POLINV = "RCLK",
        string PCS_CH2_BRIDGE_RCLK_SEL = "PMA_RCLK",
        string PCS_CH2_PCS_RCLK_EN = "FALSE",
        string PCS_CH2_CB_RCLK_EN = "FALSE",
        string PCS_CH2_AFTER_CTC_RCLK_EN = "FALSE",
        string PCS_CH2_AFTER_CTC_RCLK_EN_GB = "FALSE",
        string PCS_CH2_BRIDGE_RCLK_EN = "FALSE",
        string PCS_CH2_PCS_RX_RSTN = "FALSE",
        string PCS_CH2_SLAVE = "MASTER",
        string PCS_CH2_PCIE_SLAVE = "MASTER",
        string PCS_CH2_PCS_CB_RSTN = "FALSE",
        string PCS_CH2_TX_BYPASS_BRIDGE_UINT = "FALSE",
        string PCS_CH2_TX_BYPASS_GEAR = "FALSE",
        string PCS_CH2_TX_BYPASS_ENC = "FALSE",
        string PCS_CH2_TX_BYPASS_BIT_SLIP = "FALSE",
        string PCS_CH2_TX_GEAR_SPLIT = "FALSE",
        string PCS_CH2_TX_DRIVE_REG_MODE = "NO_CHANGE",
        int PCS_CH2_TX_BIT_SLIP_CYCLES = 0,
        string PCS_CH2_INT_TX_MASK_0 = "FALSE",
        string PCS_CH2_INT_TX_MASK_1 = "FALSE",
        string PCS_CH2_INT_TX_MASK_2 = "FALSE",
        string PCS_CH2_INT_TX_CLR_0 = "FALSE",
        string PCS_CH2_INT_TX_CLR_1 = "FALSE",
        string PCS_CH2_INT_TX_CLR_2 = "FALSE",
        string PCS_CH2_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        string PCS_CH2_TX_PCS_CLK_EN_SEL = "FALSE",
        string PCS_CH2_TX_BRIDGE_TCLK_SEL = "PCS_TCLK",
        string PCS_CH2_TX_TCLK_POLINV = "TCLK",
        string PCS_CH2_TX_PCS_TX_RSTN = "FALSE",
        string PCS_CH2_TX_SLAVE = "SLAVE",
        string PCS_CH2_TX_BRIDGE_CLK_EN_SEL = "FALSE",
        string PCS_CH2_DATA_WIDTH_MODE = "X20",
        string PCS_CH2_TX_TCLK2FABRIC_SEL = "FALSE",
        string PCS_CH2_TX_OUTZZ = "FALSE",
        string PCS_CH2_ENC_DUAL = "FALSE",
        string PCS_CH2_TX_BITSLIP_DATA_MODE = "X10",
        int PCS_CH2_COMMA_REG1 = 0,
        int PCS_CH2_RAPID_IMAX = 0,
        int PCS_CH2_RAPID_VMIN_1 = 0,
        int PCS_CH2_RAPID_VMIN_2 = 0,
        string PCS_CH2_RX_PRBS_MODE = "DISABLE",
        string PCS_CH2_RX_ERRCNT_CLR = "FALSE",
        string PCS_CH2_TX_PRBS_MODE = "DISABLE",
        string PCS_CH2_TX_INSERT_ER = "FALSE",
        string PCS_CH2_ENABLE_PRBS_GEN = "FALSE",
        int PCS_CH2_ERR_CNT = 0,
        int PCS_CH2_DEFAULT_RADDR = 0,
        int PCS_CH2_MASTER_CHECK_OFFSET = 0,
        int PCS_CH2_DELAY_SET = 0,
        string PCS_CH2_SEACH_OFFSET = "20BIT",
        int PCS_CH2_CEB_RAPIDLS_MMAX = 0,
        int PCS_CH2_CTC_AFULL = 0,
        int PCS_CH2_CTC_AEMPTY = 0,
        int PCS_CH2_CTC_CONTI_SKP_SET = 0,
        string PCS_CH2_FAR_LOOP = "FALSE",
        string PCS_CH2_NEAR_LOOP = "FALSE",
        string PCS_CH2_INT_RX_MASK_0 = "FALSE",
        string PCS_CH2_INT_RX_MASK_1 = "FALSE",
        string PCS_CH2_INT_RX_MASK_2 = "FALSE",
        string PCS_CH2_INT_RX_MASK_3 = "FALSE",
        string PCS_CH2_INT_RX_MASK_4 = "FALSE",
        string PCS_CH2_INT_RX_MASK_5 = "FALSE",
        string PCS_CH2_INT_RX_MASK_6 = "FALSE",
        string PCS_CH2_INT_RX_MASK_7 = "FALSE",
        string PCS_CH2_INT_RX_CLR_0 = "FALSE",
        string PCS_CH2_INT_RX_CLR_1 = "FALSE",
        string PCS_CH2_INT_RX_CLR_2 = "FALSE",
        string PCS_CH2_INT_RX_CLR_3 = "FALSE",
        string PCS_CH2_INT_RX_CLR_4 = "FALSE",
        string PCS_CH2_INT_RX_CLR_5 = "FALSE",
        string PCS_CH2_INT_RX_CLR_6 = "FALSE",
        string PCS_CH2_INT_RX_CLR_7 = "FALSE",
        string PCS_CH3_BYPASS_WORD_ALIGN = "FALSE",
        string PCS_CH3_BYPASS_DENC = "FALSE",
        string PCS_CH3_BYPASS_BONDING = "FALSE",
        string PCS_CH3_BYPASS_CTC = "FALSE",
        string PCS_CH3_BYPASS_GEAR = "FALSE",
        string PCS_CH3_BYPASS_BRIDGE = "FALSE",
        string PCS_CH3_DATA_MODE = "X8",
        string PCS_CH3_RX_POLARITY_INV = "DELAY",
        string PCS_CH3_ALIGN_MODE = "1GB",
        string PCS_CH3_SAMP_16B = "X16",
        int PCS_CH3_COMMA_REG0 = 0,
        int PCS_CH3_COMMA_MASK = 0,
        string PCS_CH3_CEB_MODE = "10GB",
        string PCS_CH3_CTC_MODE = "1SKIP",
        int PCS_CH3_A_REG = 0,
        string PCS_CH3_GE_AUTO_EN = "FALSE",
        int PCS_CH3_SKIP_REG0 = 0,
        int PCS_CH3_SKIP_REG1 = 0,
        int PCS_CH3_SKIP_REG2 = 0,
        int PCS_CH3_SKIP_REG3 = 0,
        string PCS_CH3_DEC_DUAL = "FALSE",
        string PCS_CH3_SPLIT = "FALSE",
        string PCS_CH3_FIFOFLAG_CTC = "FALSE",
        string PCS_CH3_COMMA_DET_MODE = "COMMA_PATTERN",
        string PCS_CH3_ERRDETECT_SILENCE = "FALSE",
        string PCS_CH3_PMA_RCLK_POLINV = "PMA_RCLK",
        string PCS_CH3_PCS_RCLK_SEL = "PMA_RCLK",
        string PCS_CH3_MCB_RCLK_POLINV = "MCB_RCLK",
        string PCS_CH3_CB_RCLK_SEL = "PMA_RCLK",
        string PCS_CH3_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        string PCS_CH3_RCLK_POLINV = "RCLK",
        string PCS_CH3_BRIDGE_RCLK_SEL = "PMA_RCLK",
        string PCS_CH3_PCS_RCLK_EN = "FALSE",
        string PCS_CH3_CB_RCLK_EN = "FALSE",
        string PCS_CH3_AFTER_CTC_RCLK_EN = "FALSE",
        string PCS_CH3_AFTER_CTC_RCLK_EN_GB = "FALSE",
        string PCS_CH3_BRIDGE_RCLK_EN = "FALSE",
        string PCS_CH3_PCS_RX_RSTN = "FALSE",
        string PCS_CH3_SLAVE = "MASTER",
        string PCS_CH3_PCIE_SLAVE = "MASTER",
        string PCS_CH3_PCS_CB_RSTN = "FALSE",
        string PCS_CH3_TX_BYPASS_BRIDGE_UINT = "FALSE",
        string PCS_CH3_TX_BYPASS_GEAR = "FALSE",
        string PCS_CH3_TX_BYPASS_ENC = "FALSE",
        string PCS_CH3_TX_BYPASS_BIT_SLIP = "FALSE",
        string PCS_CH3_TX_GEAR_SPLIT = "FALSE",
        string PCS_CH3_TX_DRIVE_REG_MODE = "NO_CHANGE",
        int PCS_CH3_TX_BIT_SLIP_CYCLES = 0,
        string PCS_CH3_INT_TX_MASK_0 = "FALSE",
        string PCS_CH3_INT_TX_MASK_1 = "FALSE",
        string PCS_CH3_INT_TX_MASK_2 = "FALSE",
        string PCS_CH3_INT_TX_CLR_0 = "FALSE",
        string PCS_CH3_INT_TX_CLR_1 = "FALSE",
        string PCS_CH3_INT_TX_CLR_2 = "FALSE",
        string PCS_CH3_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        string PCS_CH3_TX_PCS_CLK_EN_SEL = "FALSE",
        string PCS_CH3_TX_BRIDGE_TCLK_SEL = "PCS_TCLK",
        string PCS_CH3_TX_TCLK_POLINV = "TCLK",
        string PCS_CH3_TX_PCS_TX_RSTN = "FALSE",
        string PCS_CH3_TX_SLAVE = "SLAVE",
        string PCS_CH3_TX_BRIDGE_CLK_EN_SEL = "FALSE",
        string PCS_CH3_DATA_WIDTH_MODE = "X20",
        string PCS_CH3_TX_TCLK2FABRIC_SEL = "FALSE",
        string PCS_CH3_TX_OUTZZ = "FALSE",
        string PCS_CH3_ENC_DUAL = "FALSE",
        string PCS_CH3_TX_BITSLIP_DATA_MODE = "X10",
        int PCS_CH3_COMMA_REG1 = 0,
        int PCS_CH3_RAPID_IMAX = 0,
        int PCS_CH3_RAPID_VMIN_1 = 0,
        int PCS_CH3_RAPID_VMIN_2 = 0,
        string PCS_CH3_RX_PRBS_MODE = "DISABLE",
        string PCS_CH3_RX_ERRCNT_CLR = "FALSE",
        string PCS_CH3_TX_PRBS_MODE = "DISABLE",
        string PCS_CH3_TX_INSERT_ER = "FALSE",
        string PCS_CH3_ENABLE_PRBS_GEN = "FALSE",
        int PCS_CH3_ERR_CNT = 0,
        int PCS_CH3_DEFAULT_RADDR = 0,
        int PCS_CH3_MASTER_CHECK_OFFSET = 0,
        int PCS_CH3_DELAY_SET = 0,
        string PCS_CH3_SEACH_OFFSET = "20BIT",
        int PCS_CH3_CEB_RAPIDLS_MMAX = 0,
        int PCS_CH3_CTC_AFULL = 0,
        int PCS_CH3_CTC_AEMPTY = 0,
        int PCS_CH3_CTC_CONTI_SKP_SET = 0,
        string PCS_CH3_FAR_LOOP = "FALSE",
        string PCS_CH3_NEAR_LOOP = "FALSE",
        string PCS_CH3_INT_RX_MASK_0 = "FALSE",
        string PCS_CH3_INT_RX_MASK_1 = "FALSE",
        string PCS_CH3_INT_RX_MASK_2 = "FALSE",
        string PCS_CH3_INT_RX_MASK_3 = "FALSE",
        string PCS_CH3_INT_RX_MASK_4 = "FALSE",
        string PCS_CH3_INT_RX_MASK_5 = "FALSE",
        string PCS_CH3_INT_RX_MASK_6 = "FALSE",
        string PCS_CH3_INT_RX_MASK_7 = "FALSE",
        string PCS_CH3_INT_RX_CLR_0 = "FALSE",
        string PCS_CH3_INT_RX_CLR_1 = "FALSE",
        string PCS_CH3_INT_RX_CLR_2 = "FALSE",
        string PCS_CH3_INT_RX_CLR_3 = "FALSE",
        string PCS_CH3_INT_RX_CLR_4 = "FALSE",
        string PCS_CH3_INT_RX_CLR_5 = "FALSE",
        string PCS_CH3_INT_RX_CLR_6 = "FALSE",
        string PCS_CH3_INT_RX_CLR_7 = "FALSE",
        string PMA_CH0_REG_RX_PD = "ON",
        string PMA_CH0_REG_RX_PD_EN = "FALSE",
        string PMA_CH0_REG_RX_CLKPATH_PD = "ON",
        string PMA_CH0_REG_RX_CLKPATH_PD_EN = "FALSE",
        string PMA_CH0_REG_RX_DATAPATH_PD = "ON",
        string PMA_CH0_REG_RX_DATAPATH_PD_EN = "FALSE",
        string PMA_CH0_REG_RX_SIGDET_PD = "ON",
        string PMA_CH0_REG_RX_SIGDET_PD_EN = "FALSE",
        string PMA_CH0_REG_RX_DCC_RST_N = "TRUE",
        string PMA_CH0_REG_RX_DCC_RST_N_EN = "FALSE",
        string PMA_CH0_REG_RX_CDR_RST_N = "TRUE",
        string PMA_CH0_REG_RX_CDR_RST_N_EN = "FALSE",
        string PMA_CH0_REG_RX_SIGDET_RST_N = "TRUE",
        string PMA_CH0_REG_RX_SIGDET_RST_N_EN = "FALSE",
        string PMA_CH0_REG_RXPCLK_SLIP = "FALSE",
        string PMA_CH0_REG_RXPCLK_SLIP_OW = "DISABLE",
        string PMA_CH0_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        string PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        string PMA_CH0_REG_RX_PCLKSWITCH = "FALSE",
        string PMA_CH0_REG_RX_PCLKSWITCH_EN = "FALSE",
        string PMA_CH0_REG_RX_HIGHZ = "FALSE",
        string PMA_CH0_REG_RX_HIGHZ_EN = "FALSE",
        int PMA_CH0_REG_RX_EQ_C_SET = 8,
        int PMA_CH0_REG_RX_EQ_R_SET = 8,
        string PMA_CH0_REG_RX_BUSWIDTH = "20BIT",
        string PMA_CH0_REG_RX_BUSWIDTH_EN = "FALSE",
        string PMA_CH0_REG_RX_RATE = "DIV1",
        string PMA_CH0_REG_RX_RATE_EN = "FALSE",
        int PMA_CH0_REG_RX_RES_TRIM = 51,
        string PMA_CH0_REG_RX_RES_TRIM_EN = "FALSE",
        string PMA_CH0_REG_RX_EQ_OFF = "FALSE",
        int PMA_CH0_REG_RX_PREAMP_IC = 1367,
        string PMA_CH0_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        int PMA_CH0_REG_RX_PIBUF_IC = 2,
        int PMA_CH0_REG_RX_DCC_IC_RX = 3,
        int PMA_CH0_REG_RX_DCC_IC_TX = 3,
        string PMA_CH0_REG_RX_ICTRL_TRX = "100PCT",
        int PMA_CH0_REG_RX_ICTRL_SIGDET = 5,
        string PMA_CH0_REG_RX_ICTRL_PREAMP = "100PCT",
        string PMA_CH0_REG_RX_ICTRL_SLICER = "100PCT",
        string PMA_CH0_REG_RX_ICTRL_PIBUF = "100PCT",
        string PMA_CH0_REG_RX_ICTRL_PI = "100PCT",
        string PMA_CH0_REG_RX_ICTRL_DCC = "100PCT",
        string PMA_CH0_REG_RX_ICTRL_PREDRV = "100PCT",
        string PMA_CH0_REG_TX_RATE = "DIV1",
        string PMA_CH0_REG_TX_RATE_EN = "FALSE",
        string PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        string PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        string PMA_CH0_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        string PMA_CH0_REG_TXCLK_SEL = "PLL",
        string PMA_CH0_REG_RX_DATA_POLARITY = "NORMAL",
        string PMA_CH0_REG_RX_ERR_INSERT = "FALSE",
        string PMA_CH0_REG_UDP_CHK_EN = "FALSE",
        string PMA_CH0_REG_PRBS_SEL = "PRBS7",
        string PMA_CH0_REG_PRBS_CHK_EN = "FALSE",
        string PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = "20BIT",
        string PMA_CH0_REG_BIST_CHK_PAT_SEL = "PRBS",
        string PMA_CH0_REG_LOAD_ERR_CNT = "DISABLE",
        string PMA_CH0_REG_CHK_COUNTER_EN = "FALSE",
        int PMA_CH0_REG_CDR_PROP_GAIN = 2,
        int PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 6,
        int PMA_CH0_REG_CDR_INT_GAIN = 2,
        int PMA_CH0_REG_CDR_INT_TURBO_GAIN = 6,
        int PMA_CH0_REG_CDR_INT_SAT_MAX = 992,
        int PMA_CH0_REG_CDR_INT_SAT_MIN = 32,
        string PMA_CH0_REG_CDR_INT_RST = "FALSE",
        string PMA_CH0_REG_CDR_INT_RST_OW = "DISABLE",
        string PMA_CH0_REG_CDR_PROP_RST = "FALSE",
        string PMA_CH0_REG_CDR_PROP_RST_OW = "DISABLE",
        string PMA_CH0_REG_CDR_LOCK_RST = "FALSE",
        string PMA_CH0_REG_CDR_LOCK_RST_OW = "DISABLE",
        int PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 0,
        int PMA_CH0_REG_CDR_RX_PI_FORCE_D = 0,
        string PMA_CH0_REG_CDR_LOCK_TIMER = "1_2U",
        int PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 1,
        string PMA_CH0_REG_CDR_LOCK_VAL = "FALSE",
        string PMA_CH0_REG_CDR_LOCK_OW = "DISABLE",
        string PMA_CH0_REG_CDR_INT_SAT_DET_EN = "TRUE",
        string PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        string PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        string PMA_CH0_REG_CDR_PI_CTRL_RST = "FALSE",
        string PMA_CH0_REG_CDR_PI_CTRL_RST_OW = "DISABLE",
        string PMA_CH0_REG_CDR_SAT_DET_RST = "FALSE",
        string PMA_CH0_REG_CDR_SAT_DET_RST_OW = "DISABLE",
        string PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        string PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = "DISABLE",
        string PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        int PMA_CH0_REG_CDR_SAT_DET_TIMER = 2,
        string PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        string PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = "DISABLE",
        string PMA_CH0_REG_CDR_TURBO_MODE_EN = "TRUE",
        int PMA_CH0_REG_CDR_STATUS_RADDR_INIT = 0,
        string PMA_CH0_REG_CDR_STATUS_FIFO_EN = "TRUE",
        int PMA_CH0_REG_PMA_TEST_SEL = 0,
        int PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 3,
        int PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 11,
        int PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 15,
        int PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 35,
        int PMA_CH0_REG_RX_PIBUF_IC_TX = 1,
        int PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 0,
        int PMA_CH0_REG_COMINIT_STATUS_CLEAR = 0,
        string PMA_CH0_REG_RX_SYNC_RST_N_EN = "FALSE",
        string PMA_CH0_REG_RX_SYNC_RST_N = "TRUE",
        string PMA_CH0_REG_RX_SATA_COMINIT_OW = "DISABLE",
        string PMA_CH0_REG_RX_SATA_COMINIT = "FALSE",
        string PMA_CH0_REG_RX_SATA_COMWAKE_OW = "DISABLE",
        string PMA_CH0_REG_RX_SATA_COMWAKE = "FALSE",
        string PMA_CH0_REG_RX_DCC_DISABLE = "ENABLE",
        string PMA_CH0_REG_TX_DCC_DISABLE = "ENABLE",
        string PMA_CH0_REG_RX_SLIP_SEL_EN = "FALSE",
        int PMA_CH0_REG_RX_SLIP_SEL = 0,
        string PMA_CH0_REG_RX_SLIP_EN = "FALSE",
        int PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 5,
        string PMA_CH0_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        string PMA_CH0_REG_RX_SIGDET_STATUS_OW = "DISABLE",
        string PMA_CH0_REG_RX_SIGDET_STATUS = "FALSE",
        string PMA_CH0_REG_RX_SIGDET_VTH = "50MV",
        int PMA_CH0_REG_RX_SIGDET_GRM = 0,
        string PMA_CH0_REG_RX_SIGDET_PULSE_EXT = "DISABLE",
        int PMA_CH0_REG_RX_SIGDET_CH2_SEL = 0,
        int PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        string PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        int PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        int PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        string PMA_CH0_REG_SLIP_FIFO_INV_EN = "FALSE",
        string PMA_CH0_REG_SLIP_FIFO_INV = "POS_EDGE",
        int PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        int PMA_CH0_REG_RX_SIGDET_IC_I = 10,
        string PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = "DISABLE",
        string PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        string PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = "DISABLE",
        string PMA_CH0_REG_RX_OOB_DETECTOR_PD = "ON",
        string PMA_CH0_REG_RX_TERM_CM_CTRL = "5DIV7",
        string PMA_CH0_REG_TX_PD = "ON",
        string PMA_CH0_REG_TX_PD_OW = "DISABLE",
        string PMA_CH0_REG_TX_CLKPATH_PD = "ON",
        string PMA_CH0_REG_TX_CLKPATH_PD_OW = "DISABLE",
        int PMA_CH0_REG_TX_BEACON_TIMER_SEL = 0,
        string PMA_CH0_REG_TX_RXDET_REQ_OW = "DISABLE",
        string PMA_CH0_REG_TX_RXDET_REQ = "FALSE",
        string PMA_CH0_REG_TX_BEACON_EN_OW = "DISABLE",
        string PMA_CH0_REG_TX_BEACON_EN = "FALSE",
        string PMA_CH0_REG_TX_EI_EN_OW = "DISABLE",
        string PMA_CH0_REG_TX_EI_EN = "FALSE",
        string PMA_CH0_REG_TX_RES_CAL_EN = "FALSE",
        int PMA_CH0_REG_TX_RES_CAL = 51,
        string PMA_CH0_REG_TX_BIAS_CAL_EN = "FALSE",
        int PMA_CH0_REG_TX_BIAS_CTRL = 48,
        string PMA_CH0_REG_TX_RXDET_TIMER_SEL = "12CYCLE",
        string PMA_CH0_REG_TX_SYNC_OW = "DISABLE",
        string PMA_CH0_REG_TX_SYNC = "DISABLE",
        string PMA_CH0_REG_TX_PD_POST = "OFF",
        string PMA_CH0_REG_TX_PD_POST_OW = "DISABLE",
        string PMA_CH0_REG_TX_RESET_N_OW = "DISABLE",
        string PMA_CH0_REG_TX_RESET_N = "TRUE",
        string PMA_CH0_REG_TX_DCC_RESET_N_OW = "DISABLE",
        string PMA_CH0_REG_TX_DCC_RESET_N = "TRUE",
        string PMA_CH0_REG_TX_BUSWIDTH_OW = "DISABLE",
        string PMA_CH0_REG_TX_BUSWIDTH = "20BIT",
        string PMA_CH0_REG_PLL_READY_OW = "DISABLE",
        string PMA_CH0_REG_PLL_READY = "TRUE",
        string PMA_CH0_REG_TX_PCLK_SW_OW = "DISABLE",
        string PMA_CH0_REG_TX_PCLK_SW = "TRUE",
        int PMA_CH0_REG_EI_PCLK_DELAY_SEL = 0,
        int PMA_CH0_REG_TX_DRV01_DAC0 = 0,
        int PMA_CH0_REG_TX_DRV01_DAC1 = 10,
        int PMA_CH0_REG_TX_DRV01_DAC2 = 16,
        int PMA_CH0_REG_TX_DRV00_DAC0 = 63,
        int PMA_CH0_REG_TX_DRV00_DAC1 = 53,
        int PMA_CH0_REG_TX_DRV00_DAC2 = 48,
        int PMA_CH0_REG_TX_AMP0 = 8,
        int PMA_CH0_REG_TX_AMP1 = 16,
        int PMA_CH0_REG_TX_AMP2 = 32,
        int PMA_CH0_REG_TX_AMP3 = 48,
        int PMA_CH0_REG_TX_AMP4 = 56,
        int PMA_CH0_REG_TX_MARGIN = 0,
        string PMA_CH0_REG_TX_MARGIN_OW = "DISABLE",
        int PMA_CH0_REG_TX_DEEMP = 0,
        string PMA_CH0_REG_TX_DEEMP_OW = "DISABLE",
        string PMA_CH0_REG_TX_SWING = "FALSE",
        string PMA_CH0_REG_TX_SWING_OW = "DISABLE",
        string PMA_CH0_REG_TX_RXDET_THRESHOLD = "100MV",
        int PMA_CH0_REG_TX_BEACON_OSC_CTRL = 4,
        int PMA_CH0_REG_TX_PREDRV_DAC = 1,
        int PMA_CH0_REG_TX_PREDRV_CM_CTRL = 1,
        string PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        string PMA_CH0_REG_TX_PCLK_EDGE_SEL = "POS_EDGE",
        string PMA_CH0_REG_TX_RXDET_STATUS_OW = "DISABLE",
        string PMA_CH0_REG_TX_RXDET_STATUS = "TRUE",
        string PMA_CH0_REG_TX_PRBS_GEN_EN = "FALSE",
        string PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = "20BIT",
        string PMA_CH0_REG_TX_PRBS_SEL = "PRBS7",
        int PMA_CH0_REG_TX_UDP_DATA = 256773,
        string PMA_CH0_REG_TX_FIFO_RST_N = "FALSE",
        int PMA_CH0_REG_TX_FIFO_WP_CTRL = 2,
        string PMA_CH0_REG_TX_FIFO_EN = "FALSE",
        int PMA_CH0_REG_TX_DATA_MUX_SEL = 2,
        string PMA_CH0_REG_TX_ERR_INSERT = "FALSE",
        string PMA_CH0_REG_TX_SATA_EN = "FALSE",
        string PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = "DISABLE",
        string PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = "ENABLE",
        int PMA_CH0_REG_TX_PULLUP_DAC0 = 8,
        int PMA_CH0_REG_TX_PULLUP_DAC1 = 8,
        int PMA_CH0_REG_TX_PULLUP_DAC2 = 8,
        int PMA_CH0_REG_TX_PULLUP_DAC3 = 8,
        int PMA_CH0_REG_TX_OOB_DELAY_SEL = 0,
        string PMA_CH0_REG_TX_POLARITY = "NORMAL",
        int PMA_CH0_REG_TX_SLPBK_AMP = 1,
        string PMA_CH0_REG_TX_LS_MODE_EN = "FALSE",
        string PMA_CH0_REG_TX_JTAG_MODE_EN_OW = "DISABLE",
        string PMA_CH0_REG_TX_JTAG_MODE_EN = "FALSE",
        string PMA_CH0_REG_RX_JTAG_MODE_EN_OW = "DISABLE",
        string PMA_CH0_REG_RX_JTAG_MODE_EN = "FALSE",
        string PMA_CH0_REG_RX_JTAG_OE = "DISABLE",
        int PMA_CH0_REG_RX_ACJTAG_VHYSTSE = 0,
        string PMA_CH0_REG_TX_FBCLK_FAR_EN = "FALSE",
        int PMA_CH0_REG_RX_TERM_MODE_CTRL = 6,
        string PMA_CH0_REG_PLPBK_TXPCLK_EN = "TRUE",
        string PMA_CH0_CFG_LANE_POWERUP = "ON",
        string PMA_CH0_CFG_PMA_POR_N = "TRUE",
        string PMA_CH0_CFG_RX_LANE_POWERUP = "ON",
        string PMA_CH0_CFG_RX_PMA_RSTN = "FALSE",
        string PMA_CH0_CFG_TX_LANE_POWERUP = "ON",
        string PMA_CH0_CFG_TX_PMA_RSTN = "TRUE",
        int PMA_CH0_REG_RESERVED_48_45 = 0,
        int PMA_CH0_REG_RESERVED_69 = 0,
        int PMA_CH0_REG_RESERVED_77_76 = 0,
        int PMA_CH0_REG_RESERVED_171_164 = 0,
        int PMA_CH0_REG_RESERVED_175_172 = 0,
        int PMA_CH0_REG_RESERVED_190 = 0,
        int PMA_CH0_REG_RESERVED_233_232 = 0,
        int PMA_CH0_REG_RESERVED_235_234 = 0,
        int PMA_CH0_REG_RESERVED_241_240 = 0,
        int PMA_CH0_REG_RESERVED_285_283 = 0,
        int PMA_CH0_REG_RESERVED_286 = 0,
        int PMA_CH0_REG_RESERVED_295 = 0,
        int PMA_CH0_REG_RESERVED_298 = 0,
        int PMA_CH0_REG_RESERVED_332_325 = 0,
        int PMA_CH0_REG_RESERVED_340_333 = 0,
        int PMA_CH0_REG_RESERVED_348_341 = 0,
        int PMA_CH0_REG_RESERVED_354_349 = 0,
        int PMA_CH0_REG_RESERVED_373 = 0,
        int PMA_CH0_REG_RESERVED_376 = 0,
        int PMA_CH0_REG_RESERVED_452 = 0,
        int PMA_CH0_REG_RESERVED_502_499 = 0,
        int PMA_CH0_REG_RESERVED_506_505 = 0,
        int PMA_CH0_REG_RESERVED_550_549 = 0,
        int PMA_CH0_REG_RESERVED_556_552 = 0,
        string PMA_CH1_REG_RX_PD = "ON",
        string PMA_CH1_REG_RX_PD_EN = "FALSE",
        string PMA_CH1_REG_RX_CLKPATH_PD = "ON",
        string PMA_CH1_REG_RX_CLKPATH_PD_EN = "FALSE",
        string PMA_CH1_REG_RX_DATAPATH_PD = "ON",
        string PMA_CH1_REG_RX_DATAPATH_PD_EN = "FALSE",
        string PMA_CH1_REG_RX_SIGDET_PD = "ON",
        string PMA_CH1_REG_RX_SIGDET_PD_EN = "FALSE",
        string PMA_CH1_REG_RX_DCC_RST_N = "TRUE",
        string PMA_CH1_REG_RX_DCC_RST_N_EN = "FALSE",
        string PMA_CH1_REG_RX_CDR_RST_N = "TRUE",
        string PMA_CH1_REG_RX_CDR_RST_N_EN = "FALSE",
        string PMA_CH1_REG_RX_SIGDET_RST_N = "TRUE",
        string PMA_CH1_REG_RX_SIGDET_RST_N_EN = "FALSE",
        string PMA_CH1_REG_RXPCLK_SLIP = "FALSE",
        string PMA_CH1_REG_RXPCLK_SLIP_OW = "DISABLE",
        string PMA_CH1_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        string PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        string PMA_CH1_REG_RX_PCLKSWITCH = "FALSE",
        string PMA_CH1_REG_RX_PCLKSWITCH_EN = "FALSE",
        string PMA_CH1_REG_RX_HIGHZ = "FALSE",
        string PMA_CH1_REG_RX_HIGHZ_EN = "FALSE",
        int PMA_CH1_REG_RX_EQ_C_SET = 8,
        int PMA_CH1_REG_RX_EQ_R_SET = 8,
        string PMA_CH1_REG_RX_BUSWIDTH = "20BIT",
        string PMA_CH1_REG_RX_BUSWIDTH_EN = "FALSE",
        string PMA_CH1_REG_RX_RATE = "DIV1",
        string PMA_CH1_REG_RX_RATE_EN = "FALSE",
        int PMA_CH1_REG_RX_RES_TRIM = 51,
        string PMA_CH1_REG_RX_RES_TRIM_EN = "FALSE",
        string PMA_CH1_REG_RX_EQ_OFF = "FALSE",
        int PMA_CH1_REG_RX_PREAMP_IC = 1367,
        string PMA_CH1_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        int PMA_CH1_REG_RX_PIBUF_IC = 2,
        int PMA_CH1_REG_RX_DCC_IC_RX = 3,
        int PMA_CH1_REG_RX_DCC_IC_TX = 3,
        string PMA_CH1_REG_RX_ICTRL_TRX = "100PCT",
        int PMA_CH1_REG_RX_ICTRL_SIGDET = 5,
        string PMA_CH1_REG_RX_ICTRL_PREAMP = "100PCT",
        string PMA_CH1_REG_RX_ICTRL_SLICER = "100PCT",
        string PMA_CH1_REG_RX_ICTRL_PIBUF = "100PCT",
        string PMA_CH1_REG_RX_ICTRL_PI = "100PCT",
        string PMA_CH1_REG_RX_ICTRL_DCC = "100PCT",
        string PMA_CH1_REG_RX_ICTRL_PREDRV = "100PCT",
        string PMA_CH1_REG_TX_RATE = "DIV1",
        string PMA_CH1_REG_TX_RATE_EN = "FALSE",
        string PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        string PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        string PMA_CH1_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        string PMA_CH1_REG_TXCLK_SEL = "PLL",
        string PMA_CH1_REG_RX_DATA_POLARITY = "NORMAL",
        string PMA_CH1_REG_RX_ERR_INSERT = "FALSE",
        string PMA_CH1_REG_UDP_CHK_EN = "FALSE",
        string PMA_CH1_REG_PRBS_SEL = "PRBS7",
        string PMA_CH1_REG_PRBS_CHK_EN = "FALSE",
        string PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = "20BIT",
        string PMA_CH1_REG_BIST_CHK_PAT_SEL = "PRBS",
        string PMA_CH1_REG_LOAD_ERR_CNT = "DISABLE",
        string PMA_CH1_REG_CHK_COUNTER_EN = "FALSE",
        int PMA_CH1_REG_CDR_PROP_GAIN = 2,
        int PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 6,
        int PMA_CH1_REG_CDR_INT_GAIN = 2,
        int PMA_CH1_REG_CDR_INT_TURBO_GAIN = 6,
        int PMA_CH1_REG_CDR_INT_SAT_MAX = 992,
        int PMA_CH1_REG_CDR_INT_SAT_MIN = 32,
        string PMA_CH1_REG_CDR_INT_RST = "FALSE",
        string PMA_CH1_REG_CDR_INT_RST_OW = "DISABLE",
        string PMA_CH1_REG_CDR_PROP_RST = "FALSE",
        string PMA_CH1_REG_CDR_PROP_RST_OW = "DISABLE",
        string PMA_CH1_REG_CDR_LOCK_RST = "FALSE",
        string PMA_CH1_REG_CDR_LOCK_RST_OW = "DISABLE",
        int PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 0,
        int PMA_CH1_REG_CDR_RX_PI_FORCE_D = 0,
        string PMA_CH1_REG_CDR_LOCK_TIMER = "1_2U",
        int PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 1,
        string PMA_CH1_REG_CDR_LOCK_VAL = "FALSE",
        string PMA_CH1_REG_CDR_LOCK_OW = "DISABLE",
        string PMA_CH1_REG_CDR_INT_SAT_DET_EN = "TRUE",
        string PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        string PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        string PMA_CH1_REG_CDR_PI_CTRL_RST = "FALSE",
        string PMA_CH1_REG_CDR_PI_CTRL_RST_OW = "DISABLE",
        string PMA_CH1_REG_CDR_SAT_DET_RST = "FALSE",
        string PMA_CH1_REG_CDR_SAT_DET_RST_OW = "DISABLE",
        string PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        string PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = "DISABLE",
        string PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        int PMA_CH1_REG_CDR_SAT_DET_TIMER = 2,
        string PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        string PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = "DISABLE",
        string PMA_CH1_REG_CDR_TURBO_MODE_EN = "TRUE",
        int PMA_CH1_REG_CDR_STATUS_RADDR_INIT = 0,
        string PMA_CH1_REG_CDR_STATUS_FIFO_EN = "TRUE",
        int PMA_CH1_REG_PMA_TEST_SEL = 0,
        int PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 3,
        int PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 11,
        int PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 15,
        int PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 35,
        int PMA_CH1_REG_RX_PIBUF_IC_TX = 1,
        int PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 0,
        int PMA_CH1_REG_COMINIT_STATUS_CLEAR = 0,
        string PMA_CH1_REG_RX_SYNC_RST_N_EN = "FALSE",
        string PMA_CH1_REG_RX_SYNC_RST_N = "TRUE",
        string PMA_CH1_REG_RX_SATA_COMINIT_OW = "DISABLE",
        string PMA_CH1_REG_RX_SATA_COMINIT = "FALSE",
        string PMA_CH1_REG_RX_SATA_COMWAKE_OW = "DISABLE",
        string PMA_CH1_REG_RX_SATA_COMWAKE = "FALSE",
        string PMA_CH1_REG_RX_DCC_DISABLE = "ENABLE",
        string PMA_CH1_REG_TX_DCC_DISABLE = "ENABLE",
        string PMA_CH1_REG_RX_SLIP_SEL_EN = "FALSE",
        int PMA_CH1_REG_RX_SLIP_SEL = 0,
        string PMA_CH1_REG_RX_SLIP_EN = "FALSE",
        int PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 5,
        string PMA_CH1_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        string PMA_CH1_REG_RX_SIGDET_STATUS_OW = "DISABLE",
        string PMA_CH1_REG_RX_SIGDET_STATUS = "FALSE",
        string PMA_CH1_REG_RX_SIGDET_VTH = "50MV",
        int PMA_CH1_REG_RX_SIGDET_GRM = 0,
        string PMA_CH1_REG_RX_SIGDET_PULSE_EXT = "DISABLE",
        int PMA_CH1_REG_RX_SIGDET_CH2_SEL = 0,
        int PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        string PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        int PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        int PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        string PMA_CH1_REG_SLIP_FIFO_INV_EN = "FALSE",
        string PMA_CH1_REG_SLIP_FIFO_INV = "POS_EDGE",
        int PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        int PMA_CH1_REG_RX_SIGDET_IC_I = 10,
        string PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = "DISABLE",
        string PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        string PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = "DISABLE",
        string PMA_CH1_REG_RX_OOB_DETECTOR_PD = "ON",
        string PMA_CH1_REG_RX_TERM_CM_CTRL = "5DIV7",
        string PMA_CH1_REG_TX_PD = "ON",
        string PMA_CH1_REG_TX_PD_OW = "DISABLE",
        string PMA_CH1_REG_TX_CLKPATH_PD = "ON",
        string PMA_CH1_REG_TX_CLKPATH_PD_OW = "DISABLE",
        int PMA_CH1_REG_TX_BEACON_TIMER_SEL = 0,
        string PMA_CH1_REG_TX_RXDET_REQ_OW = "DISABLE",
        string PMA_CH1_REG_TX_RXDET_REQ = "FALSE",
        string PMA_CH1_REG_TX_BEACON_EN_OW = "DISABLE",
        string PMA_CH1_REG_TX_BEACON_EN = "FALSE",
        string PMA_CH1_REG_TX_EI_EN_OW = "DISABLE",
        string PMA_CH1_REG_TX_EI_EN = "FALSE",
        string PMA_CH1_REG_TX_RES_CAL_EN = "FALSE",
        int PMA_CH1_REG_TX_RES_CAL = 51,
        string PMA_CH1_REG_TX_BIAS_CAL_EN = "FALSE",
        int PMA_CH1_REG_TX_BIAS_CTRL = 48,
        string PMA_CH1_REG_TX_RXDET_TIMER_SEL = "12CYCLE",
        string PMA_CH1_REG_TX_SYNC_OW = "DISABLE",
        string PMA_CH1_REG_TX_SYNC = "DISABLE",
        string PMA_CH1_REG_TX_PD_POST = "OFF",
        string PMA_CH1_REG_TX_PD_POST_OW = "DISABLE",
        string PMA_CH1_REG_TX_RESET_N_OW = "DISABLE",
        string PMA_CH1_REG_TX_RESET_N = "TRUE",
        string PMA_CH1_REG_TX_DCC_RESET_N_OW = "DISABLE",
        string PMA_CH1_REG_TX_DCC_RESET_N = "TRUE",
        string PMA_CH1_REG_TX_BUSWIDTH_OW = "DISABLE",
        string PMA_CH1_REG_TX_BUSWIDTH = "20BIT",
        string PMA_CH1_REG_PLL_READY_OW = "DISABLE",
        string PMA_CH1_REG_PLL_READY = "TRUE",
        string PMA_CH1_REG_TX_PCLK_SW_OW = "DISABLE",
        string PMA_CH1_REG_TX_PCLK_SW = "TRUE",
        int PMA_CH1_REG_EI_PCLK_DELAY_SEL = 0,
        int PMA_CH1_REG_TX_DRV01_DAC0 = 0,
        int PMA_CH1_REG_TX_DRV01_DAC1 = 10,
        int PMA_CH1_REG_TX_DRV01_DAC2 = 16,
        int PMA_CH1_REG_TX_DRV00_DAC0 = 63,
        int PMA_CH1_REG_TX_DRV00_DAC1 = 53,
        int PMA_CH1_REG_TX_DRV00_DAC2 = 48,
        int PMA_CH1_REG_TX_AMP0 = 8,
        int PMA_CH1_REG_TX_AMP1 = 16,
        int PMA_CH1_REG_TX_AMP2 = 32,
        int PMA_CH1_REG_TX_AMP3 = 48,
        int PMA_CH1_REG_TX_AMP4 = 56,
        int PMA_CH1_REG_TX_MARGIN = 0,
        string PMA_CH1_REG_TX_MARGIN_OW = "DISABLE",
        int PMA_CH1_REG_TX_DEEMP = 0,
        string PMA_CH1_REG_TX_DEEMP_OW = "DISABLE",
        string PMA_CH1_REG_TX_SWING = "FALSE",
        string PMA_CH1_REG_TX_SWING_OW = "DISABLE",
        string PMA_CH1_REG_TX_RXDET_THRESHOLD = "100MV",
        int PMA_CH1_REG_TX_BEACON_OSC_CTRL = 4,
        int PMA_CH1_REG_TX_PREDRV_DAC = 1,
        int PMA_CH1_REG_TX_PREDRV_CM_CTRL = 1,
        string PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        string PMA_CH1_REG_TX_PCLK_EDGE_SEL = "POS_EDGE",
        string PMA_CH1_REG_TX_RXDET_STATUS_OW = "DISABLE",
        string PMA_CH1_REG_TX_RXDET_STATUS = "TRUE",
        string PMA_CH1_REG_TX_PRBS_GEN_EN = "FALSE",
        string PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = "20BIT",
        string PMA_CH1_REG_TX_PRBS_SEL = "PRBS7",
        int PMA_CH1_REG_TX_UDP_DATA = 256773,
        string PMA_CH1_REG_TX_FIFO_RST_N = "FALSE",
        int PMA_CH1_REG_TX_FIFO_WP_CTRL = 2,
        string PMA_CH1_REG_TX_FIFO_EN = "FALSE",
        int PMA_CH1_REG_TX_DATA_MUX_SEL = 2,
        string PMA_CH1_REG_TX_ERR_INSERT = "FALSE",
        string PMA_CH1_REG_TX_SATA_EN = "FALSE",
        string PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = "DISABLE",
        string PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = "ENABLE",
        int PMA_CH1_REG_TX_PULLUP_DAC0 = 8,
        int PMA_CH1_REG_TX_PULLUP_DAC1 = 8,
        int PMA_CH1_REG_TX_PULLUP_DAC2 = 8,
        int PMA_CH1_REG_TX_PULLUP_DAC3 = 8,
        int PMA_CH1_REG_TX_OOB_DELAY_SEL = 0,
        string PMA_CH1_REG_TX_POLARITY = "NORMAL",
        int PMA_CH1_REG_TX_SLPBK_AMP = 1,
        string PMA_CH1_REG_TX_LS_MODE_EN = "FALSE",
        string PMA_CH1_REG_TX_JTAG_MODE_EN_OW = "DISABLE",
        string PMA_CH1_REG_TX_JTAG_MODE_EN = "FALSE",
        string PMA_CH1_REG_RX_JTAG_MODE_EN_OW = "DISABLE",
        string PMA_CH1_REG_RX_JTAG_MODE_EN = "FALSE",
        string PMA_CH1_REG_RX_JTAG_OE = "DISABLE",
        int PMA_CH1_REG_RX_ACJTAG_VHYSTSE = 0,
        string PMA_CH1_REG_TX_FBCLK_FAR_EN = "FALSE",
        int PMA_CH1_REG_RX_TERM_MODE_CTRL = 6,
        string PMA_CH1_REG_PLPBK_TXPCLK_EN = "TRUE",
        string PMA_CH1_CFG_LANE_POWERUP = "ON",
        string PMA_CH1_CFG_PMA_POR_N = "TRUE",
        string PMA_CH1_CFG_RX_LANE_POWERUP = "ON",
        string PMA_CH1_CFG_RX_PMA_RSTN = "TRUE",
        string PMA_CH1_CFG_TX_LANE_POWERUP = "ON",
        string PMA_CH1_CFG_TX_PMA_RSTN = "TRUE",
        int PMA_CH1_REG_RESERVED_48_45 = 0,
        int PMA_CH1_REG_RESERVED_69 = 0,
        int PMA_CH1_REG_RESERVED_77_76 = 0,
        int PMA_CH1_REG_RESERVED_171_164 = 0,
        int PMA_CH1_REG_RESERVED_175_172 = 0,
        int PMA_CH1_REG_RESERVED_190 = 0,
        int PMA_CH1_REG_RESERVED_233_232 = 0,
        int PMA_CH1_REG_RESERVED_235_234 = 0,
        int PMA_CH1_REG_RESERVED_241_240 = 0,
        int PMA_CH1_REG_RESERVED_285_283 = 0,
        int PMA_CH1_REG_RESERVED_286 = 0,
        int PMA_CH1_REG_RESERVED_295 = 0,
        int PMA_CH1_REG_RESERVED_298 = 0,
        int PMA_CH1_REG_RESERVED_332_325 = 0,
        int PMA_CH1_REG_RESERVED_340_333 = 0,
        int PMA_CH1_REG_RESERVED_348_341 = 0,
        int PMA_CH1_REG_RESERVED_354_349 = 0,
        int PMA_CH1_REG_RESERVED_373 = 0,
        int PMA_CH1_REG_RESERVED_376 = 0,
        int PMA_CH1_REG_RESERVED_452 = 0,
        int PMA_CH1_REG_RESERVED_502_499 = 0,
        int PMA_CH1_REG_RESERVED_506_505 = 0,
        int PMA_CH1_REG_RESERVED_550_549 = 0,
        int PMA_CH1_REG_RESERVED_556_552 = 0,
        string PMA_CH2_REG_RX_PD = "ON",
        string PMA_CH2_REG_RX_PD_EN = "FALSE",
        string PMA_CH2_REG_RX_CLKPATH_PD = "ON",
        string PMA_CH2_REG_RX_CLKPATH_PD_EN = "FALSE",
        string PMA_CH2_REG_RX_DATAPATH_PD = "ON",
        string PMA_CH2_REG_RX_DATAPATH_PD_EN = "FALSE",
        string PMA_CH2_REG_RX_SIGDET_PD = "ON",
        string PMA_CH2_REG_RX_SIGDET_PD_EN = "FALSE",
        string PMA_CH2_REG_RX_DCC_RST_N = "TRUE",
        string PMA_CH2_REG_RX_DCC_RST_N_EN = "FALSE",
        string PMA_CH2_REG_RX_CDR_RST_N = "TRUE",
        string PMA_CH2_REG_RX_CDR_RST_N_EN = "FALSE",
        string PMA_CH2_REG_RX_SIGDET_RST_N = "TRUE",
        string PMA_CH2_REG_RX_SIGDET_RST_N_EN = "FALSE",
        string PMA_CH2_REG_RXPCLK_SLIP = "FALSE",
        string PMA_CH2_REG_RXPCLK_SLIP_OW = "DISABLE",
        string PMA_CH2_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        string PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        string PMA_CH2_REG_RX_PCLKSWITCH = "FALSE",
        string PMA_CH2_REG_RX_PCLKSWITCH_EN = "FALSE",
        string PMA_CH2_REG_RX_HIGHZ = "FALSE",
        string PMA_CH2_REG_RX_HIGHZ_EN = "FALSE",
        int PMA_CH2_REG_RX_EQ_C_SET = 8,
        int PMA_CH2_REG_RX_EQ_R_SET = 8,
        string PMA_CH2_REG_RX_BUSWIDTH = "20BIT",
        string PMA_CH2_REG_RX_BUSWIDTH_EN = "FALSE",
        string PMA_CH2_REG_RX_RATE = "DIV1",
        string PMA_CH2_REG_RX_RATE_EN = "FALSE",
        int PMA_CH2_REG_RX_RES_TRIM = 51,
        string PMA_CH2_REG_RX_RES_TRIM_EN = "FALSE",
        string PMA_CH2_REG_RX_EQ_OFF = "FALSE",
        int PMA_CH2_REG_RX_PREAMP_IC = 1367,
        string PMA_CH2_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        int PMA_CH2_REG_RX_PIBUF_IC = 2,
        int PMA_CH2_REG_RX_DCC_IC_RX = 3,
        int PMA_CH2_REG_RX_DCC_IC_TX = 3,
        string PMA_CH2_REG_RX_ICTRL_TRX = "100PCT",
        int PMA_CH2_REG_RX_ICTRL_SIGDET = 5,
        string PMA_CH2_REG_RX_ICTRL_PREAMP = "100PCT",
        string PMA_CH2_REG_RX_ICTRL_SLICER = "100PCT",
        string PMA_CH2_REG_RX_ICTRL_PIBUF = "100PCT",
        string PMA_CH2_REG_RX_ICTRL_PI = "100PCT",
        string PMA_CH2_REG_RX_ICTRL_DCC = "100PCT",
        string PMA_CH2_REG_RX_ICTRL_PREDRV = "100PCT",
        string PMA_CH2_REG_TX_RATE = "DIV1",
        string PMA_CH2_REG_TX_RATE_EN = "FALSE",
        string PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        string PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        string PMA_CH2_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        string PMA_CH2_REG_TXCLK_SEL = "PLL",
        string PMA_CH2_REG_RX_DATA_POLARITY = "NORMAL",
        string PMA_CH2_REG_RX_ERR_INSERT = "FALSE",
        string PMA_CH2_REG_UDP_CHK_EN = "FALSE",
        string PMA_CH2_REG_PRBS_SEL = "PRBS7",
        string PMA_CH2_REG_PRBS_CHK_EN = "FALSE",
        string PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = "20BIT",
        string PMA_CH2_REG_BIST_CHK_PAT_SEL = "PRBS",
        string PMA_CH2_REG_LOAD_ERR_CNT = "DISABLE",
        string PMA_CH2_REG_CHK_COUNTER_EN = "FALSE",
        int PMA_CH2_REG_CDR_PROP_GAIN = 2,
        int PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 6,
        int PMA_CH2_REG_CDR_INT_GAIN = 2,
        int PMA_CH2_REG_CDR_INT_TURBO_GAIN = 6,
        int PMA_CH2_REG_CDR_INT_SAT_MAX = 992,
        int PMA_CH2_REG_CDR_INT_SAT_MIN = 32,
        string PMA_CH2_REG_CDR_INT_RST = "FALSE",
        string PMA_CH2_REG_CDR_INT_RST_OW = "DISABLE",
        string PMA_CH2_REG_CDR_PROP_RST = "FALSE",
        string PMA_CH2_REG_CDR_PROP_RST_OW = "DISABLE",
        string PMA_CH2_REG_CDR_LOCK_RST = "FALSE",
        string PMA_CH2_REG_CDR_LOCK_RST_OW = "DISABLE",
        int PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 0,
        int PMA_CH2_REG_CDR_RX_PI_FORCE_D = 0,
        string PMA_CH2_REG_CDR_LOCK_TIMER = "1_2U",
        int PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 1,
        string PMA_CH2_REG_CDR_LOCK_VAL = "FALSE",
        string PMA_CH2_REG_CDR_LOCK_OW = "DISABLE",
        string PMA_CH2_REG_CDR_INT_SAT_DET_EN = "TRUE",
        string PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        string PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        string PMA_CH2_REG_CDR_PI_CTRL_RST = "FALSE",
        string PMA_CH2_REG_CDR_PI_CTRL_RST_OW = "DISABLE",
        string PMA_CH2_REG_CDR_SAT_DET_RST = "FALSE",
        string PMA_CH2_REG_CDR_SAT_DET_RST_OW = "DISABLE",
        string PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        string PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = "DISABLE",
        string PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        int PMA_CH2_REG_CDR_SAT_DET_TIMER = 2,
        string PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        string PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = "DISABLE",
        string PMA_CH2_REG_CDR_TURBO_MODE_EN = "TRUE",
        int PMA_CH2_REG_CDR_STATUS_RADDR_INIT = 0,
        string PMA_CH2_REG_CDR_STATUS_FIFO_EN = "TRUE",
        int PMA_CH2_REG_PMA_TEST_SEL = 0,
        int PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 3,
        int PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 11,
        int PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 15,
        int PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 35,
        int PMA_CH2_REG_RX_PIBUF_IC_TX = 1,
        int PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 0,
        int PMA_CH2_REG_COMINIT_STATUS_CLEAR = 0,
        string PMA_CH2_REG_RX_SYNC_RST_N_EN = "FALSE",
        string PMA_CH2_REG_RX_SYNC_RST_N = "TRUE",
        string PMA_CH2_REG_RX_SATA_COMINIT_OW = "DISABLE",
        string PMA_CH2_REG_RX_SATA_COMINIT = "FALSE",
        string PMA_CH2_REG_RX_SATA_COMWAKE_OW = "DISABLE",
        string PMA_CH2_REG_RX_SATA_COMWAKE = "FALSE",
        string PMA_CH2_REG_RX_DCC_DISABLE = "ENABLE",
        string PMA_CH2_REG_TX_DCC_DISABLE = "ENABLE",
        string PMA_CH2_REG_RX_SLIP_SEL_EN = "FALSE",
        int PMA_CH2_REG_RX_SLIP_SEL = 0,
        string PMA_CH2_REG_RX_SLIP_EN = "FALSE",
        int PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 5,
        string PMA_CH2_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        string PMA_CH2_REG_RX_SIGDET_STATUS_OW = "DISABLE",
        string PMA_CH2_REG_RX_SIGDET_STATUS = "FALSE",
        string PMA_CH2_REG_RX_SIGDET_VTH = "50MV",
        int PMA_CH2_REG_RX_SIGDET_GRM = 0,
        string PMA_CH2_REG_RX_SIGDET_PULSE_EXT = "DISABLE",
        int PMA_CH2_REG_RX_SIGDET_CH2_SEL = 0,
        int PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        string PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        int PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        int PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        string PMA_CH2_REG_SLIP_FIFO_INV_EN = "FALSE",
        string PMA_CH2_REG_SLIP_FIFO_INV = "POS_EDGE",
        int PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        int PMA_CH2_REG_RX_SIGDET_IC_I = 10,
        string PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = "DISABLE",
        string PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        string PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = "DISABLE",
        string PMA_CH2_REG_RX_OOB_DETECTOR_PD = "ON",
        string PMA_CH2_REG_RX_TERM_CM_CTRL = "5DIV7",
        string PMA_CH2_REG_TX_PD = "ON",
        string PMA_CH2_REG_TX_PD_OW = "DISABLE",
        string PMA_CH2_REG_TX_CLKPATH_PD = "ON",
        string PMA_CH2_REG_TX_CLKPATH_PD_OW = "DISABLE",
        int PMA_CH2_REG_TX_BEACON_TIMER_SEL = 0,
        string PMA_CH2_REG_TX_RXDET_REQ_OW = "DISABLE",
        string PMA_CH2_REG_TX_RXDET_REQ = "FALSE",
        string PMA_CH2_REG_TX_BEACON_EN_OW = "DISABLE",
        string PMA_CH2_REG_TX_BEACON_EN = "FALSE",
        string PMA_CH2_REG_TX_EI_EN_OW = "DISABLE",
        string PMA_CH2_REG_TX_EI_EN = "FALSE",
        string PMA_CH2_REG_TX_RES_CAL_EN = "FALSE",
        int PMA_CH2_REG_TX_RES_CAL = 51,
        string PMA_CH2_REG_TX_BIAS_CAL_EN = "FALSE",
        int PMA_CH2_REG_TX_BIAS_CTRL = 48,
        string PMA_CH2_REG_TX_RXDET_TIMER_SEL = "12CYCLE",
        string PMA_CH2_REG_TX_SYNC_OW = "DISABLE",
        string PMA_CH2_REG_TX_SYNC = "DISABLE",
        string PMA_CH2_REG_TX_PD_POST = "OFF",
        string PMA_CH2_REG_TX_PD_POST_OW = "DISABLE",
        string PMA_CH2_REG_TX_RESET_N_OW = "DISABLE",
        string PMA_CH2_REG_TX_RESET_N = "TRUE",
        string PMA_CH2_REG_TX_DCC_RESET_N_OW = "DISABLE",
        string PMA_CH2_REG_TX_DCC_RESET_N = "TRUE",
        string PMA_CH2_REG_TX_BUSWIDTH_OW = "DISABLE",
        string PMA_CH2_REG_TX_BUSWIDTH = "20BIT",
        string PMA_CH2_REG_PLL_READY_OW = "DISABLE",
        string PMA_CH2_REG_PLL_READY = "TRUE",
        string PMA_CH2_REG_TX_PCLK_SW_OW = "DISABLE",
        string PMA_CH2_REG_TX_PCLK_SW = "TRUE",
        int PMA_CH2_REG_EI_PCLK_DELAY_SEL = 0,
        int PMA_CH2_REG_TX_DRV01_DAC0 = 0,
        int PMA_CH2_REG_TX_DRV01_DAC1 = 10,
        int PMA_CH2_REG_TX_DRV01_DAC2 = 16,
        int PMA_CH2_REG_TX_DRV00_DAC0 = 63,
        int PMA_CH2_REG_TX_DRV00_DAC1 = 53,
        int PMA_CH2_REG_TX_DRV00_DAC2 = 48,
        int PMA_CH2_REG_TX_AMP0 = 8,
        int PMA_CH2_REG_TX_AMP1 = 16,
        int PMA_CH2_REG_TX_AMP2 = 32,
        int PMA_CH2_REG_TX_AMP3 = 48,
        int PMA_CH2_REG_TX_AMP4 = 56,
        int PMA_CH2_REG_TX_MARGIN = 0,
        string PMA_CH2_REG_TX_MARGIN_OW = "DISABLE",
        int PMA_CH2_REG_TX_DEEMP = 0,
        string PMA_CH2_REG_TX_DEEMP_OW = "DISABLE",
        string PMA_CH2_REG_TX_SWING = "FALSE",
        string PMA_CH2_REG_TX_SWING_OW = "DISABLE",
        string PMA_CH2_REG_TX_RXDET_THRESHOLD = "100MV",
        int PMA_CH2_REG_TX_BEACON_OSC_CTRL = 4,
        int PMA_CH2_REG_TX_PREDRV_DAC = 1,
        int PMA_CH2_REG_TX_PREDRV_CM_CTRL = 1,
        string PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        string PMA_CH2_REG_TX_PCLK_EDGE_SEL = "POS_EDGE",
        string PMA_CH2_REG_TX_RXDET_STATUS_OW = "DISABLE",
        string PMA_CH2_REG_TX_RXDET_STATUS = "TRUE",
        string PMA_CH2_REG_TX_PRBS_GEN_EN = "FALSE",
        string PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = "20BIT",
        string PMA_CH2_REG_TX_PRBS_SEL = "PRBS7",
        int PMA_CH2_REG_TX_UDP_DATA = 256773,
        string PMA_CH2_REG_TX_FIFO_RST_N = "FALSE",
        int PMA_CH2_REG_TX_FIFO_WP_CTRL = 2,
        string PMA_CH2_REG_TX_FIFO_EN = "FALSE",
        int PMA_CH2_REG_TX_DATA_MUX_SEL = 2,
        string PMA_CH2_REG_TX_ERR_INSERT = "FALSE",
        string PMA_CH2_REG_TX_SATA_EN = "FALSE",
        string PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = "DISABLE",
        string PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = "ENABLE",
        int PMA_CH2_REG_TX_PULLUP_DAC0 = 8,
        int PMA_CH2_REG_TX_PULLUP_DAC1 = 8,
        int PMA_CH2_REG_TX_PULLUP_DAC2 = 8,
        int PMA_CH2_REG_TX_PULLUP_DAC3 = 8,
        int PMA_CH2_REG_TX_OOB_DELAY_SEL = 0,
        string PMA_CH2_REG_TX_POLARITY = "NORMAL",
        int PMA_CH2_REG_TX_SLPBK_AMP = 1,
        string PMA_CH2_REG_TX_LS_MODE_EN = "FALSE",
        string PMA_CH2_REG_TX_JTAG_MODE_EN_OW = "DISABLE",
        string PMA_CH2_REG_TX_JTAG_MODE_EN = "FALSE",
        string PMA_CH2_REG_RX_JTAG_MODE_EN_OW = "DISABLE",
        string PMA_CH2_REG_RX_JTAG_MODE_EN = "FALSE",
        string PMA_CH2_REG_RX_JTAG_OE = "DISABLE",
        int PMA_CH2_REG_RX_ACJTAG_VHYSTSE = 0,
        string PMA_CH2_REG_TX_FBCLK_FAR_EN = "FALSE",
        int PMA_CH2_REG_RX_TERM_MODE_CTRL = 6,
        string PMA_CH2_REG_PLPBK_TXPCLK_EN = "TRUE",
        string PMA_CH2_CFG_LANE_POWERUP = "ON",
        string PMA_CH2_CFG_PMA_POR_N = "TRUE",
        string PMA_CH2_CFG_RX_LANE_POWERUP = "ON",
        string PMA_CH2_CFG_RX_PMA_RSTN = "TRUE",
        string PMA_CH2_CFG_TX_LANE_POWERUP = "ON",
        string PMA_CH2_CFG_TX_PMA_RSTN = "TRUE",
        int PMA_CH2_REG_RESERVED_48_45 = 0,
        int PMA_CH2_REG_RESERVED_69 = 0,
        int PMA_CH2_REG_RESERVED_77_76 = 0,
        int PMA_CH2_REG_RESERVED_171_164 = 0,
        int PMA_CH2_REG_RESERVED_175_172 = 0,
        int PMA_CH2_REG_RESERVED_190 = 0,
        int PMA_CH2_REG_RESERVED_233_232 = 0,
        int PMA_CH2_REG_RESERVED_235_234 = 0,
        int PMA_CH2_REG_RESERVED_241_240 = 0,
        int PMA_CH2_REG_RESERVED_285_283 = 0,
        int PMA_CH2_REG_RESERVED_286 = 0,
        int PMA_CH2_REG_RESERVED_295 = 0,
        int PMA_CH2_REG_RESERVED_298 = 0,
        int PMA_CH2_REG_RESERVED_332_325 = 0,
        int PMA_CH2_REG_RESERVED_340_333 = 0,
        int PMA_CH2_REG_RESERVED_348_341 = 0,
        int PMA_CH2_REG_RESERVED_354_349 = 0,
        int PMA_CH2_REG_RESERVED_373 = 0,
        int PMA_CH2_REG_RESERVED_376 = 0,
        int PMA_CH2_REG_RESERVED_452 = 0,
        int PMA_CH2_REG_RESERVED_502_499 = 0,
        int PMA_CH2_REG_RESERVED_506_505 = 0,
        int PMA_CH2_REG_RESERVED_550_549 = 0,
        int PMA_CH2_REG_RESERVED_556_552 = 0,
        string PMA_CH3_REG_RX_PD = "ON",
        string PMA_CH3_REG_RX_PD_EN = "FALSE",
        string PMA_CH3_REG_RX_CLKPATH_PD = "ON",
        string PMA_CH3_REG_RX_CLKPATH_PD_EN = "FALSE",
        string PMA_CH3_REG_RX_DATAPATH_PD = "ON",
        string PMA_CH3_REG_RX_DATAPATH_PD_EN = "FALSE",
        string PMA_CH3_REG_RX_SIGDET_PD = "ON",
        string PMA_CH3_REG_RX_SIGDET_PD_EN = "FALSE",
        string PMA_CH3_REG_RX_DCC_RST_N = "TRUE",
        string PMA_CH3_REG_RX_DCC_RST_N_EN = "FALSE",
        string PMA_CH3_REG_RX_CDR_RST_N = "TRUE",
        string PMA_CH3_REG_RX_CDR_RST_N_EN = "FALSE",
        string PMA_CH3_REG_RX_SIGDET_RST_N = "TRUE",
        string PMA_CH3_REG_RX_SIGDET_RST_N_EN = "FALSE",
        string PMA_CH3_REG_RXPCLK_SLIP = "FALSE",
        string PMA_CH3_REG_RXPCLK_SLIP_OW = "DISABLE",
        string PMA_CH3_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        string PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        string PMA_CH3_REG_RX_PCLKSWITCH = "FALSE",
        string PMA_CH3_REG_RX_PCLKSWITCH_EN = "FALSE",
        string PMA_CH3_REG_RX_HIGHZ = "FALSE",
        string PMA_CH3_REG_RX_HIGHZ_EN = "FALSE",
        int PMA_CH3_REG_RX_EQ_C_SET = 8,
        int PMA_CH3_REG_RX_EQ_R_SET = 8,
        string PMA_CH3_REG_RX_BUSWIDTH = "20BIT",
        string PMA_CH3_REG_RX_BUSWIDTH_EN = "FALSE",
        string PMA_CH3_REG_RX_RATE = "DIV1",
        string PMA_CH3_REG_RX_RATE_EN = "FALSE",
        int PMA_CH3_REG_RX_RES_TRIM = 51,
        string PMA_CH3_REG_RX_RES_TRIM_EN = "FALSE",
        string PMA_CH3_REG_RX_EQ_OFF = "FALSE",
        int PMA_CH3_REG_RX_PREAMP_IC = 1367,
        string PMA_CH3_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        int PMA_CH3_REG_RX_PIBUF_IC = 2,
        int PMA_CH3_REG_RX_DCC_IC_RX = 3,
        int PMA_CH3_REG_RX_DCC_IC_TX = 3,
        string PMA_CH3_REG_RX_ICTRL_TRX = "100PCT",
        int PMA_CH3_REG_RX_ICTRL_SIGDET = 5,
        string PMA_CH3_REG_RX_ICTRL_PREAMP = "100PCT",
        string PMA_CH3_REG_RX_ICTRL_SLICER = "100PCT",
        string PMA_CH3_REG_RX_ICTRL_PIBUF = "100PCT",
        string PMA_CH3_REG_RX_ICTRL_PI = "100PCT",
        string PMA_CH3_REG_RX_ICTRL_DCC = "100PCT",
        string PMA_CH3_REG_RX_ICTRL_PREDRV = "100PCT",
        string PMA_CH3_REG_TX_RATE = "DIV1",
        string PMA_CH3_REG_TX_RATE_EN = "FALSE",
        string PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        string PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        string PMA_CH3_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        string PMA_CH3_REG_TXCLK_SEL = "PLL",
        string PMA_CH3_REG_RX_DATA_POLARITY = "NORMAL",
        string PMA_CH3_REG_RX_ERR_INSERT = "FALSE",
        string PMA_CH3_REG_UDP_CHK_EN = "FALSE",
        string PMA_CH3_REG_PRBS_SEL = "PRBS7",
        string PMA_CH3_REG_PRBS_CHK_EN = "FALSE",
        string PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = "20BIT",
        string PMA_CH3_REG_BIST_CHK_PAT_SEL = "PRBS",
        string PMA_CH3_REG_LOAD_ERR_CNT = "DISABLE",
        string PMA_CH3_REG_CHK_COUNTER_EN = "FALSE",
        int PMA_CH3_REG_CDR_PROP_GAIN = 2,
        int PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 6,
        int PMA_CH3_REG_CDR_INT_GAIN = 2,
        int PMA_CH3_REG_CDR_INT_TURBO_GAIN = 6,
        int PMA_CH3_REG_CDR_INT_SAT_MAX = 992,
        int PMA_CH3_REG_CDR_INT_SAT_MIN = 32,
        string PMA_CH3_REG_CDR_INT_RST = "FALSE",
        string PMA_CH3_REG_CDR_INT_RST_OW = "DISABLE",
        string PMA_CH3_REG_CDR_PROP_RST = "FALSE",
        string PMA_CH3_REG_CDR_PROP_RST_OW = "DISABLE",
        string PMA_CH3_REG_CDR_LOCK_RST = "FALSE",
        string PMA_CH3_REG_CDR_LOCK_RST_OW = "DISABLE",
        int PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 0,
        int PMA_CH3_REG_CDR_RX_PI_FORCE_D = 0,
        string PMA_CH3_REG_CDR_LOCK_TIMER = "1_2U",
        int PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 1,
        string PMA_CH3_REG_CDR_LOCK_VAL = "FALSE",
        string PMA_CH3_REG_CDR_LOCK_OW = "DISABLE",
        string PMA_CH3_REG_CDR_INT_SAT_DET_EN = "TRUE",
        string PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        string PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        string PMA_CH3_REG_CDR_PI_CTRL_RST = "FALSE",
        string PMA_CH3_REG_CDR_PI_CTRL_RST_OW = "DISABLE",
        string PMA_CH3_REG_CDR_SAT_DET_RST = "FALSE",
        string PMA_CH3_REG_CDR_SAT_DET_RST_OW = "DISABLE",
        string PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        string PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = "DISABLE",
        string PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        int PMA_CH3_REG_CDR_SAT_DET_TIMER = 2,
        string PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        string PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = "DISABLE",
        string PMA_CH3_REG_CDR_TURBO_MODE_EN = "TRUE",
        int PMA_CH3_REG_CDR_STATUS_RADDR_INIT = 0,
        string PMA_CH3_REG_CDR_STATUS_FIFO_EN = "TRUE",
        int PMA_CH3_REG_PMA_TEST_SEL = 0,
        int PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 3,
        int PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 11,
        int PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 15,
        int PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 35,
        int PMA_CH3_REG_RX_PIBUF_IC_TX = 1,
        int PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 0,
        int PMA_CH3_REG_COMINIT_STATUS_CLEAR = 0,
        string PMA_CH3_REG_RX_SYNC_RST_N_EN = "FALSE",
        string PMA_CH3_REG_RX_SYNC_RST_N = "TRUE",
        string PMA_CH3_REG_RX_SATA_COMINIT_OW = "DISABLE",
        string PMA_CH3_REG_RX_SATA_COMINIT = "FALSE",
        string PMA_CH3_REG_RX_SATA_COMWAKE_OW = "DISABLE",
        string PMA_CH3_REG_RX_SATA_COMWAKE = "FALSE",
        string PMA_CH3_REG_RX_DCC_DISABLE = "ENABLE",
        string PMA_CH3_REG_TX_DCC_DISABLE = "ENABLE",
        string PMA_CH3_REG_RX_SLIP_SEL_EN = "FALSE",
        int PMA_CH3_REG_RX_SLIP_SEL = 0,
        string PMA_CH3_REG_RX_SLIP_EN = "FALSE",
        int PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 5,
        string PMA_CH3_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        string PMA_CH3_REG_RX_SIGDET_STATUS_OW = "DISABLE",
        string PMA_CH3_REG_RX_SIGDET_STATUS = "FALSE",
        string PMA_CH3_REG_RX_SIGDET_VTH = "50MV",
        int PMA_CH3_REG_RX_SIGDET_GRM = 0,
        string PMA_CH3_REG_RX_SIGDET_PULSE_EXT = "DISABLE",
        int PMA_CH3_REG_RX_SIGDET_CH2_SEL = 0,
        int PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        string PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        int PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        int PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        string PMA_CH3_REG_SLIP_FIFO_INV_EN = "FALSE",
        string PMA_CH3_REG_SLIP_FIFO_INV = "POS_EDGE",
        int PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        int PMA_CH3_REG_RX_SIGDET_IC_I = 10,
        string PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = "DISABLE",
        string PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        string PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = "DISABLE",
        string PMA_CH3_REG_RX_OOB_DETECTOR_PD = "ON",
        string PMA_CH3_REG_RX_TERM_CM_CTRL = "5DIV7",
        string PMA_CH3_REG_TX_PD = "ON",
        string PMA_CH3_REG_TX_PD_OW = "DISABLE",
        string PMA_CH3_REG_TX_CLKPATH_PD = "ON",
        string PMA_CH3_REG_TX_CLKPATH_PD_OW = "DISABLE",
        int PMA_CH3_REG_TX_BEACON_TIMER_SEL = 0,
        string PMA_CH3_REG_TX_RXDET_REQ_OW = "DISABLE",
        string PMA_CH3_REG_TX_RXDET_REQ = "FALSE",
        string PMA_CH3_REG_TX_BEACON_EN_OW = "DISABLE",
        string PMA_CH3_REG_TX_BEACON_EN = "FALSE",
        string PMA_CH3_REG_TX_EI_EN_OW = "DISABLE",
        string PMA_CH3_REG_TX_EI_EN = "FALSE",
        string PMA_CH3_REG_TX_RES_CAL_EN = "FALSE",
        int PMA_CH3_REG_TX_RES_CAL = 51,
        string PMA_CH3_REG_TX_BIAS_CAL_EN = "FALSE",
        int PMA_CH3_REG_TX_BIAS_CTRL = 48,
        string PMA_CH3_REG_TX_RXDET_TIMER_SEL = "12CYCLE",
        string PMA_CH3_REG_TX_SYNC_OW = "DISABLE",
        string PMA_CH3_REG_TX_SYNC = "DISABLE",
        string PMA_CH3_REG_TX_PD_POST = "OFF",
        string PMA_CH3_REG_TX_PD_POST_OW = "DISABLE",
        string PMA_CH3_REG_TX_RESET_N_OW = "DISABLE",
        string PMA_CH3_REG_TX_RESET_N = "TRUE",
        string PMA_CH3_REG_TX_DCC_RESET_N_OW = "DISABLE",
        string PMA_CH3_REG_TX_DCC_RESET_N = "TRUE",
        string PMA_CH3_REG_TX_BUSWIDTH_OW = "DISABLE",
        string PMA_CH3_REG_TX_BUSWIDTH = "20BIT",
        string PMA_CH3_REG_PLL_READY_OW = "DISABLE",
        string PMA_CH3_REG_PLL_READY = "TRUE",
        string PMA_CH3_REG_TX_PCLK_SW_OW = "DISABLE",
        string PMA_CH3_REG_TX_PCLK_SW = "TRUE",
        int PMA_CH3_REG_EI_PCLK_DELAY_SEL = 0,
        int PMA_CH3_REG_TX_DRV01_DAC0 = 0,
        int PMA_CH3_REG_TX_DRV01_DAC1 = 10,
        int PMA_CH3_REG_TX_DRV01_DAC2 = 16,
        int PMA_CH3_REG_TX_DRV00_DAC0 = 63,
        int PMA_CH3_REG_TX_DRV00_DAC1 = 53,
        int PMA_CH3_REG_TX_DRV00_DAC2 = 48,
        int PMA_CH3_REG_TX_AMP0 = 8,
        int PMA_CH3_REG_TX_AMP1 = 16,
        int PMA_CH3_REG_TX_AMP2 = 32,
        int PMA_CH3_REG_TX_AMP3 = 48,
        int PMA_CH3_REG_TX_AMP4 = 56,
        int PMA_CH3_REG_TX_MARGIN = 0,
        string PMA_CH3_REG_TX_MARGIN_OW = "DISABLE",
        int PMA_CH3_REG_TX_DEEMP = 0,
        string PMA_CH3_REG_TX_DEEMP_OW = "DISABLE",
        string PMA_CH3_REG_TX_SWING = "FALSE",
        string PMA_CH3_REG_TX_SWING_OW = "DISABLE",
        string PMA_CH3_REG_TX_RXDET_THRESHOLD = "100MV",
        int PMA_CH3_REG_TX_BEACON_OSC_CTRL = 4,
        int PMA_CH3_REG_TX_PREDRV_DAC = 1,
        int PMA_CH3_REG_TX_PREDRV_CM_CTRL = 1,
        string PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        string PMA_CH3_REG_TX_PCLK_EDGE_SEL = "POS_EDGE",
        string PMA_CH3_REG_TX_RXDET_STATUS_OW = "DISABLE",
        string PMA_CH3_REG_TX_RXDET_STATUS = "TRUE",
        string PMA_CH3_REG_TX_PRBS_GEN_EN = "FALSE",
        string PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = "20BIT",
        string PMA_CH3_REG_TX_PRBS_SEL = "PRBS7",
        int PMA_CH3_REG_TX_UDP_DATA = 256773,
        string PMA_CH3_REG_TX_FIFO_RST_N = "FALSE",
        int PMA_CH3_REG_TX_FIFO_WP_CTRL = 2,
        string PMA_CH3_REG_TX_FIFO_EN = "FALSE",
        int PMA_CH3_REG_TX_DATA_MUX_SEL = 2,
        string PMA_CH3_REG_TX_ERR_INSERT = "FALSE",
        string PMA_CH3_REG_TX_SATA_EN = "FALSE",
        string PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = "DISABLE",
        string PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = "ENABLE",
        int PMA_CH3_REG_TX_PULLUP_DAC0 = 8,
        int PMA_CH3_REG_TX_PULLUP_DAC1 = 8,
        int PMA_CH3_REG_TX_PULLUP_DAC2 = 8,
        int PMA_CH3_REG_TX_PULLUP_DAC3 = 8,
        int PMA_CH3_REG_TX_OOB_DELAY_SEL = 0,
        string PMA_CH3_REG_TX_POLARITY = "NORMAL",
        int PMA_CH3_REG_TX_SLPBK_AMP = 1,
        string PMA_CH3_REG_TX_LS_MODE_EN = "FALSE",
        string PMA_CH3_REG_TX_JTAG_MODE_EN_OW = "DISABLE",
        string PMA_CH3_REG_TX_JTAG_MODE_EN = "FALSE",
        string PMA_CH3_REG_RX_JTAG_MODE_EN_OW = "DISABLE",
        string PMA_CH3_REG_RX_JTAG_MODE_EN = "FALSE",
        string PMA_CH3_REG_RX_JTAG_OE = "DISABLE",
        int PMA_CH3_REG_RX_ACJTAG_VHYSTSE = 0,
        string PMA_CH3_REG_TX_FBCLK_FAR_EN = "FALSE",
        int PMA_CH3_REG_RX_TERM_MODE_CTRL = 6,
        string PMA_CH3_REG_PLPBK_TXPCLK_EN = "TRUE",
        string PMA_CH3_CFG_LANE_POWERUP = "ON",
        string PMA_CH3_CFG_PMA_POR_N = "TRUE",
        string PMA_CH3_CFG_RX_LANE_POWERUP = "ON",
        string PMA_CH3_CFG_RX_PMA_RSTN = "TRUE",
        string PMA_CH3_CFG_TX_LANE_POWERUP = "ON",
        string PMA_CH3_CFG_TX_PMA_RSTN = "TRUE",
        int PMA_CH3_REG_RESERVED_48_45 = 0,
        int PMA_CH3_REG_RESERVED_69 = 0,
        int PMA_CH3_REG_RESERVED_77_76 = 0,
        int PMA_CH3_REG_RESERVED_171_164 = 0,
        int PMA_CH3_REG_RESERVED_175_172 = 0,
        int PMA_CH3_REG_RESERVED_190 = 0,
        int PMA_CH3_REG_RESERVED_233_232 = 0,
        int PMA_CH3_REG_RESERVED_235_234 = 0,
        int PMA_CH3_REG_RESERVED_241_240 = 0,
        int PMA_CH3_REG_RESERVED_285_283 = 0,
        int PMA_CH3_REG_RESERVED_286 = 0,
        int PMA_CH3_REG_RESERVED_295 = 0,
        int PMA_CH3_REG_RESERVED_298 = 0,
        int PMA_CH3_REG_RESERVED_332_325 = 0,
        int PMA_CH3_REG_RESERVED_340_333 = 0,
        int PMA_CH3_REG_RESERVED_348_341 = 0,
        int PMA_CH3_REG_RESERVED_354_349 = 0,
        int PMA_CH3_REG_RESERVED_373 = 0,
        int PMA_CH3_REG_RESERVED_376 = 0,
        int PMA_CH3_REG_RESERVED_452 = 0,
        int PMA_CH3_REG_RESERVED_502_499 = 0,
        int PMA_CH3_REG_RESERVED_506_505 = 0,
        int PMA_CH3_REG_RESERVED_550_549 = 0,
        int PMA_CH3_REG_RESERVED_556_552 = 0,
        string PMA_PLL0_REG_PLL_POWERDOWN_OW = "DISABLE",
        string PMA_PLL0_REG_PLL_POWERDOWN = "ON",
        string PMA_PLL0_REG_PLL_RESET_N_OW = "DISABLE",
        string PMA_PLL0_REG_PLL_RESET_N = "TRUE",
        string PMA_PLL0_REG_PLL_READY_OW = "DISABLE",
        string PMA_PLL0_REG_PLL_READY = "FALSE",
        string PMA_PLL0_REG_LANE_SYNC_OW = "DISABLE",
        string PMA_PLL0_REG_LANE_SYNC = "FALSE",
        string PMA_PLL0_REG_LOCKDET_REPEAT = "DISABLE",
        string PMA_PLL0_REG_RESCAL_I_CODE_PMA = "DISABLE",
        string PMA_PLL0_REG_RESCAL_RESET_N_OW = "DISABLE",
        string PMA_PLL0_REG_RESCAL_RESET_N = "FALSE",
        string PMA_PLL0_REG_RESCAL_DONE_OW = "DISABLE",
        string PMA_PLL0_REG_RESCAL_DONE = "FALSE",
        string PMA_PLL0_REG_RESCAL_CODE_OW = "DISABLE",
        int PMA_PLL0_REG_LDO_VREF_SEL = 2,
        int PMA_PLL0_REG_BIAS_VCOREP_C = 1,
        int PMA_PLL0_REG_RESCAL_I_CODE = 32,
        string PMA_PLL0_REG_RESCAL_ONCHIP_SMALL_OW = "DISABLE",
        int PMA_PLL0_REG_RESCAL_ONCHIP_SMALL = 0,
        string PMA_PLL0_REG_JTAG_OE = "DISABLE",
        string PMA_PLL0_REG_JTAG_AC_MODE = "DISABLE",
        int PMA_PLL0_REG_JTAG_VHYSTSEL = 0,
        string PMA_PLL0_REG_PLL_LOCKDET_EN_OW = "DISABLE",
        string PMA_PLL0_REG_PLL_LOCKDET_EN = "FALSE",
        string PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = "DISABLE",
        string PMA_PLL0_REG_PLL_LOCKDET_RESET_N = "FALSE",
        string PMA_PLL0_REG_PLL_LOCKED_OW = "DISABLE",
        string PMA_PLL0_REG_PLL_LOCKED = "FALSE",
        string PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = "FALSE",
        string PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = "FALSE",
        string PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = "FALSE",
        int PMA_PLL0_REG_PLL_LOCKDET_REFCT = 7,
        int PMA_PLL0_REG_PLL_LOCKDET_FBCT = 7,
        int PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 4,
        int PMA_PLL0_REG_PLL_LOCKDET_ITER = 3,
        int PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 2,
        string PMA_PLL0_REG_PD_VCO = "ON",
        string PMA_PLL0_REG_FBCLK_TEST_EN = "FALSE",
        string PMA_PLL0_REG_REFCLK_TEST_EN = "FALSE",
        int PMA_PLL0_REG_TEST_SEL = 0,
        string PMA_PLL0_REG_TEST_V_EN = "FALSE",
        string PMA_PLL0_REG_TEST_SIG_HALF_EN = "FALSE",
        int PMA_PLL0_REG_TEST_FSM = 0,
        string PMA_PLL0_REG_REFCLK_OUT_PD = "OFF",
        string PMA_PLL0_REG_BGR_STARTUP_EN = "FALSE",
        string PMA_PLL0_REG_BGR_STARTUP = "FALSE",
        string PMA_PLL0_REG_PD_BGR = "ON",
        string PMA_PLL0_REG_REFCLK_TERM_VCM_EN = "TRUE",
        string PMA_PLL0_REG_FBDIVA_5_EN = "TRUE",
        int PMA_PLL0_REG_FBDIVB = 1,
        string PMA_PLL0_REG_RESET_N_PFDQP_OW = "DISABLE",
        string PMA_PLL0_REG_RESET_N_PFDQP = "FALSE",
        int PMA_PLL0_REG_QPCURRENT = 12,
        string PMA_PLL0_REG_VC_FORCE_EN = "FALSE",
        int PMA_PLL0_REG_VCRESET_C_RING = 24,
        int PMA_PLL0_REG_LPF_R_C = 0,
        int PMA_PLL0_REG_LPF_TR_C = 2,
        string PMA_PLL0_REG_PD_BIAS = "ON",
        int PMA_PLL0_REG_ICTRL_PLL = 1,
        int PMA_PLL0_REG_BIAS_QP = 1,
        int PMA_PLL0_REG_BIAS_LANE_SYNC = 1,
        int PMA_PLL0_REG_BIAS_CLKBUFS1 = 1,
        int PMA_PLL0_REG_TXPCLK_SEL = 0,
        int PMA_PLL0_REG_BIAS_CLKBUFS3 = 1,
        string PMA_PLL0_REG_LANE_SYNC_EN = "FALSE",
        string PMA_PLL0_REG_LANE_SYNC_EN_OW = "DISABLE",
        int PMA_PLL0_REG_BIAS_D2S = 1,
        int PMA_PLL0_REG_BIAS_REFD2S_C = 1,
        int PMA_PLL0_REG_BIAS_VCRST_C = 1,
        int PMA_PLL0_REG_BIAS_REFBUF_C = 1,
        int PMA_PLL0_REG_CLKBUFS1_C = 1,
        int PMA_PLL0_REG_CLKBUFS2_C = 6,
        int PMA_PLL0_REG_CLKBUFS3_C = 6,
        int PMA_PLL0_REG_CLKBUFS4_C = 1,
        int PMA_PLL0_REG_PLL_REFCLK_CML_SEL = 0,
        string PMA_PLL0_REG_REFCLK_SEL = "FALSE",
        string PMA_PLL0_REG_RESCAL_R_CODE_SIGN = "TRUE",
        string PMA_PLL0_REG_PLL_UNLOCKED_OW = "DISABLE",
        string PMA_PLL0_REG_PLL_UNLOCKED = "FALSE",
        string PMA_PLL0_REG_PLL_LOCKDET_MODE = "FALSE",
        string PMA_PLL0_REG_PLL_CLKBUF_PD_LEFT = "ON",
        string PMA_PLL0_REG_PLL_CLKBUF_PD_RIGHT = "ON",
        string PMA_PLL0_REG_RESCAL_EN = "FALSE",
        int PMA_PLL0_REG_RESCAL_I_CODE_VAL = 0,
        int PMA_PLL0_REG_RESCAL_I_CODE_OW = 0,
        int PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 0,
        int PMA_PLL0_REG_RESCAL_WAIT_SEL = 0,
        int PMA_PLL0_REG_I_CTRL_MAX = 45,
        int PMA_PLL0_REG_I_CTRL_MIN = 19,
        string PARM_CFG_HSST_RSTN = "FALSE",
        string PARM_PLL0_POWERUP = "OFF",
        string PARM_PLL0_RSTN = "FALSE",
        string PMA_PLL1_REG_PLL_POWERDOWN_OW = "DISABLE",
        string PMA_PLL1_REG_PLL_POWERDOWN = "ON",
        string PMA_PLL1_REG_PLL_RESET_N_OW = "DISABLE",
        string PMA_PLL1_REG_PLL_RESET_N = "TRUE",
        string PMA_PLL1_REG_PLL_READY_OW = "DISABLE",
        string PMA_PLL1_REG_PLL_READY = "FALSE",
        string PMA_PLL1_REG_LANE_SYNC_OW = "DISABLE",
        string PMA_PLL1_REG_LANE_SYNC = "FALSE",
        string PMA_PLL1_REG_LOCKDET_REPEAT = "DISABLE",
        string PMA_PLL1_REG_RESCAL_I_CODE_PMA = "DISABLE",
        string PMA_PLL1_REG_RESCAL_RESET_N_OW = "DISABLE",
        string PMA_PLL1_REG_RESCAL_RESET_N = "FALSE",
        string PMA_PLL1_REG_RESCAL_DONE_OW = "DISABLE",
        string PMA_PLL1_REG_RESCAL_DONE = "FALSE",
        string PMA_PLL1_REG_RESCAL_CODE_OW = "DISABLE",
        int PMA_PLL1_REG_LDO_VREF_SEL = 2,
        int PMA_PLL1_REG_BIAS_VCOREP_C = 1,
        int PMA_PLL1_REG_RESCAL_I_CODE = 32,
        string PMA_PLL1_REG_RESCAL_ONCHIP_SMALL_OW = "DISABLE",
        int PMA_PLL1_REG_RESCAL_ONCHIP_SMALL = 0,
        string PMA_PLL1_REG_JTAG_OE = "DISABLE",
        string PMA_PLL1_REG_JTAG_AC_MODE = "DISABLE",
        int PMA_PLL1_REG_JTAG_VHYSTSEL = 0,
        string PMA_PLL1_REG_PLL_LOCKDET_EN_OW = "DISABLE",
        string PMA_PLL1_REG_PLL_LOCKDET_EN = "FALSE",
        string PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = "DISABLE",
        string PMA_PLL1_REG_PLL_LOCKDET_RESET_N = "FALSE",
        string PMA_PLL1_REG_PLL_LOCKED_OW = "DISABLE",
        string PMA_PLL1_REG_PLL_LOCKED = "FALSE",
        string PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = "FALSE",
        string PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = "FALSE",
        string PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = "FALSE",
        int PMA_PLL1_REG_PLL_LOCKDET_REFCT = 7,
        int PMA_PLL1_REG_PLL_LOCKDET_FBCT = 7,
        int PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 4,
        int PMA_PLL1_REG_PLL_LOCKDET_ITER = 3,
        int PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 2,
        string PMA_PLL1_REG_PD_VCO = "ON",
        string PMA_PLL1_REG_FBCLK_TEST_EN = "FALSE",
        string PMA_PLL1_REG_REFCLK_TEST_EN = "FALSE",
        int PMA_PLL1_REG_TEST_SEL = 0,
        string PMA_PLL1_REG_TEST_V_EN = "FALSE",
        string PMA_PLL1_REG_TEST_SIG_HALF_EN = "FALSE",
        int PMA_PLL1_REG_TEST_FSM = 0,
        string PMA_PLL1_REG_REFCLK_OUT_PD = "OFF",
        string PMA_PLL1_REG_BGR_STARTUP_EN = "FALSE",
        string PMA_PLL1_REG_BGR_STARTUP = "FALSE",
        string PMA_PLL1_REG_PD_BGR = "ON",
        string PMA_PLL1_REG_REFCLK_TERM_VCM_EN = "TRUE",
        string PMA_PLL1_REG_FBDIVA_5_EN = "TRUE",
        int PMA_PLL1_REG_FBDIVB = 1,
        string PMA_PLL1_REG_RESET_N_PFDQP_OW = "DISABLE",
        string PMA_PLL1_REG_RESET_N_PFDQP = "FALSE",
        int PMA_PLL1_REG_QPCURRENT = 12,
        string PMA_PLL1_REG_VC_FORCE_EN = "FALSE",
        int PMA_PLL1_REG_VCRESET_C_RING = 24,
        int PMA_PLL1_REG_LPF_R_C = 0,
        int PMA_PLL1_REG_LPF_TR_C = 2,
        string PMA_PLL1_REG_PD_BIAS = "ON",
        int PMA_PLL1_REG_ICTRL_PLL = 1,
        int PMA_PLL1_REG_BIAS_QP = 1,
        int PMA_PLL1_REG_BIAS_LANE_SYNC = 1,
        int PMA_PLL1_REG_BIAS_CLKBUFS1 = 1,
        int PMA_PLL1_REG_TXPCLK_SEL = 0,
        int PMA_PLL1_REG_BIAS_CLKBUFS3 = 1,
        string PMA_PLL1_REG_LANE_SYNC_EN = "FALSE",
        string PMA_PLL1_REG_LANE_SYNC_EN_OW = "DISABLE",
        int PMA_PLL1_REG_BIAS_D2S = 1,
        int PMA_PLL1_REG_BIAS_REFD2S_C = 1,
        int PMA_PLL1_REG_BIAS_VCRST_C = 1,
        int PMA_PLL1_REG_BIAS_REFBUF_C = 1,
        int PMA_PLL1_REG_CLKBUFS1_C = 1,
        int PMA_PLL1_REG_CLKBUFS2_C = 6,
        int PMA_PLL1_REG_CLKBUFS3_C = 6,
        int PMA_PLL1_REG_CLKBUFS4_C = 1,
        int PMA_PLL1_REG_PLL_REFCLK_CML_SEL = 0,
        string PMA_PLL1_REG_REFCLK_SEL = "FALSE",
        string PMA_PLL1_REG_RESCAL_R_CODE_SIGN = "TRUE",
        string PMA_PLL1_REG_PLL_UNLOCKED_OW = "DISABLE",
        string PMA_PLL1_REG_PLL_UNLOCKED = "FALSE",
        string PMA_PLL1_REG_PLL_LOCKDET_MODE = "FALSE",
        string PMA_PLL1_REG_PLL_CLKBUF_PD_LEFT = "ON",
        string PMA_PLL1_REG_PLL_CLKBUF_PD_RIGHT = "ON",
        string PMA_PLL1_REG_RESCAL_EN = "FALSE",
        int PMA_PLL1_REG_RESCAL_I_CODE_VAL = 0,
        int PMA_PLL1_REG_RESCAL_I_CODE_OW = 0,
        int PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 0,
        int PMA_PLL1_REG_RESCAL_WAIT_SEL = 0,
        int PMA_PLL1_REG_I_CTRL_MAX = 45,
        int PMA_PLL1_REG_I_CTRL_MIN = 19,
        string PARM_PLL1_POWERUP = "OFF",
        string PARM_PLL1_RSTN = "FALSE",
        string PARM_GRSN_DIS = "FALSE",
        string PARM_CFG_RSTN = "FALSE"
    );

    port
    (
        input P_CFG_ADDR[15:0] ,
        input P_CFG_WDATA[7:0] ,
        input P_TDATA_0[44:0] ,
        input P_TDATA_1[44:0] /*pragma PAP_ARC_GOP_CTRL_PIN="44=CE"*/,
        input P_TDATA_2[44:0] /*pragma PAP_ARC_GOP_CTRL_PIN="44=CE"*/,
        input P_TDATA_3[44:0] /*pragma PAP_ARC_GOP_CTRL_PIN="44=CE"*/,
        input P_PCS_WORD_ALIGN_EN[3:0] ,
        input P_RX_POLARITY_INVERT[3:0] ,
        input P_CEB_ADETECT_EN[3:0] ,
        input P_PCS_MCB_EXT_EN[3:0] ,
        input P_PCS_NEAREND_LOOP[3:0] ,
        input P_PCS_FAREND_LOOP[3:0] ,
        input P_RESCAL_I_CODE_I[5:0] ,
        input P_TX_DEEMP_0[1:0] ,
        input P_TX_RATE_0[2:0] ,
        input P_TX_BUSWIDTH_0[2:0] ,
        input P_TX_MARGIN_0[2:0] ,
        input P_RX_RATE_0[2:0] ,
        input P_RX_BUSWIDTH_0[2:0] ,
        input P_CIM_CLK_ALIGNER_RX0[7:0] ,
        input P_CIM_CLK_ALIGNER_TX0[7:0] ,
        input P_TX_DEEMP_1[1:0] ,
        input P_TX_RATE_1[2:0] ,
        input P_TX_BUSWIDTH_1[2:0] ,
        input P_TX_MARGIN_1[2:0] ,
        input P_RX_RATE_1[2:0] ,
        input P_RX_BUSWIDTH_1[2:0] ,
        input P_CIM_CLK_ALIGNER_RX1[7:0] ,
        input P_CIM_CLK_ALIGNER_TX1[7:0] ,
        input P_TX_DEEMP_2[1:0] ,
        input P_TX_RATE_2[2:0] ,
        input P_TX_BUSWIDTH_2[2:0] ,
        input P_TX_MARGIN_2[2:0] ,
        input P_RX_RATE_2[2:0] ,
        input P_RX_BUSWIDTH_2[2:0] ,
        input P_CIM_CLK_ALIGNER_RX2[7:0] ,
        input P_CIM_CLK_ALIGNER_TX2[7:0] ,
        input P_TX_DEEMP_3[1:0] ,
        input P_TX_RATE_3[2:0] ,
        input P_TX_BUSWIDTH_3[2:0] ,
        input P_TX_MARGIN_3[2:0] ,
        input P_RX_RATE_3[2:0] ,
        input P_RX_BUSWIDTH_3[2:0] ,
        input P_CIM_CLK_ALIGNER_RX3[7:0] ,
        input P_CIM_CLK_ALIGNER_TX3[7:0] ,
        input P_PAD_REFCLKP_0 ,
        input P_PAD_REFCLKN_0 ,
        input P_PAD_REFCLKP_1 ,
        input P_PAD_REFCLKN_1 ,
        input P_PAD_RX_SDP0 ,
        input P_PAD_RX_SDN0 ,
        input P_PAD_RX_SDP1 ,
        input P_PAD_RX_SDN1 ,
        input P_PAD_RX_SDP2 ,
        input P_PAD_RX_SDN2 ,
        input P_PAD_RX_SDP3 ,
        input P_PAD_RX_SDN3 ,
        input P_RX0_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_RX1_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_RX2_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_RX3_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_TX0_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_TX1_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_TX2_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_TX3_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_HSST_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_RX_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_RX_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_RX_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_RX_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_TX_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_TX_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_TX_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_TX_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_CFG_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_CFG_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_CFG_ENABLE /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_CFG_WRITE ,
        input P_RESCAL_RST_I /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PLL_REF_CLK_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_PLL_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PLLPOWERDOWN_0 ,
        input P_LANE_SYNC_0 ,
        input P_LANE_SYNC_EN_0 ,
        input P_RATE_CHANGE_TCLK_ON_0 ,
        input P_PLL_REF_CLK_1 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_PLL_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PLLPOWERDOWN_1 ,
        input P_LANE_SYNC_1 ,
        input P_LANE_SYNC_EN_1 ,
        input P_RATE_CHANGE_TCLK_ON_1 ,
        input P_LANE_PD_0 ,
        input P_LANE_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_RX_LANE_PD_0 ,
        input P_RX_PMA_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_LS_DATA_0 ,
        input P_TX_BEACON_EN_0 ,
        input P_TX_SWING_0 ,
        input P_TX_RXDET_REQ_0 ,
        input P_TX_PMA_RST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_LANE_PD_0 ,
        input P_RX_HIGHZ_0 ,
        input P_CIM_DYN_DLY_SEL_RX0 ,
        input P_CIM_DYN_DLY_SEL_TX0 ,
        input P_CIM_START_ALIGN_RX0 ,
        input P_CIM_START_ALIGN_TX0 ,
        input P_LANE_PD_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_LANE_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_RX_LANE_PD_1 ,
        input P_RX_PMA_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_LS_DATA_1 ,
        input P_TX_BEACON_EN_1 ,
        input P_TX_SWING_1 ,
        input P_TX_RXDET_REQ_1 ,
        input P_TX_PMA_RST_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_LANE_PD_1 ,
        input P_RX_HIGHZ_1 ,
        input P_CIM_DYN_DLY_SEL_RX1 ,
        input P_CIM_DYN_DLY_SEL_TX1 ,
        input P_CIM_START_ALIGN_RX1 ,
        input P_CIM_START_ALIGN_TX1 ,
        input P_LANE_PD_2 ,
        input P_LANE_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_RX_LANE_PD_2 ,
        input P_RX_PMA_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_LS_DATA_2 ,
        input P_TX_BEACON_EN_2 ,
        input P_TX_SWING_2 ,
        input P_TX_RXDET_REQ_2 ,
        input P_TX_PMA_RST_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_LANE_PD_2 ,
        input P_RX_HIGHZ_2 ,
        input P_CIM_DYN_DLY_SEL_RX2 ,
        input P_CIM_DYN_DLY_SEL_TX2 ,
        input P_CIM_START_ALIGN_RX2 ,
        input P_CIM_START_ALIGN_TX2 ,
        input P_LANE_PD_3 ,
        input P_LANE_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_RX_LANE_PD_3 ,
        input P_RX_PMA_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_LS_DATA_3 ,
        input P_TX_BEACON_EN_3 ,
        input P_TX_SWING_3 ,
        input P_TX_RXDET_REQ_3 ,
        input P_TX_PMA_RST_3 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_LANE_PD_3 ,
        input P_RX_HIGHZ_3 ,
        input P_CIM_DYN_DLY_SEL_RX3 ,
        input P_CIM_DYN_DLY_SEL_TX3 ,
        input P_CIM_START_ALIGN_RX3 ,
        input P_CIM_START_ALIGN_TX3 ,
        input P_TEST_SI0 ,
        input P_TEST_SI1 ,
        input P_TEST_SI2 ,
        input P_TEST_SI3 ,
        input P_TEST_SI4 ,
        input P_TEST_SI5 ,
        input P_TEST_SI6 ,
        input P_TEST_SI7 ,
        input P_TEST_SE_N /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input P_TEST_MODE_N ,
        input P_TEST_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_TEST_RSTN /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_COMPRESSION_MODE ,
        input P_PLL_BYPASS ,
        input P_PLL_RESET ,
        output P_CFG_RDATA[7:0],
        output P_PCS_RX_MCB_STATUS[3:0],
        output P_PCS_LSM_SYNCED[3:0],
        output P_RDATA_0[46:0],
        output P_RDATA_1[46:0],
        output P_RDATA_2[46:0],
        output P_RDATA_3[46:0],
        output P_RCLK2FABRIC[3:0],
        output P_TCLK2FABRIC[3:0],
        output P_RESCAL_I_CODE_O[5:0],
        output P_TEST_STATUS_0[19:0],
        output P_CA_ALIGN_RX[3:0],
        output P_CA_ALIGN_TX[3:0],
        output P_TEST_STATUS_1[19:0],
        output P_TEST_STATUS_2[19:0],
        output P_TEST_STATUS_3[19:0],
        output P_PAD_PLL_TEST_0,
        output P_PAD_PLL_TEST_1,
        output P_PAD_TX_SDP0,
        output P_PAD_TX_SDN0,
        output P_PAD_TX_SDP1,
        output P_PAD_TX_SDN1,
        output P_PAD_TX_SDP2,
        output P_PAD_TX_SDN2,
        output P_PAD_TX_SDP3,
        output P_PAD_TX_SDN3,
        output P_CFG_READY,
        output P_CFG_INT,
        output P_REFCK2CORE_0,
        output P_PLL_READY_0,
        output P_REFCK2CORE_1,
        output P_PLL_READY_1,
        output P_RX_SIGDET_STATUS_0,
        output P_RX_SATA_COMINIT_0,
        output P_RX_SATA_COMWAKE_0,
        output P_RX_LS_DATA_0,
        output P_RX_READY_0,
        output P_TX_RXDET_STATUS_0,
        output P_RX_SIGDET_STATUS_1,
        output P_RX_SATA_COMINIT_1,
        output P_RX_SATA_COMWAKE_1,
        output P_RX_LS_DATA_1,
        output P_RX_READY_1,
        output P_TX_RXDET_STATUS_1,
        output P_RX_SIGDET_STATUS_2,
        output P_RX_SATA_COMINIT_2,
        output P_RX_SATA_COMWAKE_2,
        output P_RX_LS_DATA_2,
        output P_RX_READY_2,
        output P_TX_RXDET_STATUS_2,
        output P_RX_SIGDET_STATUS_3,
        output P_RX_SATA_COMINIT_3,
        output P_RX_SATA_COMWAKE_3,
        output P_RX_LS_DATA_3,
        output P_RX_READY_3,
        output P_TX_RXDET_STATUS_3,
        output P_TEST_SO0,
        output P_TEST_SO1,
        output P_TEST_SO2,
        output P_TEST_SO3,
        output P_TEST_SO4,
        output P_TEST_SO5,
        output P_TEST_SO6,
        output P_TEST_SO7
    );
};

implementation impl of gopHSST
{
    device HSST hsst
    parameter map
    (
        CP_PCS_CH0_BYPASS_WORD_ALIGN                                      =>         PCS_CH0_BYPASS_WORD_ALIGN                                               ,
        CP_PCS_CH0_BYPASS_DENC                                            =>         PCS_CH0_BYPASS_DENC                                                     ,
        CP_PCS_CH0_BYPASS_BONDING                                         =>         PCS_CH0_BYPASS_BONDING                                                  ,
        CP_PCS_CH0_BYPASS_CTC                                             =>         PCS_CH0_BYPASS_CTC                                                      ,
        CP_PCS_CH0_BYPASS_GEAR                                            =>         PCS_CH0_BYPASS_GEAR                                                     ,
        CP_PCS_CH0_BYPASS_BRIDGE                                          =>         PCS_CH0_BYPASS_BRIDGE                                                   ,
        CP_PCS_CH0_DATA_MODE                                              =>         PCS_CH0_DATA_MODE                                                       ,
        CP_PCS_CH0_RX_POLARITY_INV                                        =>         PCS_CH0_RX_POLARITY_INV                                                 ,
        CP_PCS_CH0_ALIGN_MODE                                             =>         PCS_CH0_ALIGN_MODE                                                      ,
        CP_PCS_CH0_SAMP_16B                                               =>         PCS_CH0_SAMP_16B                                                        ,
        CP_PCS_CH0_COMMA_REG0                                             =>         PCS_CH0_COMMA_REG0                                                      ,
        CP_PCS_CH0_COMMA_MASK                                             =>         PCS_CH0_COMMA_MASK                                                      ,
        CP_PCS_CH0_CEB_MODE                                               =>         PCS_CH0_CEB_MODE                                                        ,
        CP_PCS_CH0_CTC_MODE                                               =>         PCS_CH0_CTC_MODE                                                        ,
        CP_PCS_CH0_A_REG                                                  =>         PCS_CH0_A_REG                                                           ,
        CP_PCS_CH0_GE_AUTO_EN                                             =>         PCS_CH0_GE_AUTO_EN                                                      ,
        CP_PCS_CH0_SKIP_REG0                                              =>         PCS_CH0_SKIP_REG0                                                       ,
        CP_PCS_CH0_SKIP_REG1                                              =>         PCS_CH0_SKIP_REG1                                                       ,
        CP_PCS_CH0_SKIP_REG2                                              =>         PCS_CH0_SKIP_REG2                                                       ,
        CP_PCS_CH0_SKIP_REG3                                              =>         PCS_CH0_SKIP_REG3                                                       ,
        CP_PCS_CH0_DEC_DUAL                                               =>         PCS_CH0_DEC_DUAL                                                        ,
        CP_PCS_CH0_SPLIT                                                  =>         PCS_CH0_SPLIT                                                           ,
        CP_PCS_CH0_FIFOFLAG_CTC                                           =>         PCS_CH0_FIFOFLAG_CTC                                                    ,
        CP_PCS_CH0_COMMA_DET_MODE                                         =>         PCS_CH0_COMMA_DET_MODE                                                  ,
        CP_PCS_CH0_ERRDETECT_SILENCE                                      =>         PCS_CH0_ERRDETECT_SILENCE                                               ,
        CP_PCS_CH0_PMA_RCLK_POLINV                                        =>         PCS_CH0_PMA_RCLK_POLINV                                                 ,
        CP_PCS_CH0_PCS_RCLK_SEL                                           =>         PCS_CH0_PCS_RCLK_SEL                                                    ,
        CP_PCS_CH0_MCB_RCLK_POLINV                                        =>         PCS_CH0_MCB_RCLK_POLINV                                                 ,
        CP_PCS_CH0_CB_RCLK_SEL                                            =>         PCS_CH0_CB_RCLK_SEL                                                     ,
        CP_PCS_CH0_AFTER_CTC_RCLK_SEL                                     =>         PCS_CH0_AFTER_CTC_RCLK_SEL                                              ,
        CP_PCS_CH0_RCLK_POLINV                                            =>         PCS_CH0_RCLK_POLINV                                                     ,
        CP_PCS_CH0_BRIDGE_RCLK_SEL                                        =>         PCS_CH0_BRIDGE_RCLK_SEL                                                 ,
        CP_PCS_CH0_PCS_RCLK_EN                                            =>         PCS_CH0_PCS_RCLK_EN                                                     ,
        CP_PCS_CH0_CB_RCLK_EN                                             =>         PCS_CH0_CB_RCLK_EN                                                      ,
        CP_PCS_CH0_AFTER_CTC_RCLK_EN                                      =>         PCS_CH0_AFTER_CTC_RCLK_EN                                               ,
        CP_PCS_CH0_AFTER_CTC_RCLK_EN_GB                                   =>         PCS_CH0_AFTER_CTC_RCLK_EN_GB                                            ,
        CP_PCS_CH0_BRIDGE_RCLK_EN                                         =>         PCS_CH0_BRIDGE_RCLK_EN                                                  ,
        CP_PCS_CH0_PCS_RX_RSTN                                            =>         PCS_CH0_PCS_RX_RSTN                                                     ,
        CP_PCS_CH0_SLAVE                                                  =>         PCS_CH0_SLAVE                                                           ,
        CP_PCS_CH0_PCIE_SLAVE                                             =>         PCS_CH0_PCIE_SLAVE                                                      ,
        CP_PCS_CH0_PCS_CB_RSTN                                            =>         PCS_CH0_PCS_CB_RSTN                                                     ,
        CP_PCS_CH0_TX_BYPASS_BRIDGE_UINT                                  =>         PCS_CH0_TX_BYPASS_BRIDGE_UINT                                           ,
        CP_PCS_CH0_TX_BYPASS_GEAR                                         =>         PCS_CH0_TX_BYPASS_GEAR                                                  ,
        CP_PCS_CH0_TX_BYPASS_ENC                                          =>         PCS_CH0_TX_BYPASS_ENC                                                   ,
        CP_PCS_CH0_TX_BYPASS_BIT_SLIP                                     =>         PCS_CH0_TX_BYPASS_BIT_SLIP                                              ,
        CP_PCS_CH0_TX_GEAR_SPLIT                                          =>         PCS_CH0_TX_GEAR_SPLIT                                                   ,
        CP_PCS_CH0_TX_DRIVE_REG_MODE                                      =>         PCS_CH0_TX_DRIVE_REG_MODE                                               ,
        CP_PCS_CH0_TX_BIT_SLIP_CYCLES                                     =>         PCS_CH0_TX_BIT_SLIP_CYCLES                                              ,
        CP_PCS_CH0_INT_TX_MASK_0                                          =>         PCS_CH0_INT_TX_MASK_0                                                   ,
        CP_PCS_CH0_INT_TX_MASK_1                                          =>         PCS_CH0_INT_TX_MASK_1                                                   ,
        CP_PCS_CH0_INT_TX_MASK_2                                          =>         PCS_CH0_INT_TX_MASK_2                                                   ,
        CP_PCS_CH0_INT_TX_CLR_0                                           =>         PCS_CH0_INT_TX_CLR_0                                                    ,
        CP_PCS_CH0_INT_TX_CLR_1                                           =>         PCS_CH0_INT_TX_CLR_1                                                    ,
        CP_PCS_CH0_INT_TX_CLR_2                                           =>         PCS_CH0_INT_TX_CLR_2                                                    ,
        CP_PCS_CH0_TX_PMA_TCLK_POLINV                                     =>         PCS_CH0_TX_PMA_TCLK_POLINV                                              ,
        CP_PCS_CH0_TX_PCS_CLK_EN_SEL                                      =>         PCS_CH0_TX_PCS_CLK_EN_SEL                                               ,
        CP_PCS_CH0_TX_BRIDGE_TCLK_SEL                                     =>         PCS_CH0_TX_BRIDGE_TCLK_SEL                                              ,
        CP_PCS_CH0_TX_TCLK_POLINV                                         =>         PCS_CH0_TX_TCLK_POLINV                                                  ,
        CP_PCS_CH0_TX_PCS_TX_RSTN                                         =>         PCS_CH0_TX_PCS_TX_RSTN                                                  ,
        CP_PCS_CH0_TX_SLAVE                                               =>         PCS_CH0_TX_SLAVE                                                        ,
        CP_PCS_CH0_TX_BRIDGE_CLK_EN_SEL                                   =>         PCS_CH0_TX_BRIDGE_CLK_EN_SEL                                            ,
        CP_PCS_CH0_DATA_WIDTH_MODE                                        =>         PCS_CH0_DATA_WIDTH_MODE                                                 ,
        CP_PCS_CH0_TX_TCLK2FABRIC_SEL                                     =>         PCS_CH0_TX_TCLK2FABRIC_SEL                                              ,
        CP_PCS_CH0_TX_OUTZZ                                               =>         PCS_CH0_TX_OUTZZ                                                        ,
        CP_PCS_CH0_ENC_DUAL                                               =>         PCS_CH0_ENC_DUAL                                                        ,
        CP_PCS_CH0_TX_BITSLIP_DATA_MODE                                   =>         PCS_CH0_TX_BITSLIP_DATA_MODE                                            ,
        CP_PCS_CH0_COMMA_REG1                                             =>         PCS_CH0_COMMA_REG1                                                      ,
        CP_PCS_CH0_RAPID_IMAX                                             =>         PCS_CH0_RAPID_IMAX                                                      ,
        CP_PCS_CH0_RAPID_VMIN_1                                           =>         PCS_CH0_RAPID_VMIN_1                                                    ,
        CP_PCS_CH0_RAPID_VMIN_2                                           =>         PCS_CH0_RAPID_VMIN_2                                                    ,
        CP_PCS_CH0_RX_PRBS_MODE                                           =>         PCS_CH0_RX_PRBS_MODE                                                    ,
        CP_PCS_CH0_RX_ERRCNT_CLR                                          =>         PCS_CH0_RX_ERRCNT_CLR                                                   ,
        CP_PCS_CH0_TX_PRBS_MODE                                           =>         PCS_CH0_TX_PRBS_MODE                                                    ,
        CP_PCS_CH0_TX_INSERT_ER                                           =>         PCS_CH0_TX_INSERT_ER                                                    ,
        CP_PCS_CH0_ENABLE_PRBS_GEN                                        =>         PCS_CH0_ENABLE_PRBS_GEN                                                 ,
        CP_PCS_CH0_ERR_CNT                                                =>         PCS_CH0_ERR_CNT                                                         ,
        CP_PCS_CH0_DEFAULT_RADDR                                          =>         PCS_CH0_DEFAULT_RADDR                                                   ,
        CP_PCS_CH0_MASTER_CHECK_OFFSET                                    =>         PCS_CH0_MASTER_CHECK_OFFSET                                             ,
        CP_PCS_CH0_DELAY_SET                                              =>         PCS_CH0_DELAY_SET                                                       ,
        CP_PCS_CH0_SEACH_OFFSET                                           =>         PCS_CH0_SEACH_OFFSET                                                    ,
        CP_PCS_CH0_CEB_RAPIDLS_MMAX                                       =>         PCS_CH0_CEB_RAPIDLS_MMAX                                                ,
        CP_PCS_CH0_CTC_AFULL                                              =>         PCS_CH0_CTC_AFULL                                                       ,
        CP_PCS_CH0_CTC_AEMPTY                                             =>         PCS_CH0_CTC_AEMPTY                                                      ,
        CP_PCS_CH0_CTC_CONTI_SKP_SET                                      =>         PCS_CH0_CTC_CONTI_SKP_SET                                               ,
        CP_PCS_CH0_FAR_LOOP                                               =>         PCS_CH0_FAR_LOOP                                                        ,
        CP_PCS_CH0_NEAR_LOOP                                              =>         PCS_CH0_NEAR_LOOP                                                       ,
        CP_PCS_CH0_INT_RX_MASK_0                                          =>         PCS_CH0_INT_RX_MASK_0                                                   ,
        CP_PCS_CH0_INT_RX_MASK_1                                          =>         PCS_CH0_INT_RX_MASK_1                                                   ,
        CP_PCS_CH0_INT_RX_MASK_2                                          =>         PCS_CH0_INT_RX_MASK_2                                                   ,
        CP_PCS_CH0_INT_RX_MASK_3                                          =>         PCS_CH0_INT_RX_MASK_3                                                   ,
        CP_PCS_CH0_INT_RX_MASK_4                                          =>         PCS_CH0_INT_RX_MASK_4                                                   ,
        CP_PCS_CH0_INT_RX_MASK_5                                          =>         PCS_CH0_INT_RX_MASK_5                                                   ,
        CP_PCS_CH0_INT_RX_MASK_6                                          =>         PCS_CH0_INT_RX_MASK_6                                                   ,
        CP_PCS_CH0_INT_RX_MASK_7                                          =>         PCS_CH0_INT_RX_MASK_7                                                   ,
        CP_PCS_CH0_INT_RX_CLR_0                                           =>         PCS_CH0_INT_RX_CLR_0                                                    ,
        CP_PCS_CH0_INT_RX_CLR_1                                           =>         PCS_CH0_INT_RX_CLR_1                                                    ,
        CP_PCS_CH0_INT_RX_CLR_2                                           =>         PCS_CH0_INT_RX_CLR_2                                                    ,
        CP_PCS_CH0_INT_RX_CLR_3                                           =>         PCS_CH0_INT_RX_CLR_3                                                    ,
        CP_PCS_CH0_INT_RX_CLR_4                                           =>         PCS_CH0_INT_RX_CLR_4                                                    ,
        CP_PCS_CH0_INT_RX_CLR_5                                           =>         PCS_CH0_INT_RX_CLR_5                                                    ,
        CP_PCS_CH0_INT_RX_CLR_6                                           =>         PCS_CH0_INT_RX_CLR_6                                                    ,
        CP_PCS_CH0_INT_RX_CLR_7                                           =>         PCS_CH0_INT_RX_CLR_7                                                    ,
        CP_PCS_CH0_CA_RX                                                  =>         PCS_CH0_CA_RX                                                           ,
        CP_PCS_CH1_CA_RX                                                  =>         PCS_CH1_CA_RX                                                           ,
        CP_PCS_CH2_CA_RX                                                  =>         PCS_CH2_CA_RX                                                           ,
        CP_PCS_CH3_CA_RX                                                  =>         PCS_CH3_CA_RX                                                           ,
        CP_PCS_CH0_CA_TX                                                  =>         PCS_CH0_CA_TX                                                           ,
        CP_PCS_CH1_CA_TX                                                  =>         PCS_CH1_CA_TX                                                           ,
        CP_PCS_CH2_CA_TX                                                  =>         PCS_CH2_CA_TX                                                           ,
        CP_PCS_CH3_CA_TX                                                  =>         PCS_CH3_CA_TX                                                           ,
        CP_PCS_CH0_CA_DYN_DLY_EN_RX                                       =>         PCS_CH0_CA_DYN_DLY_EN_RX                                                ,
        CP_PCS_CH1_CA_DYN_DLY_EN_RX                                       =>         PCS_CH1_CA_DYN_DLY_EN_RX                                                ,
        CP_PCS_CH2_CA_DYN_DLY_EN_RX                                       =>         PCS_CH2_CA_DYN_DLY_EN_RX                                                ,
        CP_PCS_CH3_CA_DYN_DLY_EN_RX                                       =>         PCS_CH3_CA_DYN_DLY_EN_RX                                                ,
        CP_PCS_CH0_CA_DYN_DLY_EN_TX                                       =>         PCS_CH0_CA_DYN_DLY_EN_TX                                                ,
        CP_PCS_CH1_CA_DYN_DLY_EN_TX                                       =>         PCS_CH1_CA_DYN_DLY_EN_TX                                                ,
        CP_PCS_CH2_CA_DYN_DLY_EN_TX                                       =>         PCS_CH2_CA_DYN_DLY_EN_TX                                                ,
        CP_PCS_CH3_CA_DYN_DLY_EN_TX                                       =>         PCS_CH3_CA_DYN_DLY_EN_TX                                                ,
        CP_PCS_CH0_CA_DYN_DLY_SEL_RX                                      =>         PCS_CH0_CA_DYN_DLY_SEL_RX                                               ,
        CP_PCS_CH1_CA_DYN_DLY_SEL_RX                                      =>         PCS_CH1_CA_DYN_DLY_SEL_RX                                               ,
        CP_PCS_CH2_CA_DYN_DLY_SEL_RX                                      =>         PCS_CH2_CA_DYN_DLY_SEL_RX                                               ,
        CP_PCS_CH3_CA_DYN_DLY_SEL_RX                                      =>         PCS_CH3_CA_DYN_DLY_SEL_RX                                               ,
        CP_PCS_CH0_CA_DYN_DLY_SEL_TX                                      =>         PCS_CH0_CA_DYN_DLY_SEL_TX                                               ,
        CP_PCS_CH1_CA_DYN_DLY_SEL_TX                                      =>         PCS_CH1_CA_DYN_DLY_SEL_TX                                               ,
        CP_PCS_CH2_CA_DYN_DLY_SEL_TX                                      =>         PCS_CH2_CA_DYN_DLY_SEL_TX                                               ,
        CP_PCS_CH3_CA_DYN_DLY_SEL_TX                                      =>         PCS_CH3_CA_DYN_DLY_SEL_TX                                               ,
        CP_PCS_CH0_CA_RSTN_RX                                             =>         PCS_CH0_CA_RSTN_RX                                                      ,
        CP_PCS_CH1_CA_RSTN_RX                                             =>         PCS_CH1_CA_RSTN_RX                                                      ,
        CP_PCS_CH2_CA_RSTN_RX                                             =>         PCS_CH2_CA_RSTN_RX                                                      ,
        CP_PCS_CH3_CA_RSTN_RX                                             =>         PCS_CH3_CA_RSTN_RX                                                      ,
        CP_PCS_CH0_CA_RSTN_TX                                             =>         PCS_CH0_CA_RSTN_TX                                                      ,
        CP_PCS_CH1_CA_RSTN_TX                                             =>         PCS_CH1_CA_RSTN_TX                                                      ,
        CP_PCS_CH2_CA_RSTN_TX                                             =>         PCS_CH2_CA_RSTN_TX                                                      ,
        CP_PCS_CH3_CA_RSTN_TX                                             =>         PCS_CH3_CA_RSTN_TX                                                      ,
        CP_PCS_CH1_BYPASS_WORD_ALIGN                                      =>         PCS_CH1_BYPASS_WORD_ALIGN                                               ,
        CP_PCS_CH1_BYPASS_DENC                                            =>         PCS_CH1_BYPASS_DENC                                                     ,
        CP_PCS_CH1_BYPASS_BONDING                                         =>         PCS_CH1_BYPASS_BONDING                                                  ,
        CP_PCS_CH1_BYPASS_CTC                                             =>         PCS_CH1_BYPASS_CTC                                                      ,
        CP_PCS_CH1_BYPASS_GEAR                                            =>         PCS_CH1_BYPASS_GEAR                                                     ,
        CP_PCS_CH1_BYPASS_BRIDGE                                          =>         PCS_CH1_BYPASS_BRIDGE                                                   ,
        CP_PCS_CH1_DATA_MODE                                              =>         PCS_CH1_DATA_MODE                                                       ,
        CP_PCS_CH1_RX_POLARITY_INV                                        =>         PCS_CH1_RX_POLARITY_INV                                                 ,
        CP_PCS_CH1_ALIGN_MODE                                             =>         PCS_CH1_ALIGN_MODE                                                      ,
        CP_PCS_CH1_SAMP_16B                                               =>         PCS_CH1_SAMP_16B                                                        ,
        CP_PCS_CH1_COMMA_REG0                                             =>         PCS_CH1_COMMA_REG0                                                      ,
        CP_PCS_CH1_COMMA_MASK                                             =>         PCS_CH1_COMMA_MASK                                                      ,
        CP_PCS_CH1_CEB_MODE                                               =>         PCS_CH1_CEB_MODE                                                        ,
        CP_PCS_CH1_CTC_MODE                                               =>         PCS_CH1_CTC_MODE                                                        ,
        CP_PCS_CH1_A_REG                                                  =>         PCS_CH1_A_REG                                                           ,
        CP_PCS_CH1_GE_AUTO_EN                                             =>         PCS_CH1_GE_AUTO_EN                                                      ,
        CP_PCS_CH1_SKIP_REG0                                              =>         PCS_CH1_SKIP_REG0                                                       ,
        CP_PCS_CH1_SKIP_REG1                                              =>         PCS_CH1_SKIP_REG1                                                       ,
        CP_PCS_CH1_SKIP_REG2                                              =>         PCS_CH1_SKIP_REG2                                                       ,
        CP_PCS_CH1_SKIP_REG3                                              =>         PCS_CH1_SKIP_REG3                                                       ,
        CP_PCS_CH1_DEC_DUAL                                               =>         PCS_CH1_DEC_DUAL                                                        ,
        CP_PCS_CH1_SPLIT                                                  =>         PCS_CH1_SPLIT                                                           ,
        CP_PCS_CH1_FIFOFLAG_CTC                                           =>         PCS_CH1_FIFOFLAG_CTC                                                    ,
        CP_PCS_CH1_COMMA_DET_MODE                                         =>         PCS_CH1_COMMA_DET_MODE                                                  ,
        CP_PCS_CH1_ERRDETECT_SILENCE                                      =>         PCS_CH1_ERRDETECT_SILENCE                                               ,
        CP_PCS_CH1_PMA_RCLK_POLINV                                        =>         PCS_CH1_PMA_RCLK_POLINV                                                 ,
        CP_PCS_CH1_PCS_RCLK_SEL                                           =>         PCS_CH1_PCS_RCLK_SEL                                                    ,
        CP_PCS_CH1_MCB_RCLK_POLINV                                        =>         PCS_CH1_MCB_RCLK_POLINV                                                 ,
        CP_PCS_CH1_CB_RCLK_SEL                                            =>         PCS_CH1_CB_RCLK_SEL                                                     ,
        CP_PCS_CH1_AFTER_CTC_RCLK_SEL                                     =>         PCS_CH1_AFTER_CTC_RCLK_SEL                                              ,
        CP_PCS_CH1_RCLK_POLINV                                            =>         PCS_CH1_RCLK_POLINV                                                     ,
        CP_PCS_CH1_BRIDGE_RCLK_SEL                                        =>         PCS_CH1_BRIDGE_RCLK_SEL                                                 ,
        CP_PCS_CH1_PCS_RCLK_EN                                            =>         PCS_CH1_PCS_RCLK_EN                                                     ,
        CP_PCS_CH1_CB_RCLK_EN                                             =>         PCS_CH1_CB_RCLK_EN                                                      ,
        CP_PCS_CH1_AFTER_CTC_RCLK_EN                                      =>         PCS_CH1_AFTER_CTC_RCLK_EN                                               ,
        CP_PCS_CH1_AFTER_CTC_RCLK_EN_GB                                   =>         PCS_CH1_AFTER_CTC_RCLK_EN_GB                                            ,
        CP_PCS_CH1_BRIDGE_RCLK_EN                                         =>         PCS_CH1_BRIDGE_RCLK_EN                                                  ,
        CP_PCS_CH1_PCS_RX_RSTN                                            =>         PCS_CH1_PCS_RX_RSTN                                                     ,
        CP_PCS_CH1_SLAVE                                                  =>         PCS_CH1_SLAVE                                                           ,
        CP_PCS_CH1_PCIE_SLAVE                                             =>         PCS_CH1_PCIE_SLAVE                                                      ,
        CP_PCS_CH1_PCS_CB_RSTN                                            =>         PCS_CH1_PCS_CB_RSTN                                                     ,
        CP_PCS_CH1_TX_BYPASS_BRIDGE_UINT                                  =>         PCS_CH1_TX_BYPASS_BRIDGE_UINT                                           ,
        CP_PCS_CH1_TX_BYPASS_GEAR                                         =>         PCS_CH1_TX_BYPASS_GEAR                                                  ,
        CP_PCS_CH1_TX_BYPASS_ENC                                          =>         PCS_CH1_TX_BYPASS_ENC                                                   ,
        CP_PCS_CH1_TX_BYPASS_BIT_SLIP                                     =>         PCS_CH1_TX_BYPASS_BIT_SLIP                                              ,
        CP_PCS_CH1_TX_GEAR_SPLIT                                          =>         PCS_CH1_TX_GEAR_SPLIT                                                   ,
        CP_PCS_CH1_TX_DRIVE_REG_MODE                                      =>         PCS_CH1_TX_DRIVE_REG_MODE                                               ,
        CP_PCS_CH1_TX_BIT_SLIP_CYCLES                                     =>         PCS_CH1_TX_BIT_SLIP_CYCLES                                              ,
        CP_PCS_CH1_INT_TX_MASK_0                                          =>         PCS_CH1_INT_TX_MASK_0                                                   ,
        CP_PCS_CH1_INT_TX_MASK_1                                          =>         PCS_CH1_INT_TX_MASK_1                                                   ,
        CP_PCS_CH1_INT_TX_MASK_2                                          =>         PCS_CH1_INT_TX_MASK_2                                                   ,
        CP_PCS_CH1_INT_TX_CLR_0                                           =>         PCS_CH1_INT_TX_CLR_0                                                    ,
        CP_PCS_CH1_INT_TX_CLR_1                                           =>         PCS_CH1_INT_TX_CLR_1                                                    ,
        CP_PCS_CH1_INT_TX_CLR_2                                           =>         PCS_CH1_INT_TX_CLR_2                                                    ,
        CP_PCS_CH1_TX_PMA_TCLK_POLINV                                     =>         PCS_CH1_TX_PMA_TCLK_POLINV                                              ,
        CP_PCS_CH1_TX_PCS_CLK_EN_SEL                                      =>         PCS_CH1_TX_PCS_CLK_EN_SEL                                               ,
        CP_PCS_CH1_TX_BRIDGE_TCLK_SEL                                     =>         PCS_CH1_TX_BRIDGE_TCLK_SEL                                              ,
        CP_PCS_CH1_TX_TCLK_POLINV                                         =>         PCS_CH1_TX_TCLK_POLINV                                                  ,
        CP_PCS_CH1_TX_PCS_TX_RSTN                                         =>         PCS_CH1_TX_PCS_TX_RSTN                                                  ,
        CP_PCS_CH1_TX_SLAVE                                               =>         PCS_CH1_TX_SLAVE                                                        ,
        CP_PCS_CH1_TX_BRIDGE_CLK_EN_SEL                                   =>         PCS_CH1_TX_BRIDGE_CLK_EN_SEL                                            ,
        CP_PCS_CH1_DATA_WIDTH_MODE                                        =>         PCS_CH1_DATA_WIDTH_MODE                                                 ,
        CP_PCS_CH1_TX_TCLK2FABRIC_SEL                                     =>         PCS_CH1_TX_TCLK2FABRIC_SEL                                              ,
        CP_PCS_CH1_TX_OUTZZ                                               =>         PCS_CH1_TX_OUTZZ                                                        ,
        CP_PCS_CH1_ENC_DUAL                                               =>         PCS_CH1_ENC_DUAL                                                        ,
        CP_PCS_CH1_TX_BITSLIP_DATA_MODE                                   =>         PCS_CH1_TX_BITSLIP_DATA_MODE                                            ,
        CP_PCS_CH1_COMMA_REG1                                             =>         PCS_CH1_COMMA_REG1                                                      ,
        CP_PCS_CH1_RAPID_IMAX                                             =>         PCS_CH1_RAPID_IMAX                                                      ,
        CP_PCS_CH1_RAPID_VMIN_1                                           =>         PCS_CH1_RAPID_VMIN_1                                                    ,
        CP_PCS_CH1_RAPID_VMIN_2                                           =>         PCS_CH1_RAPID_VMIN_2                                                    ,
        CP_PCS_CH1_RX_PRBS_MODE                                           =>         PCS_CH1_RX_PRBS_MODE                                                    ,
        CP_PCS_CH1_RX_ERRCNT_CLR                                          =>         PCS_CH1_RX_ERRCNT_CLR                                                   ,
        CP_PCS_CH1_TX_PRBS_MODE                                           =>         PCS_CH1_TX_PRBS_MODE                                                    ,
        CP_PCS_CH1_TX_INSERT_ER                                           =>         PCS_CH1_TX_INSERT_ER                                                    ,
        CP_PCS_CH1_ENABLE_PRBS_GEN                                        =>         PCS_CH1_ENABLE_PRBS_GEN                                                 ,
        CP_PCS_CH1_ERR_CNT                                                =>         PCS_CH1_ERR_CNT                                                         ,
        CP_PCS_CH1_DEFAULT_RADDR                                          =>         PCS_CH1_DEFAULT_RADDR                                                   ,
        CP_PCS_CH1_MASTER_CHECK_OFFSET                                    =>         PCS_CH1_MASTER_CHECK_OFFSET                                             ,
        CP_PCS_CH1_DELAY_SET                                              =>         PCS_CH1_DELAY_SET                                                       ,
        CP_PCS_CH1_SEACH_OFFSET                                           =>         PCS_CH1_SEACH_OFFSET                                                    ,
        CP_PCS_CH1_CEB_RAPIDLS_MMAX                                       =>         PCS_CH1_CEB_RAPIDLS_MMAX                                                ,
        CP_PCS_CH1_CTC_AFULL                                              =>         PCS_CH1_CTC_AFULL                                                       ,
        CP_PCS_CH1_CTC_AEMPTY                                             =>         PCS_CH1_CTC_AEMPTY                                                      ,
        CP_PCS_CH1_CTC_CONTI_SKP_SET                                      =>         PCS_CH1_CTC_CONTI_SKP_SET                                               ,
        CP_PCS_CH1_FAR_LOOP                                               =>         PCS_CH1_FAR_LOOP                                                        ,
        CP_PCS_CH1_NEAR_LOOP                                              =>         PCS_CH1_NEAR_LOOP                                                       ,
        CP_PCS_CH1_INT_RX_MASK_0                                          =>         PCS_CH1_INT_RX_MASK_0                                                   ,
        CP_PCS_CH1_INT_RX_MASK_1                                          =>         PCS_CH1_INT_RX_MASK_1                                                   ,
        CP_PCS_CH1_INT_RX_MASK_2                                          =>         PCS_CH1_INT_RX_MASK_2                                                   ,
        CP_PCS_CH1_INT_RX_MASK_3                                          =>         PCS_CH1_INT_RX_MASK_3                                                   ,
        CP_PCS_CH1_INT_RX_MASK_4                                          =>         PCS_CH1_INT_RX_MASK_4                                                   ,
        CP_PCS_CH1_INT_RX_MASK_5                                          =>         PCS_CH1_INT_RX_MASK_5                                                   ,
        CP_PCS_CH1_INT_RX_MASK_6                                          =>         PCS_CH1_INT_RX_MASK_6                                                   ,
        CP_PCS_CH1_INT_RX_MASK_7                                          =>         PCS_CH1_INT_RX_MASK_7                                                   ,
        CP_PCS_CH1_INT_RX_CLR_0                                           =>         PCS_CH1_INT_RX_CLR_0                                                    ,
        CP_PCS_CH1_INT_RX_CLR_1                                           =>         PCS_CH1_INT_RX_CLR_1                                                    ,
        CP_PCS_CH1_INT_RX_CLR_2                                           =>         PCS_CH1_INT_RX_CLR_2                                                    ,
        CP_PCS_CH1_INT_RX_CLR_3                                           =>         PCS_CH1_INT_RX_CLR_3                                                    ,
        CP_PCS_CH1_INT_RX_CLR_4                                           =>         PCS_CH1_INT_RX_CLR_4                                                    ,
        CP_PCS_CH1_INT_RX_CLR_5                                           =>         PCS_CH1_INT_RX_CLR_5                                                    ,
        CP_PCS_CH1_INT_RX_CLR_6                                           =>         PCS_CH1_INT_RX_CLR_6                                                    ,
        CP_PCS_CH1_INT_RX_CLR_7                                           =>         PCS_CH1_INT_RX_CLR_7                                                    ,
        CP_PCS_CH2_BYPASS_WORD_ALIGN                                      =>         PCS_CH2_BYPASS_WORD_ALIGN                                               ,
        CP_PCS_CH2_BYPASS_DENC                                            =>         PCS_CH2_BYPASS_DENC                                                     ,
        CP_PCS_CH2_BYPASS_BONDING                                         =>         PCS_CH2_BYPASS_BONDING                                                  ,
        CP_PCS_CH2_BYPASS_CTC                                             =>         PCS_CH2_BYPASS_CTC                                                      ,
        CP_PCS_CH2_BYPASS_GEAR                                            =>         PCS_CH2_BYPASS_GEAR                                                     ,
        CP_PCS_CH2_BYPASS_BRIDGE                                          =>         PCS_CH2_BYPASS_BRIDGE                                                   ,
        CP_PCS_CH2_DATA_MODE                                              =>         PCS_CH2_DATA_MODE                                                       ,
        CP_PCS_CH2_RX_POLARITY_INV                                        =>         PCS_CH2_RX_POLARITY_INV                                                 ,
        CP_PCS_CH2_ALIGN_MODE                                             =>         PCS_CH2_ALIGN_MODE                                                      ,
        CP_PCS_CH2_SAMP_16B                                               =>         PCS_CH2_SAMP_16B                                                        ,
        CP_PCS_CH2_COMMA_REG0                                             =>         PCS_CH2_COMMA_REG0                                                      ,
        CP_PCS_CH2_COMMA_MASK                                             =>         PCS_CH2_COMMA_MASK                                                      ,
        CP_PCS_CH2_CEB_MODE                                               =>         PCS_CH2_CEB_MODE                                                        ,
        CP_PCS_CH2_CTC_MODE                                               =>         PCS_CH2_CTC_MODE                                                        ,
        CP_PCS_CH2_A_REG                                                  =>         PCS_CH2_A_REG                                                           ,
        CP_PCS_CH2_GE_AUTO_EN                                             =>         PCS_CH2_GE_AUTO_EN                                                      ,
        CP_PCS_CH2_SKIP_REG0                                              =>         PCS_CH2_SKIP_REG0                                                       ,
        CP_PCS_CH2_SKIP_REG1                                              =>         PCS_CH2_SKIP_REG1                                                       ,
        CP_PCS_CH2_SKIP_REG2                                              =>         PCS_CH2_SKIP_REG2                                                       ,
        CP_PCS_CH2_SKIP_REG3                                              =>         PCS_CH2_SKIP_REG3                                                       ,
        CP_PCS_CH2_DEC_DUAL                                               =>         PCS_CH2_DEC_DUAL                                                        ,
        CP_PCS_CH2_SPLIT                                                  =>         PCS_CH2_SPLIT                                                           ,
        CP_PCS_CH2_FIFOFLAG_CTC                                           =>         PCS_CH2_FIFOFLAG_CTC                                                    ,
        CP_PCS_CH2_COMMA_DET_MODE                                         =>         PCS_CH2_COMMA_DET_MODE                                                  ,
        CP_PCS_CH2_ERRDETECT_SILENCE                                      =>         PCS_CH2_ERRDETECT_SILENCE                                               ,
        CP_PCS_CH2_PMA_RCLK_POLINV                                        =>         PCS_CH2_PMA_RCLK_POLINV                                                 ,
        CP_PCS_CH2_PCS_RCLK_SEL                                           =>         PCS_CH2_PCS_RCLK_SEL                                                    ,
        CP_PCS_CH2_MCB_RCLK_POLINV                                        =>         PCS_CH2_MCB_RCLK_POLINV                                                 ,
        CP_PCS_CH2_CB_RCLK_SEL                                            =>         PCS_CH2_CB_RCLK_SEL                                                     ,
        CP_PCS_CH2_AFTER_CTC_RCLK_SEL                                     =>         PCS_CH2_AFTER_CTC_RCLK_SEL                                              ,
        CP_PCS_CH2_RCLK_POLINV                                            =>         PCS_CH2_RCLK_POLINV                                                     ,
        CP_PCS_CH2_BRIDGE_RCLK_SEL                                        =>         PCS_CH2_BRIDGE_RCLK_SEL                                                 ,
        CP_PCS_CH2_PCS_RCLK_EN                                            =>         PCS_CH2_PCS_RCLK_EN                                                     ,
        CP_PCS_CH2_CB_RCLK_EN                                             =>         PCS_CH2_CB_RCLK_EN                                                      ,
        CP_PCS_CH2_AFTER_CTC_RCLK_EN                                      =>         PCS_CH2_AFTER_CTC_RCLK_EN                                               ,
        CP_PCS_CH2_AFTER_CTC_RCLK_EN_GB                                   =>         PCS_CH2_AFTER_CTC_RCLK_EN_GB                                            ,
        CP_PCS_CH2_BRIDGE_RCLK_EN                                         =>         PCS_CH2_BRIDGE_RCLK_EN                                                  ,
        CP_PCS_CH2_PCS_RX_RSTN                                            =>         PCS_CH2_PCS_RX_RSTN                                                     ,
        CP_PCS_CH2_SLAVE                                                  =>         PCS_CH2_SLAVE                                                           ,
        CP_PCS_CH2_PCIE_SLAVE                                             =>         PCS_CH2_PCIE_SLAVE                                                      ,
        CP_PCS_CH2_PCS_CB_RSTN                                            =>         PCS_CH2_PCS_CB_RSTN                                                     ,
        CP_PCS_CH2_TX_BYPASS_BRIDGE_UINT                                  =>         PCS_CH2_TX_BYPASS_BRIDGE_UINT                                           ,
        CP_PCS_CH2_TX_BYPASS_GEAR                                         =>         PCS_CH2_TX_BYPASS_GEAR                                                  ,
        CP_PCS_CH2_TX_BYPASS_ENC                                          =>         PCS_CH2_TX_BYPASS_ENC                                                   ,
        CP_PCS_CH2_TX_BYPASS_BIT_SLIP                                     =>         PCS_CH2_TX_BYPASS_BIT_SLIP                                              ,
        CP_PCS_CH2_TX_GEAR_SPLIT                                          =>         PCS_CH2_TX_GEAR_SPLIT                                                   ,
        CP_PCS_CH2_TX_DRIVE_REG_MODE                                      =>         PCS_CH2_TX_DRIVE_REG_MODE                                               ,
        CP_PCS_CH2_TX_BIT_SLIP_CYCLES                                     =>         PCS_CH2_TX_BIT_SLIP_CYCLES                                              ,
        CP_PCS_CH2_INT_TX_MASK_0                                          =>         PCS_CH2_INT_TX_MASK_0                                                   ,
        CP_PCS_CH2_INT_TX_MASK_1                                          =>         PCS_CH2_INT_TX_MASK_1                                                   ,
        CP_PCS_CH2_INT_TX_MASK_2                                          =>         PCS_CH2_INT_TX_MASK_2                                                   ,
        CP_PCS_CH2_INT_TX_CLR_0                                           =>         PCS_CH2_INT_TX_CLR_0                                                    ,
        CP_PCS_CH2_INT_TX_CLR_1                                           =>         PCS_CH2_INT_TX_CLR_1                                                    ,
        CP_PCS_CH2_INT_TX_CLR_2                                           =>         PCS_CH2_INT_TX_CLR_2                                                    ,
        CP_PCS_CH2_TX_PMA_TCLK_POLINV                                     =>         PCS_CH2_TX_PMA_TCLK_POLINV                                              ,
        CP_PCS_CH2_TX_PCS_CLK_EN_SEL                                      =>         PCS_CH2_TX_PCS_CLK_EN_SEL                                               ,
        CP_PCS_CH2_TX_BRIDGE_TCLK_SEL                                     =>         PCS_CH2_TX_BRIDGE_TCLK_SEL                                              ,
        CP_PCS_CH2_TX_TCLK_POLINV                                         =>         PCS_CH2_TX_TCLK_POLINV                                                  ,
        CP_PCS_CH2_TX_PCS_TX_RSTN                                         =>         PCS_CH2_TX_PCS_TX_RSTN                                                  ,
        CP_PCS_CH2_TX_SLAVE                                               =>         PCS_CH2_TX_SLAVE                                                        ,
        CP_PCS_CH2_TX_BRIDGE_CLK_EN_SEL                                   =>         PCS_CH2_TX_BRIDGE_CLK_EN_SEL                                            ,
        CP_PCS_CH2_DATA_WIDTH_MODE                                        =>         PCS_CH2_DATA_WIDTH_MODE                                                 ,
        CP_PCS_CH2_TX_TCLK2FABRIC_SEL                                     =>         PCS_CH2_TX_TCLK2FABRIC_SEL                                              ,
        CP_PCS_CH2_TX_OUTZZ                                               =>         PCS_CH2_TX_OUTZZ                                                        ,
        CP_PCS_CH2_ENC_DUAL                                               =>         PCS_CH2_ENC_DUAL                                                        ,
        CP_PCS_CH2_TX_BITSLIP_DATA_MODE                                   =>         PCS_CH2_TX_BITSLIP_DATA_MODE                                            ,
        CP_PCS_CH2_COMMA_REG1                                             =>         PCS_CH2_COMMA_REG1                                                      ,
        CP_PCS_CH2_RAPID_IMAX                                             =>         PCS_CH2_RAPID_IMAX                                                      ,
        CP_PCS_CH2_RAPID_VMIN_1                                           =>         PCS_CH2_RAPID_VMIN_1                                                    ,
        CP_PCS_CH2_RAPID_VMIN_2                                           =>         PCS_CH2_RAPID_VMIN_2                                                    ,
        CP_PCS_CH2_RX_PRBS_MODE                                           =>         PCS_CH2_RX_PRBS_MODE                                                    ,
        CP_PCS_CH2_RX_ERRCNT_CLR                                          =>         PCS_CH2_RX_ERRCNT_CLR                                                   ,
        CP_PCS_CH2_TX_PRBS_MODE                                           =>         PCS_CH2_TX_PRBS_MODE                                                    ,
        CP_PCS_CH2_TX_INSERT_ER                                           =>         PCS_CH2_TX_INSERT_ER                                                    ,
        CP_PCS_CH2_ENABLE_PRBS_GEN                                        =>         PCS_CH2_ENABLE_PRBS_GEN                                                 ,
        CP_PCS_CH2_ERR_CNT                                                =>         PCS_CH2_ERR_CNT                                                         ,
        CP_PCS_CH2_DEFAULT_RADDR                                          =>         PCS_CH2_DEFAULT_RADDR                                                   ,
        CP_PCS_CH2_MASTER_CHECK_OFFSET                                    =>         PCS_CH2_MASTER_CHECK_OFFSET                                             ,
        CP_PCS_CH2_DELAY_SET                                              =>         PCS_CH2_DELAY_SET                                                       ,
        CP_PCS_CH2_SEACH_OFFSET                                           =>         PCS_CH2_SEACH_OFFSET                                                    ,
        CP_PCS_CH2_CEB_RAPIDLS_MMAX                                       =>         PCS_CH2_CEB_RAPIDLS_MMAX                                                ,
        CP_PCS_CH2_CTC_AFULL                                              =>         PCS_CH2_CTC_AFULL                                                       ,
        CP_PCS_CH2_CTC_AEMPTY                                             =>         PCS_CH2_CTC_AEMPTY                                                      ,
        CP_PCS_CH2_CTC_CONTI_SKP_SET                                      =>         PCS_CH2_CTC_CONTI_SKP_SET                                               ,
        CP_PCS_CH2_FAR_LOOP                                               =>         PCS_CH2_FAR_LOOP                                                        ,
        CP_PCS_CH2_NEAR_LOOP                                              =>         PCS_CH2_NEAR_LOOP                                                       ,
        CP_PCS_CH2_INT_RX_MASK_0                                          =>         PCS_CH2_INT_RX_MASK_0                                                   ,
        CP_PCS_CH2_INT_RX_MASK_1                                          =>         PCS_CH2_INT_RX_MASK_1                                                   ,
        CP_PCS_CH2_INT_RX_MASK_2                                          =>         PCS_CH2_INT_RX_MASK_2                                                   ,
        CP_PCS_CH2_INT_RX_MASK_3                                          =>         PCS_CH2_INT_RX_MASK_3                                                   ,
        CP_PCS_CH2_INT_RX_MASK_4                                          =>         PCS_CH2_INT_RX_MASK_4                                                   ,
        CP_PCS_CH2_INT_RX_MASK_5                                          =>         PCS_CH2_INT_RX_MASK_5                                                   ,
        CP_PCS_CH2_INT_RX_MASK_6                                          =>         PCS_CH2_INT_RX_MASK_6                                                   ,
        CP_PCS_CH2_INT_RX_MASK_7                                          =>         PCS_CH2_INT_RX_MASK_7                                                   ,
        CP_PCS_CH2_INT_RX_CLR_0                                           =>         PCS_CH2_INT_RX_CLR_0                                                    ,
        CP_PCS_CH2_INT_RX_CLR_1                                           =>         PCS_CH2_INT_RX_CLR_1                                                    ,
        CP_PCS_CH2_INT_RX_CLR_2                                           =>         PCS_CH2_INT_RX_CLR_2                                                    ,
        CP_PCS_CH2_INT_RX_CLR_3                                           =>         PCS_CH2_INT_RX_CLR_3                                                    ,
        CP_PCS_CH2_INT_RX_CLR_4                                           =>         PCS_CH2_INT_RX_CLR_4                                                    ,
        CP_PCS_CH2_INT_RX_CLR_5                                           =>         PCS_CH2_INT_RX_CLR_5                                                    ,
        CP_PCS_CH2_INT_RX_CLR_6                                           =>         PCS_CH2_INT_RX_CLR_6                                                    ,
        CP_PCS_CH2_INT_RX_CLR_7                                           =>         PCS_CH2_INT_RX_CLR_7                                                    ,
        CP_PCS_CH3_BYPASS_WORD_ALIGN                                      =>         PCS_CH3_BYPASS_WORD_ALIGN                                               ,
        CP_PCS_CH3_BYPASS_DENC                                            =>         PCS_CH3_BYPASS_DENC                                                     ,
        CP_PCS_CH3_BYPASS_BONDING                                         =>         PCS_CH3_BYPASS_BONDING                                                  ,
        CP_PCS_CH3_BYPASS_CTC                                             =>         PCS_CH3_BYPASS_CTC                                                      ,
        CP_PCS_CH3_BYPASS_GEAR                                            =>         PCS_CH3_BYPASS_GEAR                                                     ,
        CP_PCS_CH3_BYPASS_BRIDGE                                          =>         PCS_CH3_BYPASS_BRIDGE                                                   ,
        CP_PCS_CH3_DATA_MODE                                              =>         PCS_CH3_DATA_MODE                                                       ,
        CP_PCS_CH3_RX_POLARITY_INV                                        =>         PCS_CH3_RX_POLARITY_INV                                                 ,
        CP_PCS_CH3_ALIGN_MODE                                             =>         PCS_CH3_ALIGN_MODE                                                      ,
        CP_PCS_CH3_SAMP_16B                                               =>         PCS_CH3_SAMP_16B                                                        ,
        CP_PCS_CH3_COMMA_REG0                                             =>         PCS_CH3_COMMA_REG0                                                      ,
        CP_PCS_CH3_COMMA_MASK                                             =>         PCS_CH3_COMMA_MASK                                                      ,
        CP_PCS_CH3_CEB_MODE                                               =>         PCS_CH3_CEB_MODE                                                        ,
        CP_PCS_CH3_CTC_MODE                                               =>         PCS_CH3_CTC_MODE                                                        ,
        CP_PCS_CH3_A_REG                                                  =>         PCS_CH3_A_REG                                                           ,
        CP_PCS_CH3_GE_AUTO_EN                                             =>         PCS_CH3_GE_AUTO_EN                                                      ,
        CP_PCS_CH3_SKIP_REG0                                              =>         PCS_CH3_SKIP_REG0                                                       ,
        CP_PCS_CH3_SKIP_REG1                                              =>         PCS_CH3_SKIP_REG1                                                       ,
        CP_PCS_CH3_SKIP_REG2                                              =>         PCS_CH3_SKIP_REG2                                                       ,
        CP_PCS_CH3_SKIP_REG3                                              =>         PCS_CH3_SKIP_REG3                                                       ,
        CP_PCS_CH3_DEC_DUAL                                               =>         PCS_CH3_DEC_DUAL                                                        ,
        CP_PCS_CH3_SPLIT                                                  =>         PCS_CH3_SPLIT                                                           ,
        CP_PCS_CH3_FIFOFLAG_CTC                                           =>         PCS_CH3_FIFOFLAG_CTC                                                    ,
        CP_PCS_CH3_COMMA_DET_MODE                                         =>         PCS_CH3_COMMA_DET_MODE                                                  ,
        CP_PCS_CH3_ERRDETECT_SILENCE                                      =>         PCS_CH3_ERRDETECT_SILENCE                                               ,
        CP_PCS_CH3_PMA_RCLK_POLINV                                        =>         PCS_CH3_PMA_RCLK_POLINV                                                 ,
        CP_PCS_CH3_PCS_RCLK_SEL                                           =>         PCS_CH3_PCS_RCLK_SEL                                                    ,
        CP_PCS_CH3_MCB_RCLK_POLINV                                        =>         PCS_CH3_MCB_RCLK_POLINV                                                 ,
        CP_PCS_CH3_CB_RCLK_SEL                                            =>         PCS_CH3_CB_RCLK_SEL                                                     ,
        CP_PCS_CH3_AFTER_CTC_RCLK_SEL                                     =>         PCS_CH3_AFTER_CTC_RCLK_SEL                                              ,
        CP_PCS_CH3_RCLK_POLINV                                            =>         PCS_CH3_RCLK_POLINV                                                     ,
        CP_PCS_CH3_BRIDGE_RCLK_SEL                                        =>         PCS_CH3_BRIDGE_RCLK_SEL                                                 ,
        CP_PCS_CH3_PCS_RCLK_EN                                            =>         PCS_CH3_PCS_RCLK_EN                                                     ,
        CP_PCS_CH3_CB_RCLK_EN                                             =>         PCS_CH3_CB_RCLK_EN                                                      ,
        CP_PCS_CH3_AFTER_CTC_RCLK_EN                                      =>         PCS_CH3_AFTER_CTC_RCLK_EN                                               ,
        CP_PCS_CH3_AFTER_CTC_RCLK_EN_GB                                   =>         PCS_CH3_AFTER_CTC_RCLK_EN_GB                                            ,
        CP_PCS_CH3_BRIDGE_RCLK_EN                                         =>         PCS_CH3_BRIDGE_RCLK_EN                                                  ,
        CP_PCS_CH3_PCS_RX_RSTN                                            =>         PCS_CH3_PCS_RX_RSTN                                                     ,
        CP_PCS_CH3_SLAVE                                                  =>         PCS_CH3_SLAVE                                                           ,
        CP_PCS_CH3_PCIE_SLAVE                                             =>         PCS_CH3_PCIE_SLAVE                                                      ,
        CP_PCS_CH3_PCS_CB_RSTN                                            =>         PCS_CH3_PCS_CB_RSTN                                                     ,
        CP_PCS_CH3_TX_BYPASS_BRIDGE_UINT                                  =>         PCS_CH3_TX_BYPASS_BRIDGE_UINT                                           ,
        CP_PCS_CH3_TX_BYPASS_GEAR                                         =>         PCS_CH3_TX_BYPASS_GEAR                                                  ,
        CP_PCS_CH3_TX_BYPASS_ENC                                          =>         PCS_CH3_TX_BYPASS_ENC                                                   ,
        CP_PCS_CH3_TX_BYPASS_BIT_SLIP                                     =>         PCS_CH3_TX_BYPASS_BIT_SLIP                                              ,
        CP_PCS_CH3_TX_GEAR_SPLIT                                          =>         PCS_CH3_TX_GEAR_SPLIT                                                   ,
        CP_PCS_CH3_TX_DRIVE_REG_MODE                                      =>         PCS_CH3_TX_DRIVE_REG_MODE                                               ,
        CP_PCS_CH3_TX_BIT_SLIP_CYCLES                                     =>         PCS_CH3_TX_BIT_SLIP_CYCLES                                              ,
        CP_PCS_CH3_INT_TX_MASK_0                                          =>         PCS_CH3_INT_TX_MASK_0                                                   ,
        CP_PCS_CH3_INT_TX_MASK_1                                          =>         PCS_CH3_INT_TX_MASK_1                                                   ,
        CP_PCS_CH3_INT_TX_MASK_2                                          =>         PCS_CH3_INT_TX_MASK_2                                                   ,
        CP_PCS_CH3_INT_TX_CLR_0                                           =>         PCS_CH3_INT_TX_CLR_0                                                    ,
        CP_PCS_CH3_INT_TX_CLR_1                                           =>         PCS_CH3_INT_TX_CLR_1                                                    ,
        CP_PCS_CH3_INT_TX_CLR_2                                           =>         PCS_CH3_INT_TX_CLR_2                                                    ,
        CP_PCS_CH3_TX_PMA_TCLK_POLINV                                     =>         PCS_CH3_TX_PMA_TCLK_POLINV                                              ,
        CP_PCS_CH3_TX_PCS_CLK_EN_SEL                                      =>         PCS_CH3_TX_PCS_CLK_EN_SEL                                               ,
        CP_PCS_CH3_TX_BRIDGE_TCLK_SEL                                     =>         PCS_CH3_TX_BRIDGE_TCLK_SEL                                              ,
        CP_PCS_CH3_TX_TCLK_POLINV                                         =>         PCS_CH3_TX_TCLK_POLINV                                                  ,
        CP_PCS_CH3_TX_PCS_TX_RSTN                                         =>         PCS_CH3_TX_PCS_TX_RSTN                                                  ,
        CP_PCS_CH3_TX_SLAVE                                               =>         PCS_CH3_TX_SLAVE                                                        ,
        CP_PCS_CH3_TX_BRIDGE_CLK_EN_SEL                                   =>         PCS_CH3_TX_BRIDGE_CLK_EN_SEL                                            ,
        CP_PCS_CH3_DATA_WIDTH_MODE                                        =>         PCS_CH3_DATA_WIDTH_MODE                                                 ,
        CP_PCS_CH3_TX_TCLK2FABRIC_SEL                                     =>         PCS_CH3_TX_TCLK2FABRIC_SEL                                              ,
        CP_PCS_CH3_TX_OUTZZ                                               =>         PCS_CH3_TX_OUTZZ                                                        ,
        CP_PCS_CH3_ENC_DUAL                                               =>         PCS_CH3_ENC_DUAL                                                        ,
        CP_PCS_CH3_TX_BITSLIP_DATA_MODE                                   =>         PCS_CH3_TX_BITSLIP_DATA_MODE                                            ,
        CP_PCS_CH3_COMMA_REG1                                             =>         PCS_CH3_COMMA_REG1                                                      ,
        CP_PCS_CH3_RAPID_IMAX                                             =>         PCS_CH3_RAPID_IMAX                                                      ,
        CP_PCS_CH3_RAPID_VMIN_1                                           =>         PCS_CH3_RAPID_VMIN_1                                                    ,
        CP_PCS_CH3_RAPID_VMIN_2                                           =>         PCS_CH3_RAPID_VMIN_2                                                    ,
        CP_PCS_CH3_RX_PRBS_MODE                                           =>         PCS_CH3_RX_PRBS_MODE                                                    ,
        CP_PCS_CH3_RX_ERRCNT_CLR                                          =>         PCS_CH3_RX_ERRCNT_CLR                                                   ,
        CP_PCS_CH3_TX_PRBS_MODE                                           =>         PCS_CH3_TX_PRBS_MODE                                                    ,
        CP_PCS_CH3_TX_INSERT_ER                                           =>         PCS_CH3_TX_INSERT_ER                                                    ,
        CP_PCS_CH3_ENABLE_PRBS_GEN                                        =>         PCS_CH3_ENABLE_PRBS_GEN                                                 ,
        CP_PCS_CH3_ERR_CNT                                                =>         PCS_CH3_ERR_CNT                                                         ,
        CP_PCS_CH3_DEFAULT_RADDR                                          =>         PCS_CH3_DEFAULT_RADDR                                                   ,
        CP_PCS_CH3_MASTER_CHECK_OFFSET                                    =>         PCS_CH3_MASTER_CHECK_OFFSET                                             ,
        CP_PCS_CH3_DELAY_SET                                              =>         PCS_CH3_DELAY_SET                                                       ,
        CP_PCS_CH3_SEACH_OFFSET                                           =>         PCS_CH3_SEACH_OFFSET                                                    ,
        CP_PCS_CH3_CEB_RAPIDLS_MMAX                                       =>         PCS_CH3_CEB_RAPIDLS_MMAX                                                ,
        CP_PCS_CH3_CTC_AFULL                                              =>         PCS_CH3_CTC_AFULL                                                       ,
        CP_PCS_CH3_CTC_AEMPTY                                             =>         PCS_CH3_CTC_AEMPTY                                                      ,
        CP_PCS_CH3_CTC_CONTI_SKP_SET                                      =>         PCS_CH3_CTC_CONTI_SKP_SET                                               ,
        CP_PCS_CH3_FAR_LOOP                                               =>         PCS_CH3_FAR_LOOP                                                        ,
        CP_PCS_CH3_NEAR_LOOP                                              =>         PCS_CH3_NEAR_LOOP                                                       ,
        CP_PCS_CH3_INT_RX_MASK_0                                          =>         PCS_CH3_INT_RX_MASK_0                                                   ,
        CP_PCS_CH3_INT_RX_MASK_1                                          =>         PCS_CH3_INT_RX_MASK_1                                                   ,
        CP_PCS_CH3_INT_RX_MASK_2                                          =>         PCS_CH3_INT_RX_MASK_2                                                   ,
        CP_PCS_CH3_INT_RX_MASK_3                                          =>         PCS_CH3_INT_RX_MASK_3                                                   ,
        CP_PCS_CH3_INT_RX_MASK_4                                          =>         PCS_CH3_INT_RX_MASK_4                                                   ,
        CP_PCS_CH3_INT_RX_MASK_5                                          =>         PCS_CH3_INT_RX_MASK_5                                                   ,
        CP_PCS_CH3_INT_RX_MASK_6                                          =>         PCS_CH3_INT_RX_MASK_6                                                   ,
        CP_PCS_CH3_INT_RX_MASK_7                                          =>         PCS_CH3_INT_RX_MASK_7                                                   ,
        CP_PCS_CH3_INT_RX_CLR_0                                           =>         PCS_CH3_INT_RX_CLR_0                                                    ,
        CP_PCS_CH3_INT_RX_CLR_1                                           =>         PCS_CH3_INT_RX_CLR_1                                                    ,
        CP_PCS_CH3_INT_RX_CLR_2                                           =>         PCS_CH3_INT_RX_CLR_2                                                    ,
        CP_PCS_CH3_INT_RX_CLR_3                                           =>         PCS_CH3_INT_RX_CLR_3                                                    ,
        CP_PCS_CH3_INT_RX_CLR_4                                           =>         PCS_CH3_INT_RX_CLR_4                                                    ,
        CP_PCS_CH3_INT_RX_CLR_5                                           =>         PCS_CH3_INT_RX_CLR_5                                                    ,
        CP_PCS_CH3_INT_RX_CLR_6                                           =>         PCS_CH3_INT_RX_CLR_6                                                    ,
        CP_PCS_CH3_INT_RX_CLR_7                                           =>         PCS_CH3_INT_RX_CLR_7                                                    ,
        CP_PMA_CH0_REG_RX_PD                                              =>         PMA_CH0_REG_RX_PD                                                       ,
        CP_PMA_CH0_REG_RX_PD_EN                                           =>         PMA_CH0_REG_RX_PD_EN                                                    ,
        CP_PMA_CH0_REG_RX_CLKPATH_PD                                      =>         PMA_CH0_REG_RX_CLKPATH_PD                                               ,
        CP_PMA_CH0_REG_RX_CLKPATH_PD_EN                                   =>         PMA_CH0_REG_RX_CLKPATH_PD_EN                                            ,
        CP_PMA_CH0_REG_RX_DATAPATH_PD                                     =>         PMA_CH0_REG_RX_DATAPATH_PD                                              ,
        CP_PMA_CH0_REG_RX_DATAPATH_PD_EN                                  =>         PMA_CH0_REG_RX_DATAPATH_PD_EN                                           ,
        CP_PMA_CH0_REG_RX_SIGDET_PD                                       =>         PMA_CH0_REG_RX_SIGDET_PD                                                ,
        CP_PMA_CH0_REG_RX_SIGDET_PD_EN                                    =>         PMA_CH0_REG_RX_SIGDET_PD_EN                                             ,
        CP_PMA_CH0_REG_RX_DCC_RST_N                                       =>         PMA_CH0_REG_RX_DCC_RST_N                                                ,
        CP_PMA_CH0_REG_RX_DCC_RST_N_EN                                    =>         PMA_CH0_REG_RX_DCC_RST_N_EN                                             ,
        CP_PMA_CH0_REG_RX_CDR_RST_N                                       =>         PMA_CH0_REG_RX_CDR_RST_N                                                ,
        CP_PMA_CH0_REG_RX_CDR_RST_N_EN                                    =>         PMA_CH0_REG_RX_CDR_RST_N_EN                                             ,
        CP_PMA_CH0_REG_RX_SIGDET_RST_N                                    =>         PMA_CH0_REG_RX_SIGDET_RST_N                                             ,
        CP_PMA_CH0_REG_RX_SIGDET_RST_N_EN                                 =>         PMA_CH0_REG_RX_SIGDET_RST_N_EN                                          ,
        CP_PMA_CH0_REG_RXPCLK_SLIP                                        =>         PMA_CH0_REG_RXPCLK_SLIP                                                 ,
        CP_PMA_CH0_REG_RXPCLK_SLIP_OW                                     =>         PMA_CH0_REG_RXPCLK_SLIP_OW                                              ,
        CP_PMA_CH0_REG_RX_PCLKSWITCH_RST_N                                =>         PMA_CH0_REG_RX_PCLKSWITCH_RST_N                                         ,
        CP_PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN                             =>         PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN                                      ,
        CP_PMA_CH0_REG_RX_PCLKSWITCH                                      =>         PMA_CH0_REG_RX_PCLKSWITCH                                               ,
        CP_PMA_CH0_REG_RX_PCLKSWITCH_EN                                   =>         PMA_CH0_REG_RX_PCLKSWITCH_EN                                            ,
        CP_PMA_CH0_REG_RX_HIGHZ                                           =>         PMA_CH0_REG_RX_HIGHZ                                                    ,
        CP_PMA_CH0_REG_RX_HIGHZ_EN                                        =>         PMA_CH0_REG_RX_HIGHZ_EN                                                 ,
        CP_PMA_CH0_REG_RX_EQ_C_SET                                        =>         PMA_CH0_REG_RX_EQ_C_SET                                                 ,
        CP_PMA_CH0_REG_RX_EQ_R_SET                                        =>         PMA_CH0_REG_RX_EQ_R_SET                                                 ,
        CP_PMA_CH0_REG_RX_BUSWIDTH                                        =>         PMA_CH0_REG_RX_BUSWIDTH                                                 ,
        CP_PMA_CH0_REG_RX_BUSWIDTH_EN                                     =>         PMA_CH0_REG_RX_BUSWIDTH_EN                                              ,
        CP_PMA_CH0_REG_RX_RATE                                            =>         PMA_CH0_REG_RX_RATE                                                     ,
        CP_PMA_CH0_REG_RX_RATE_EN                                         =>         PMA_CH0_REG_RX_RATE_EN                                                  ,
        CP_PMA_CH0_REG_RX_RES_TRIM                                        =>         PMA_CH0_REG_RX_RES_TRIM                                                 ,
        CP_PMA_CH0_REG_RX_RES_TRIM_EN                                     =>         PMA_CH0_REG_RX_RES_TRIM_EN                                              ,
        CP_PMA_CH0_REG_RX_EQ_OFF                                          =>         PMA_CH0_REG_RX_EQ_OFF                                                   ,
        CP_PMA_CH0_REG_RX_PREAMP_IC                                       =>         PMA_CH0_REG_RX_PREAMP_IC                                                ,
        CP_PMA_CH0_REG_RX_PCLK_EDGE_SEL                                   =>         PMA_CH0_REG_RX_PCLK_EDGE_SEL                                            ,
        CP_PMA_CH0_REG_RX_PIBUF_IC                                        =>         PMA_CH0_REG_RX_PIBUF_IC                                                 ,
        CP_PMA_CH0_REG_RX_DCC_IC_RX                                       =>         PMA_CH0_REG_RX_DCC_IC_RX                                                ,
        CP_PMA_CH0_REG_RX_DCC_IC_TX                                       =>         PMA_CH0_REG_RX_DCC_IC_TX                                                ,
        CP_PMA_CH0_REG_RX_ICTRL_TRX                                       =>         PMA_CH0_REG_RX_ICTRL_TRX                                                ,
        CP_PMA_CH0_REG_RX_ICTRL_SIGDET                                    =>         PMA_CH0_REG_RX_ICTRL_SIGDET                                             ,
        CP_PMA_CH0_REG_RX_ICTRL_PREAMP                                    =>         PMA_CH0_REG_RX_ICTRL_PREAMP                                             ,
        CP_PMA_CH0_REG_RX_ICTRL_SLICER                                    =>         PMA_CH0_REG_RX_ICTRL_SLICER                                             ,
        CP_PMA_CH0_REG_RX_ICTRL_PIBUF                                     =>         PMA_CH0_REG_RX_ICTRL_PIBUF                                              ,
        CP_PMA_CH0_REG_RX_ICTRL_PI                                        =>         PMA_CH0_REG_RX_ICTRL_PI                                                 ,
        CP_PMA_CH0_REG_RX_ICTRL_DCC                                       =>         PMA_CH0_REG_RX_ICTRL_DCC                                                ,
        CP_PMA_CH0_REG_RX_ICTRL_PREDRV                                    =>         PMA_CH0_REG_RX_ICTRL_PREDRV                                             ,
        CP_PMA_CH0_REG_TX_RATE                                            =>         PMA_CH0_REG_TX_RATE                                                     ,
        CP_PMA_CH0_REG_TX_RATE_EN                                         =>         PMA_CH0_REG_TX_RATE_EN                                                  ,
        CP_PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N                               =>         PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N                                        ,
        CP_PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN                            =>         PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN                                     ,
        CP_PMA_CH0_REG_RX_TX2RX_PLPBK_EN                                  =>         PMA_CH0_REG_RX_TX2RX_PLPBK_EN                                           ,
        CP_PMA_CH0_REG_TXCLK_SEL                                          =>         PMA_CH0_REG_TXCLK_SEL                                                   ,
        CP_PMA_CH0_REG_RX_DATA_POLARITY                                   =>         PMA_CH0_REG_RX_DATA_POLARITY                                            ,
        CP_PMA_CH0_REG_RX_ERR_INSERT                                      =>         PMA_CH0_REG_RX_ERR_INSERT                                               ,
        CP_PMA_CH0_REG_UDP_CHK_EN                                         =>         PMA_CH0_REG_UDP_CHK_EN                                                  ,
        CP_PMA_CH0_REG_PRBS_SEL                                           =>         PMA_CH0_REG_PRBS_SEL                                                    ,
        CP_PMA_CH0_REG_PRBS_CHK_EN                                        =>         PMA_CH0_REG_PRBS_CHK_EN                                                 ,
        CP_PMA_CH0_REG_PRBS_CHK_WIDTH_SEL                                 =>         PMA_CH0_REG_PRBS_CHK_WIDTH_SEL                                          ,
        CP_PMA_CH0_REG_BIST_CHK_PAT_SEL                                   =>         PMA_CH0_REG_BIST_CHK_PAT_SEL                                            ,
        CP_PMA_CH0_REG_LOAD_ERR_CNT                                       =>         PMA_CH0_REG_LOAD_ERR_CNT                                                ,
        CP_PMA_CH0_REG_CHK_COUNTER_EN                                     =>         PMA_CH0_REG_CHK_COUNTER_EN                                              ,
        CP_PMA_CH0_REG_CDR_PROP_GAIN                                      =>         PMA_CH0_REG_CDR_PROP_GAIN                                               ,
        CP_PMA_CH0_REG_CDR_PROP_TURBO_GAIN                                =>         PMA_CH0_REG_CDR_PROP_TURBO_GAIN                                         ,
        CP_PMA_CH0_REG_CDR_INT_GAIN                                       =>         PMA_CH0_REG_CDR_INT_GAIN                                                ,
        CP_PMA_CH0_REG_CDR_INT_TURBO_GAIN                                 =>         PMA_CH0_REG_CDR_INT_TURBO_GAIN                                          ,
        CP_PMA_CH0_REG_CDR_INT_SAT_MAX                                    =>         PMA_CH0_REG_CDR_INT_SAT_MAX                                             ,
        CP_PMA_CH0_REG_CDR_INT_SAT_MIN                                    =>         PMA_CH0_REG_CDR_INT_SAT_MIN                                             ,
        CP_PMA_CH0_REG_CDR_INT_RST                                        =>         PMA_CH0_REG_CDR_INT_RST                                                 ,
        CP_PMA_CH0_REG_CDR_INT_RST_OW                                     =>         PMA_CH0_REG_CDR_INT_RST_OW                                              ,
        CP_PMA_CH0_REG_CDR_PROP_RST                                       =>         PMA_CH0_REG_CDR_PROP_RST                                                ,
        CP_PMA_CH0_REG_CDR_PROP_RST_OW                                    =>         PMA_CH0_REG_CDR_PROP_RST_OW                                             ,
        CP_PMA_CH0_REG_CDR_LOCK_RST                                       =>         PMA_CH0_REG_CDR_LOCK_RST                                                ,
        CP_PMA_CH0_REG_CDR_LOCK_RST_OW                                    =>         PMA_CH0_REG_CDR_LOCK_RST_OW                                             ,
        CP_PMA_CH0_REG_CDR_RX_PI_FORCE_SEL                                =>         PMA_CH0_REG_CDR_RX_PI_FORCE_SEL                                         ,
        CP_PMA_CH0_REG_CDR_RX_PI_FORCE_D                                  =>         PMA_CH0_REG_CDR_RX_PI_FORCE_D                                           ,
        CP_PMA_CH0_REG_CDR_LOCK_TIMER                                     =>         PMA_CH0_REG_CDR_LOCK_TIMER                                              ,
        CP_PMA_CH0_REG_CDR_TURBO_MODE_TIMER                               =>         PMA_CH0_REG_CDR_TURBO_MODE_TIMER                                        ,
        CP_PMA_CH0_REG_CDR_LOCK_VAL                                       =>         PMA_CH0_REG_CDR_LOCK_VAL                                                ,
        CP_PMA_CH0_REG_CDR_LOCK_OW                                        =>         PMA_CH0_REG_CDR_LOCK_OW                                                 ,
        CP_PMA_CH0_REG_CDR_INT_SAT_DET_EN                                 =>         PMA_CH0_REG_CDR_INT_SAT_DET_EN                                          ,
        CP_PMA_CH0_REG_CDR_SAT_DET_STATUS_EN                              =>         PMA_CH0_REG_CDR_SAT_DET_STATUS_EN                                       ,
        CP_PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN                        =>         PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN                                 ,
        CP_PMA_CH0_REG_CDR_PI_CTRL_RST                                    =>         PMA_CH0_REG_CDR_PI_CTRL_RST                                             ,
        CP_PMA_CH0_REG_CDR_PI_CTRL_RST_OW                                 =>         PMA_CH0_REG_CDR_PI_CTRL_RST_OW                                          ,
        CP_PMA_CH0_REG_CDR_SAT_DET_RST                                    =>         PMA_CH0_REG_CDR_SAT_DET_RST                                             ,
        CP_PMA_CH0_REG_CDR_SAT_DET_RST_OW                                 =>         PMA_CH0_REG_CDR_SAT_DET_RST_OW                                          ,
        CP_PMA_CH0_REG_CDR_SAT_DET_STICKY_RST                             =>         PMA_CH0_REG_CDR_SAT_DET_STICKY_RST                                      ,
        CP_PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW                          =>         PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW                                   ,
        CP_PMA_CH0_REG_CDR_SIGDET_STATUS_DIS                              =>         PMA_CH0_REG_CDR_SIGDET_STATUS_DIS                                       ,
        CP_PMA_CH0_REG_CDR_SAT_DET_TIMER                                  =>         PMA_CH0_REG_CDR_SAT_DET_TIMER                                           ,
        CP_PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL                             =>         PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL                                      ,
        CP_PMA_CH0_REG_CDR_SAT_DET_STATUS_OW                              =>         PMA_CH0_REG_CDR_SAT_DET_STATUS_OW                                       ,
        CP_PMA_CH0_REG_CDR_TURBO_MODE_EN                                  =>         PMA_CH0_REG_CDR_TURBO_MODE_EN                                           ,
        CP_PMA_CH0_REG_CDR_STATUS_RADDR_INIT                              =>         PMA_CH0_REG_CDR_STATUS_RADDR_INIT                                       ,
        CP_PMA_CH0_REG_CDR_STATUS_FIFO_EN                                 =>         PMA_CH0_REG_CDR_STATUS_FIFO_EN                                          ,
        CP_PMA_CH0_REG_PMA_TEST_SEL                                       =>         PMA_CH0_REG_PMA_TEST_SEL                                                ,
        CP_PMA_CH0_REG_OOB_COMWAKE_GAP_MIN                                =>         PMA_CH0_REG_OOB_COMWAKE_GAP_MIN                                         ,
        CP_PMA_CH0_REG_OOB_COMWAKE_GAP_MAX                                =>         PMA_CH0_REG_OOB_COMWAKE_GAP_MAX                                         ,
        CP_PMA_CH0_REG_OOB_COMINIT_GAP_MIN                                =>         PMA_CH0_REG_OOB_COMINIT_GAP_MIN                                         ,
        CP_PMA_CH0_REG_OOB_COMINIT_GAP_MAX                                =>         PMA_CH0_REG_OOB_COMINIT_GAP_MAX                                         ,
        CP_PMA_CH0_REG_RX_PIBUF_IC_TX                                     =>         PMA_CH0_REG_RX_PIBUF_IC_TX                                              ,
        CP_PMA_CH0_REG_COMWAKE_STATUS_CLEAR                               =>         PMA_CH0_REG_COMWAKE_STATUS_CLEAR                                        ,
        CP_PMA_CH0_REG_COMINIT_STATUS_CLEAR                               =>         PMA_CH0_REG_COMINIT_STATUS_CLEAR                                        ,
        CP_PMA_CH0_REG_RX_SYNC_RST_N_EN                                   =>         PMA_CH0_REG_RX_SYNC_RST_N_EN                                            ,
        CP_PMA_CH0_REG_RX_SYNC_RST_N                                      =>         PMA_CH0_REG_RX_SYNC_RST_N                                               ,
        CP_PMA_CH0_REG_RX_SATA_COMINIT_OW                                 =>         PMA_CH0_REG_RX_SATA_COMINIT_OW                                          ,
        CP_PMA_CH0_REG_RX_SATA_COMINIT                                    =>         PMA_CH0_REG_RX_SATA_COMINIT                                             ,
        CP_PMA_CH0_REG_RX_SATA_COMWAKE_OW                                 =>         PMA_CH0_REG_RX_SATA_COMWAKE_OW                                          ,
        CP_PMA_CH0_REG_RX_SATA_COMWAKE                                    =>         PMA_CH0_REG_RX_SATA_COMWAKE                                             ,
        CP_PMA_CH0_REG_RX_DCC_DISABLE                                     =>         PMA_CH0_REG_RX_DCC_DISABLE                                              ,
        CP_PMA_CH0_REG_TX_DCC_DISABLE                                     =>         PMA_CH0_REG_TX_DCC_DISABLE                                              ,
        CP_PMA_CH0_REG_RX_SLIP_SEL_EN                                     =>         PMA_CH0_REG_RX_SLIP_SEL_EN                                              ,
        CP_PMA_CH0_REG_RX_SLIP_SEL                                        =>         PMA_CH0_REG_RX_SLIP_SEL                                                 ,
        CP_PMA_CH0_REG_RX_SLIP_EN                                         =>         PMA_CH0_REG_RX_SLIP_EN                                                  ,
        CP_PMA_CH0_REG_RX_SIGDET_STATUS_SEL                               =>         PMA_CH0_REG_RX_SIGDET_STATUS_SEL                                        ,
        CP_PMA_CH0_REG_RX_SIGDET_FSM_RST_N                                =>         PMA_CH0_REG_RX_SIGDET_FSM_RST_N                                         ,
        CP_PMA_CH0_REG_RX_SIGDET_STATUS_OW                                =>         PMA_CH0_REG_RX_SIGDET_STATUS_OW                                         ,
        CP_PMA_CH0_REG_RX_SIGDET_STATUS                                   =>         PMA_CH0_REG_RX_SIGDET_STATUS                                            ,
        CP_PMA_CH0_REG_RX_SIGDET_VTH                                      =>         PMA_CH0_REG_RX_SIGDET_VTH                                               ,
        CP_PMA_CH0_REG_RX_SIGDET_GRM                                      =>         PMA_CH0_REG_RX_SIGDET_GRM                                               ,
        CP_PMA_CH0_REG_RX_SIGDET_PULSE_EXT                                =>         PMA_CH0_REG_RX_SIGDET_PULSE_EXT                                         ,
        CP_PMA_CH0_REG_RX_SIGDET_CH2_SEL                                  =>         PMA_CH0_REG_RX_SIGDET_CH2_SEL                                           ,
        CP_PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW                           =>         PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW                                    ,
        CP_PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN                            =>         PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN                                     ,
        CP_PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING                      =>         PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING                               ,
        CP_PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL                        =>         PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL                                 ,
        CP_PMA_CH0_REG_SLIP_FIFO_INV_EN                                   =>         PMA_CH0_REG_SLIP_FIFO_INV_EN                                            ,
        CP_PMA_CH0_REG_SLIP_FIFO_INV                                      =>         PMA_CH0_REG_SLIP_FIFO_INV                                               ,
        CP_PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL                             =>         PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL                                      ,
        CP_PMA_CH0_REG_RX_SIGDET_IC_I                                     =>         PMA_CH0_REG_RX_SIGDET_IC_I                                              ,
        CP_PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW                         =>         PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW                                  ,
        CP_PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N                            =>         PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N                                     ,
        CP_PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW                              =>         PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW                                       ,
        CP_PMA_CH0_REG_RX_OOB_DETECTOR_PD                                 =>         PMA_CH0_REG_RX_OOB_DETECTOR_PD                                          ,
        CP_PMA_CH0_REG_RX_TERM_CM_CTRL                                    =>         PMA_CH0_REG_RX_TERM_CM_CTRL                                             ,
        CP_PMA_CH0_REG_TX_PD                                              =>         PMA_CH0_REG_TX_PD                                                       ,
        CP_PMA_CH0_REG_TX_PD_OW                                           =>         PMA_CH0_REG_TX_PD_OW                                                    ,
        CP_PMA_CH0_REG_TX_CLKPATH_PD                                      =>         PMA_CH0_REG_TX_CLKPATH_PD                                               ,
        CP_PMA_CH0_REG_TX_CLKPATH_PD_OW                                   =>         PMA_CH0_REG_TX_CLKPATH_PD_OW                                            ,
        CP_PMA_CH0_REG_TX_BEACON_TIMER_SEL                                =>         PMA_CH0_REG_TX_BEACON_TIMER_SEL                                         ,
        CP_PMA_CH0_REG_TX_RXDET_REQ_OW                                    =>         PMA_CH0_REG_TX_RXDET_REQ_OW                                             ,
        CP_PMA_CH0_REG_TX_RXDET_REQ                                       =>         PMA_CH0_REG_TX_RXDET_REQ                                                ,
        CP_PMA_CH0_REG_TX_BEACON_EN_OW                                    =>         PMA_CH0_REG_TX_BEACON_EN_OW                                             ,
        CP_PMA_CH0_REG_TX_BEACON_EN                                       =>         PMA_CH0_REG_TX_BEACON_EN                                                ,
        CP_PMA_CH0_REG_TX_EI_EN_OW                                        =>         PMA_CH0_REG_TX_EI_EN_OW                                                 ,
        CP_PMA_CH0_REG_TX_EI_EN                                           =>         PMA_CH0_REG_TX_EI_EN                                                    ,
        CP_PMA_CH0_REG_TX_RES_CAL_EN                                      =>         PMA_CH0_REG_TX_RES_CAL_EN                                               ,
        CP_PMA_CH0_REG_TX_RES_CAL                                         =>         PMA_CH0_REG_TX_RES_CAL                                                  ,
        CP_PMA_CH0_REG_TX_BIAS_CAL_EN                                     =>         PMA_CH0_REG_TX_BIAS_CAL_EN                                              ,
        CP_PMA_CH0_REG_TX_BIAS_CTRL                                       =>         PMA_CH0_REG_TX_BIAS_CTRL                                                ,
        CP_PMA_CH0_REG_TX_RXDET_TIMER_SEL                                 =>         PMA_CH0_REG_TX_RXDET_TIMER_SEL                                          ,
        CP_PMA_CH0_REG_TX_SYNC_OW                                         =>         PMA_CH0_REG_TX_SYNC_OW                                                  ,
        CP_PMA_CH0_REG_TX_SYNC                                            =>         PMA_CH0_REG_TX_SYNC                                                     ,
        CP_PMA_CH0_REG_TX_PD_POST                                         =>         PMA_CH0_REG_TX_PD_POST                                                  ,
        CP_PMA_CH0_REG_TX_PD_POST_OW                                      =>         PMA_CH0_REG_TX_PD_POST_OW                                               ,
        CP_PMA_CH0_REG_TX_RESET_N_OW                                      =>         PMA_CH0_REG_TX_RESET_N_OW                                               ,
        CP_PMA_CH0_REG_TX_RESET_N                                         =>         PMA_CH0_REG_TX_RESET_N                                                  ,
        CP_PMA_CH0_REG_TX_DCC_RESET_N_OW                                  =>         PMA_CH0_REG_TX_DCC_RESET_N_OW                                           ,
        CP_PMA_CH0_REG_TX_DCC_RESET_N                                     =>         PMA_CH0_REG_TX_DCC_RESET_N                                              ,
        CP_PMA_CH0_REG_TX_BUSWIDTH_OW                                     =>         PMA_CH0_REG_TX_BUSWIDTH_OW                                              ,
        CP_PMA_CH0_REG_TX_BUSWIDTH                                        =>         PMA_CH0_REG_TX_BUSWIDTH                                                 ,
        CP_PMA_CH0_REG_PLL_READY_OW                                       =>         PMA_CH0_REG_PLL_READY_OW                                                ,
        CP_PMA_CH0_REG_PLL_READY                                          =>         PMA_CH0_REG_PLL_READY                                                   ,
        CP_PMA_CH0_REG_TX_PCLK_SW_OW                                      =>         PMA_CH0_REG_TX_PCLK_SW_OW                                               ,
        CP_PMA_CH0_REG_TX_PCLK_SW                                         =>         PMA_CH0_REG_TX_PCLK_SW                                                  ,
        CP_PMA_CH0_REG_EI_PCLK_DELAY_SEL                                  =>         PMA_CH0_REG_EI_PCLK_DELAY_SEL                                           ,
        CP_PMA_CH0_REG_TX_DRV01_DAC0                                      =>         PMA_CH0_REG_TX_DRV01_DAC0                                               ,
        CP_PMA_CH0_REG_TX_DRV01_DAC1                                      =>         PMA_CH0_REG_TX_DRV01_DAC1                                               ,
        CP_PMA_CH0_REG_TX_DRV01_DAC2                                      =>         PMA_CH0_REG_TX_DRV01_DAC2                                               ,
        CP_PMA_CH0_REG_TX_DRV00_DAC0                                      =>         PMA_CH0_REG_TX_DRV00_DAC0                                               ,
        CP_PMA_CH0_REG_TX_DRV00_DAC1                                      =>         PMA_CH0_REG_TX_DRV00_DAC1                                               ,
        CP_PMA_CH0_REG_TX_DRV00_DAC2                                      =>         PMA_CH0_REG_TX_DRV00_DAC2                                               ,
        CP_PMA_CH0_REG_TX_AMP0                                            =>         PMA_CH0_REG_TX_AMP0                                                     ,
        CP_PMA_CH0_REG_TX_AMP1                                            =>         PMA_CH0_REG_TX_AMP1                                                     ,
        CP_PMA_CH0_REG_TX_AMP2                                            =>         PMA_CH0_REG_TX_AMP2                                                     ,
        CP_PMA_CH0_REG_TX_AMP3                                            =>         PMA_CH0_REG_TX_AMP3                                                     ,
        CP_PMA_CH0_REG_TX_AMP4                                            =>         PMA_CH0_REG_TX_AMP4                                                     ,
        CP_PMA_CH0_REG_TX_MARGIN                                          =>         PMA_CH0_REG_TX_MARGIN                                                   ,
        CP_PMA_CH0_REG_TX_MARGIN_OW                                       =>         PMA_CH0_REG_TX_MARGIN_OW                                                ,
        CP_PMA_CH0_REG_TX_DEEMP                                           =>         PMA_CH0_REG_TX_DEEMP                                                    ,
        CP_PMA_CH0_REG_TX_DEEMP_OW                                        =>         PMA_CH0_REG_TX_DEEMP_OW                                                 ,
        CP_PMA_CH0_REG_TX_SWING                                           =>         PMA_CH0_REG_TX_SWING                                                    ,
        CP_PMA_CH0_REG_TX_SWING_OW                                        =>         PMA_CH0_REG_TX_SWING_OW                                                 ,
        CP_PMA_CH0_REG_TX_RXDET_THRESHOLD                                 =>         PMA_CH0_REG_TX_RXDET_THRESHOLD                                          ,
        CP_PMA_CH0_REG_TX_BEACON_OSC_CTRL                                 =>         PMA_CH0_REG_TX_BEACON_OSC_CTRL                                          ,
        CP_PMA_CH0_REG_TX_PREDRV_DAC                                      =>         PMA_CH0_REG_TX_PREDRV_DAC                                               ,
        CP_PMA_CH0_REG_TX_PREDRV_CM_CTRL                                  =>         PMA_CH0_REG_TX_PREDRV_CM_CTRL                                           ,
        CP_PMA_CH0_REG_TX_TX2RX_SLPBACK_EN                                =>         PMA_CH0_REG_TX_TX2RX_SLPBACK_EN                                         ,
        CP_PMA_CH0_REG_TX_PCLK_EDGE_SEL                                   =>         PMA_CH0_REG_TX_PCLK_EDGE_SEL                                            ,
        CP_PMA_CH0_REG_TX_RXDET_STATUS_OW                                 =>         PMA_CH0_REG_TX_RXDET_STATUS_OW                                          ,
        CP_PMA_CH0_REG_TX_RXDET_STATUS                                    =>         PMA_CH0_REG_TX_RXDET_STATUS                                             ,
        CP_PMA_CH0_REG_TX_PRBS_GEN_EN                                     =>         PMA_CH0_REG_TX_PRBS_GEN_EN                                              ,
        CP_PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL                              =>         PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL                                       ,
        CP_PMA_CH0_REG_TX_PRBS_SEL                                        =>         PMA_CH0_REG_TX_PRBS_SEL                                                 ,
        CP_PMA_CH0_REG_TX_UDP_DATA                                        =>         PMA_CH0_REG_TX_UDP_DATA                                                 ,
        CP_PMA_CH0_REG_TX_FIFO_RST_N                                      =>         PMA_CH0_REG_TX_FIFO_RST_N                                               ,
        CP_PMA_CH0_REG_TX_FIFO_WP_CTRL                                    =>         PMA_CH0_REG_TX_FIFO_WP_CTRL                                             ,
        CP_PMA_CH0_REG_TX_FIFO_EN                                         =>         PMA_CH0_REG_TX_FIFO_EN                                                  ,
        CP_PMA_CH0_REG_TX_DATA_MUX_SEL                                    =>         PMA_CH0_REG_TX_DATA_MUX_SEL                                             ,
        CP_PMA_CH0_REG_TX_ERR_INSERT                                      =>         PMA_CH0_REG_TX_ERR_INSERT                                               ,
        CP_PMA_CH0_REG_TX_SATA_EN                                         =>         PMA_CH0_REG_TX_SATA_EN                                                  ,
        CP_PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW                           =>         PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW                                    ,
        CP_PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON                              =>         PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON                                       ,
        CP_PMA_CH0_REG_TX_PULLUP_DAC0                                     =>         PMA_CH0_REG_TX_PULLUP_DAC0                                              ,
        CP_PMA_CH0_REG_TX_PULLUP_DAC1                                     =>         PMA_CH0_REG_TX_PULLUP_DAC1                                              ,
        CP_PMA_CH0_REG_TX_PULLUP_DAC2                                     =>         PMA_CH0_REG_TX_PULLUP_DAC2                                              ,
        CP_PMA_CH0_REG_TX_PULLUP_DAC3                                     =>         PMA_CH0_REG_TX_PULLUP_DAC3                                              ,
        CP_PMA_CH0_REG_TX_OOB_DELAY_SEL                                   =>         PMA_CH0_REG_TX_OOB_DELAY_SEL                                            ,
        CP_PMA_CH0_REG_TX_POLARITY                                        =>         PMA_CH0_REG_TX_POLARITY                                                 ,
        CP_PMA_CH0_REG_TX_SLPBK_AMP                                       =>         PMA_CH0_REG_TX_SLPBK_AMP                                                ,
        CP_PMA_CH0_REG_TX_LS_MODE_EN                                      =>         PMA_CH0_REG_TX_LS_MODE_EN                                               ,
        CP_PMA_CH0_REG_TX_JTAG_MODE_EN_OW                                 =>         PMA_CH0_REG_TX_JTAG_MODE_EN_OW                                          ,
        CP_PMA_CH0_REG_TX_JTAG_MODE_EN                                    =>         PMA_CH0_REG_TX_JTAG_MODE_EN                                             ,
        CP_PMA_CH0_REG_RX_JTAG_MODE_EN_OW                                 =>         PMA_CH0_REG_RX_JTAG_MODE_EN_OW                                          ,
        CP_PMA_CH0_REG_RX_JTAG_MODE_EN                                    =>         PMA_CH0_REG_RX_JTAG_MODE_EN                                             ,
        CP_PMA_CH0_REG_RX_JTAG_OE                                         =>         PMA_CH0_REG_RX_JTAG_OE                                                  ,
        CP_PMA_CH0_REG_RX_ACJTAG_VHYSTSE                                  =>         PMA_CH0_REG_RX_ACJTAG_VHYSTSE                                           ,
        CP_PMA_CH0_REG_TX_FBCLK_FAR_EN                                    =>         PMA_CH0_REG_TX_FBCLK_FAR_EN                                             ,
        CP_PMA_CH0_REG_RX_TERM_MODE_CTRL                                  =>         PMA_CH0_REG_RX_TERM_MODE_CTRL                                           ,
        CP_PMA_CH0_REG_PLPBK_TXPCLK_EN                                    =>         PMA_CH0_REG_PLPBK_TXPCLK_EN                                             ,
        CP_PMA_CH0_CFG_LANE_POWERUP                                       =>         PMA_CH0_CFG_LANE_POWERUP                                                ,
        CP_PMA_CH0_CFG_PMA_POR_N                                          =>         PMA_CH0_CFG_PMA_POR_N                                                   ,
        CP_PMA_CH0_CFG_RX_LANE_POWERUP                                    =>         PMA_CH0_CFG_RX_LANE_POWERUP                                             ,
        CP_PMA_CH0_CFG_RX_PMA_RSTN                                        =>         PMA_CH0_CFG_RX_PMA_RSTN                                                 ,
        CP_PMA_CH0_CFG_TX_LANE_POWERUP                                    =>         PMA_CH0_CFG_TX_LANE_POWERUP                                             ,
        CP_PMA_CH0_CFG_TX_PMA_RSTN                                        =>         PMA_CH0_CFG_TX_PMA_RSTN                                                 ,
        CP_PMA_CH0_REG_RESERVED_48_45                                     =>         PMA_CH0_REG_RESERVED_48_45                                              ,
        CP_PMA_CH0_REG_RESERVED_69                                        =>         PMA_CH0_REG_RESERVED_69                                                 ,
        CP_PMA_CH0_REG_RESERVED_77_76                                     =>         PMA_CH0_REG_RESERVED_77_76                                              ,
        CP_PMA_CH0_REG_RESERVED_171_164                                   =>         PMA_CH0_REG_RESERVED_171_164                                            ,
        CP_PMA_CH0_REG_RESERVED_175_172                                   =>         PMA_CH0_REG_RESERVED_175_172                                            ,
        CP_PMA_CH0_REG_RESERVED_190                                       =>         PMA_CH0_REG_RESERVED_190                                                ,
        CP_PMA_CH0_REG_RESERVED_233_232                                   =>         PMA_CH0_REG_RESERVED_233_232                                            ,
        CP_PMA_CH0_REG_RESERVED_235_234                                   =>         PMA_CH0_REG_RESERVED_235_234                                            ,
        CP_PMA_CH0_REG_RESERVED_241_240                                   =>         PMA_CH0_REG_RESERVED_241_240                                            ,
        CP_PMA_CH0_REG_RESERVED_285_283                                   =>         PMA_CH0_REG_RESERVED_285_283                                            ,
        CP_PMA_CH0_REG_RESERVED_286                                       =>         PMA_CH0_REG_RESERVED_286                                                ,
        CP_PMA_CH0_REG_RESERVED_295                                       =>         PMA_CH0_REG_RESERVED_295                                                ,
        CP_PMA_CH0_REG_RESERVED_298                                       =>         PMA_CH0_REG_RESERVED_298                                                ,
        CP_PMA_CH0_REG_RESERVED_332_325                                   =>         PMA_CH0_REG_RESERVED_332_325                                            ,
        CP_PMA_CH0_REG_RESERVED_340_333                                   =>         PMA_CH0_REG_RESERVED_340_333                                            ,
        CP_PMA_CH0_REG_RESERVED_348_341                                   =>         PMA_CH0_REG_RESERVED_348_341                                            ,
        CP_PMA_CH0_REG_RESERVED_354_349                                   =>         PMA_CH0_REG_RESERVED_354_349                                            ,
        CP_PMA_CH0_REG_RESERVED_373                                       =>         PMA_CH0_REG_RESERVED_373                                                ,
        CP_PMA_CH0_REG_RESERVED_376                                       =>         PMA_CH0_REG_RESERVED_376                                                ,
        CP_PMA_CH0_REG_RESERVED_452                                       =>         PMA_CH0_REG_RESERVED_452                                                ,
        CP_PMA_CH0_REG_RESERVED_502_499                                   =>         PMA_CH0_REG_RESERVED_502_499                                            ,
        CP_PMA_CH0_REG_RESERVED_506_505                                   =>         PMA_CH0_REG_RESERVED_506_505                                            ,
        CP_PMA_CH0_REG_RESERVED_550_549                                   =>         PMA_CH0_REG_RESERVED_550_549                                            ,
        CP_PMA_CH0_REG_RESERVED_556_552                                   =>         PMA_CH0_REG_RESERVED_556_552                                            ,
        CP_PMA_CH1_REG_RX_PD                                              =>         PMA_CH1_REG_RX_PD                                                       ,
        CP_PMA_CH1_REG_RX_PD_EN                                           =>         PMA_CH1_REG_RX_PD_EN                                                    ,
        CP_PMA_CH1_REG_RX_CLKPATH_PD                                      =>         PMA_CH1_REG_RX_CLKPATH_PD                                               ,
        CP_PMA_CH1_REG_RX_CLKPATH_PD_EN                                   =>         PMA_CH1_REG_RX_CLKPATH_PD_EN                                            ,
        CP_PMA_CH1_REG_RX_DATAPATH_PD                                     =>         PMA_CH1_REG_RX_DATAPATH_PD                                              ,
        CP_PMA_CH1_REG_RX_DATAPATH_PD_EN                                  =>         PMA_CH1_REG_RX_DATAPATH_PD_EN                                           ,
        CP_PMA_CH1_REG_RX_SIGDET_PD                                       =>         PMA_CH1_REG_RX_SIGDET_PD                                                ,
        CP_PMA_CH1_REG_RX_SIGDET_PD_EN                                    =>         PMA_CH1_REG_RX_SIGDET_PD_EN                                             ,
        CP_PMA_CH1_REG_RX_DCC_RST_N                                       =>         PMA_CH1_REG_RX_DCC_RST_N                                                ,
        CP_PMA_CH1_REG_RX_DCC_RST_N_EN                                    =>         PMA_CH1_REG_RX_DCC_RST_N_EN                                             ,
        CP_PMA_CH1_REG_RX_CDR_RST_N                                       =>         PMA_CH1_REG_RX_CDR_RST_N                                                ,
        CP_PMA_CH1_REG_RX_CDR_RST_N_EN                                    =>         PMA_CH1_REG_RX_CDR_RST_N_EN                                             ,
        CP_PMA_CH1_REG_RX_SIGDET_RST_N                                    =>         PMA_CH1_REG_RX_SIGDET_RST_N                                             ,
        CP_PMA_CH1_REG_RX_SIGDET_RST_N_EN                                 =>         PMA_CH1_REG_RX_SIGDET_RST_N_EN                                          ,
        CP_PMA_CH1_REG_RXPCLK_SLIP                                        =>         PMA_CH1_REG_RXPCLK_SLIP                                                 ,
        CP_PMA_CH1_REG_RXPCLK_SLIP_OW                                     =>         PMA_CH1_REG_RXPCLK_SLIP_OW                                              ,
        CP_PMA_CH1_REG_RX_PCLKSWITCH_RST_N                                =>         PMA_CH1_REG_RX_PCLKSWITCH_RST_N                                         ,
        CP_PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN                             =>         PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN                                      ,
        CP_PMA_CH1_REG_RX_PCLKSWITCH                                      =>         PMA_CH1_REG_RX_PCLKSWITCH                                               ,
        CP_PMA_CH1_REG_RX_PCLKSWITCH_EN                                   =>         PMA_CH1_REG_RX_PCLKSWITCH_EN                                            ,
        CP_PMA_CH1_REG_RX_HIGHZ                                           =>         PMA_CH1_REG_RX_HIGHZ                                                    ,
        CP_PMA_CH1_REG_RX_HIGHZ_EN                                        =>         PMA_CH1_REG_RX_HIGHZ_EN                                                 ,
        CP_PMA_CH1_REG_RX_EQ_C_SET                                        =>         PMA_CH1_REG_RX_EQ_C_SET                                                 ,
        CP_PMA_CH1_REG_RX_EQ_R_SET                                        =>         PMA_CH1_REG_RX_EQ_R_SET                                                 ,
        CP_PMA_CH1_REG_RX_BUSWIDTH                                        =>         PMA_CH1_REG_RX_BUSWIDTH                                                 ,
        CP_PMA_CH1_REG_RX_BUSWIDTH_EN                                     =>         PMA_CH1_REG_RX_BUSWIDTH_EN                                              ,
        CP_PMA_CH1_REG_RX_RATE                                            =>         PMA_CH1_REG_RX_RATE                                                     ,
        CP_PMA_CH1_REG_RX_RATE_EN                                         =>         PMA_CH1_REG_RX_RATE_EN                                                  ,
        CP_PMA_CH1_REG_RX_RES_TRIM                                        =>         PMA_CH1_REG_RX_RES_TRIM                                                 ,
        CP_PMA_CH1_REG_RX_RES_TRIM_EN                                     =>         PMA_CH1_REG_RX_RES_TRIM_EN                                              ,
        CP_PMA_CH1_REG_RX_EQ_OFF                                          =>         PMA_CH1_REG_RX_EQ_OFF                                                   ,
        CP_PMA_CH1_REG_RX_PREAMP_IC                                       =>         PMA_CH1_REG_RX_PREAMP_IC                                                ,
        CP_PMA_CH1_REG_RX_PCLK_EDGE_SEL                                   =>         PMA_CH1_REG_RX_PCLK_EDGE_SEL                                            ,
        CP_PMA_CH1_REG_RX_PIBUF_IC                                        =>         PMA_CH1_REG_RX_PIBUF_IC                                                 ,
        CP_PMA_CH1_REG_RX_DCC_IC_RX                                       =>         PMA_CH1_REG_RX_DCC_IC_RX                                                ,
        CP_PMA_CH1_REG_RX_DCC_IC_TX                                       =>         PMA_CH1_REG_RX_DCC_IC_TX                                                ,
        CP_PMA_CH1_REG_RX_ICTRL_TRX                                       =>         PMA_CH1_REG_RX_ICTRL_TRX                                                ,
        CP_PMA_CH1_REG_RX_ICTRL_SIGDET                                    =>         PMA_CH1_REG_RX_ICTRL_SIGDET                                             ,
        CP_PMA_CH1_REG_RX_ICTRL_PREAMP                                    =>         PMA_CH1_REG_RX_ICTRL_PREAMP                                             ,
        CP_PMA_CH1_REG_RX_ICTRL_SLICER                                    =>         PMA_CH1_REG_RX_ICTRL_SLICER                                             ,
        CP_PMA_CH1_REG_RX_ICTRL_PIBUF                                     =>         PMA_CH1_REG_RX_ICTRL_PIBUF                                              ,
        CP_PMA_CH1_REG_RX_ICTRL_PI                                        =>         PMA_CH1_REG_RX_ICTRL_PI                                                 ,
        CP_PMA_CH1_REG_RX_ICTRL_DCC                                       =>         PMA_CH1_REG_RX_ICTRL_DCC                                                ,
        CP_PMA_CH1_REG_RX_ICTRL_PREDRV                                    =>         PMA_CH1_REG_RX_ICTRL_PREDRV                                             ,
        CP_PMA_CH1_REG_TX_RATE                                            =>         PMA_CH1_REG_TX_RATE                                                     ,
        CP_PMA_CH1_REG_TX_RATE_EN                                         =>         PMA_CH1_REG_TX_RATE_EN                                                  ,
        CP_PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N                               =>         PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N                                        ,
        CP_PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN                            =>         PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN                                     ,
        CP_PMA_CH1_REG_RX_TX2RX_PLPBK_EN                                  =>         PMA_CH1_REG_RX_TX2RX_PLPBK_EN                                           ,
        CP_PMA_CH1_REG_TXCLK_SEL                                          =>         PMA_CH1_REG_TXCLK_SEL                                                   ,
        CP_PMA_CH1_REG_RX_DATA_POLARITY                                   =>         PMA_CH1_REG_RX_DATA_POLARITY                                            ,
        CP_PMA_CH1_REG_RX_ERR_INSERT                                      =>         PMA_CH1_REG_RX_ERR_INSERT                                               ,
        CP_PMA_CH1_REG_UDP_CHK_EN                                         =>         PMA_CH1_REG_UDP_CHK_EN                                                  ,
        CP_PMA_CH1_REG_PRBS_SEL                                           =>         PMA_CH1_REG_PRBS_SEL                                                    ,
        CP_PMA_CH1_REG_PRBS_CHK_EN                                        =>         PMA_CH1_REG_PRBS_CHK_EN                                                 ,
        CP_PMA_CH1_REG_PRBS_CHK_WIDTH_SEL                                 =>         PMA_CH1_REG_PRBS_CHK_WIDTH_SEL                                          ,
        CP_PMA_CH1_REG_BIST_CHK_PAT_SEL                                   =>         PMA_CH1_REG_BIST_CHK_PAT_SEL                                            ,
        CP_PMA_CH1_REG_LOAD_ERR_CNT                                       =>         PMA_CH1_REG_LOAD_ERR_CNT                                                ,
        CP_PMA_CH1_REG_CHK_COUNTER_EN                                     =>         PMA_CH1_REG_CHK_COUNTER_EN                                              ,
        CP_PMA_CH1_REG_CDR_PROP_GAIN                                      =>         PMA_CH1_REG_CDR_PROP_GAIN                                               ,
        CP_PMA_CH1_REG_CDR_PROP_TURBO_GAIN                                =>         PMA_CH1_REG_CDR_PROP_TURBO_GAIN                                         ,
        CP_PMA_CH1_REG_CDR_INT_GAIN                                       =>         PMA_CH1_REG_CDR_INT_GAIN                                                ,
        CP_PMA_CH1_REG_CDR_INT_TURBO_GAIN                                 =>         PMA_CH1_REG_CDR_INT_TURBO_GAIN                                          ,
        CP_PMA_CH1_REG_CDR_INT_SAT_MAX                                    =>         PMA_CH1_REG_CDR_INT_SAT_MAX                                             ,
        CP_PMA_CH1_REG_CDR_INT_SAT_MIN                                    =>         PMA_CH1_REG_CDR_INT_SAT_MIN                                             ,
        CP_PMA_CH1_REG_CDR_INT_RST                                        =>         PMA_CH1_REG_CDR_INT_RST                                                 ,
        CP_PMA_CH1_REG_CDR_INT_RST_OW                                     =>         PMA_CH1_REG_CDR_INT_RST_OW                                              ,
        CP_PMA_CH1_REG_CDR_PROP_RST                                       =>         PMA_CH1_REG_CDR_PROP_RST                                                ,
        CP_PMA_CH1_REG_CDR_PROP_RST_OW                                    =>         PMA_CH1_REG_CDR_PROP_RST_OW                                             ,
        CP_PMA_CH1_REG_CDR_LOCK_RST                                       =>         PMA_CH1_REG_CDR_LOCK_RST                                                ,
        CP_PMA_CH1_REG_CDR_LOCK_RST_OW                                    =>         PMA_CH1_REG_CDR_LOCK_RST_OW                                             ,
        CP_PMA_CH1_REG_CDR_RX_PI_FORCE_SEL                                =>         PMA_CH1_REG_CDR_RX_PI_FORCE_SEL                                         ,
        CP_PMA_CH1_REG_CDR_RX_PI_FORCE_D                                  =>         PMA_CH1_REG_CDR_RX_PI_FORCE_D                                           ,
        CP_PMA_CH1_REG_CDR_LOCK_TIMER                                     =>         PMA_CH1_REG_CDR_LOCK_TIMER                                              ,
        CP_PMA_CH1_REG_CDR_TURBO_MODE_TIMER                               =>         PMA_CH1_REG_CDR_TURBO_MODE_TIMER                                        ,
        CP_PMA_CH1_REG_CDR_LOCK_VAL                                       =>         PMA_CH1_REG_CDR_LOCK_VAL                                                ,
        CP_PMA_CH1_REG_CDR_LOCK_OW                                        =>         PMA_CH1_REG_CDR_LOCK_OW                                                 ,
        CP_PMA_CH1_REG_CDR_INT_SAT_DET_EN                                 =>         PMA_CH1_REG_CDR_INT_SAT_DET_EN                                          ,
        CP_PMA_CH1_REG_CDR_SAT_DET_STATUS_EN                              =>         PMA_CH1_REG_CDR_SAT_DET_STATUS_EN                                       ,
        CP_PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN                        =>         PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN                                 ,
        CP_PMA_CH1_REG_CDR_PI_CTRL_RST                                    =>         PMA_CH1_REG_CDR_PI_CTRL_RST                                             ,
        CP_PMA_CH1_REG_CDR_PI_CTRL_RST_OW                                 =>         PMA_CH1_REG_CDR_PI_CTRL_RST_OW                                          ,
        CP_PMA_CH1_REG_CDR_SAT_DET_RST                                    =>         PMA_CH1_REG_CDR_SAT_DET_RST                                             ,
        CP_PMA_CH1_REG_CDR_SAT_DET_RST_OW                                 =>         PMA_CH1_REG_CDR_SAT_DET_RST_OW                                          ,
        CP_PMA_CH1_REG_CDR_SAT_DET_STICKY_RST                             =>         PMA_CH1_REG_CDR_SAT_DET_STICKY_RST                                      ,
        CP_PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW                          =>         PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW                                   ,
        CP_PMA_CH1_REG_CDR_SIGDET_STATUS_DIS                              =>         PMA_CH1_REG_CDR_SIGDET_STATUS_DIS                                       ,
        CP_PMA_CH1_REG_CDR_SAT_DET_TIMER                                  =>         PMA_CH1_REG_CDR_SAT_DET_TIMER                                           ,
        CP_PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL                             =>         PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL                                      ,
        CP_PMA_CH1_REG_CDR_SAT_DET_STATUS_OW                              =>         PMA_CH1_REG_CDR_SAT_DET_STATUS_OW                                       ,
        CP_PMA_CH1_REG_CDR_TURBO_MODE_EN                                  =>         PMA_CH1_REG_CDR_TURBO_MODE_EN                                           ,
        CP_PMA_CH1_REG_CDR_STATUS_RADDR_INIT                              =>         PMA_CH1_REG_CDR_STATUS_RADDR_INIT                                       ,
        CP_PMA_CH1_REG_CDR_STATUS_FIFO_EN                                 =>         PMA_CH1_REG_CDR_STATUS_FIFO_EN                                          ,
        CP_PMA_CH1_REG_PMA_TEST_SEL                                       =>         PMA_CH1_REG_PMA_TEST_SEL                                                ,
        CP_PMA_CH1_REG_OOB_COMWAKE_GAP_MIN                                =>         PMA_CH1_REG_OOB_COMWAKE_GAP_MIN                                         ,
        CP_PMA_CH1_REG_OOB_COMWAKE_GAP_MAX                                =>         PMA_CH1_REG_OOB_COMWAKE_GAP_MAX                                         ,
        CP_PMA_CH1_REG_OOB_COMINIT_GAP_MIN                                =>         PMA_CH1_REG_OOB_COMINIT_GAP_MIN                                         ,
        CP_PMA_CH1_REG_OOB_COMINIT_GAP_MAX                                =>         PMA_CH1_REG_OOB_COMINIT_GAP_MAX                                         ,
        CP_PMA_CH1_REG_RX_PIBUF_IC_TX                                     =>         PMA_CH1_REG_RX_PIBUF_IC_TX                                              ,
        CP_PMA_CH1_REG_COMWAKE_STATUS_CLEAR                               =>         PMA_CH1_REG_COMWAKE_STATUS_CLEAR                                        ,
        CP_PMA_CH1_REG_COMINIT_STATUS_CLEAR                               =>         PMA_CH1_REG_COMINIT_STATUS_CLEAR                                        ,
        CP_PMA_CH1_REG_RX_SYNC_RST_N_EN                                   =>         PMA_CH1_REG_RX_SYNC_RST_N_EN                                            ,
        CP_PMA_CH1_REG_RX_SYNC_RST_N                                      =>         PMA_CH1_REG_RX_SYNC_RST_N                                               ,
        CP_PMA_CH1_REG_RX_SATA_COMINIT_OW                                 =>         PMA_CH1_REG_RX_SATA_COMINIT_OW                                          ,
        CP_PMA_CH1_REG_RX_SATA_COMINIT                                    =>         PMA_CH1_REG_RX_SATA_COMINIT                                             ,
        CP_PMA_CH1_REG_RX_SATA_COMWAKE_OW                                 =>         PMA_CH1_REG_RX_SATA_COMWAKE_OW                                          ,
        CP_PMA_CH1_REG_RX_SATA_COMWAKE                                    =>         PMA_CH1_REG_RX_SATA_COMWAKE                                             ,
        CP_PMA_CH1_REG_RX_DCC_DISABLE                                     =>         PMA_CH1_REG_RX_DCC_DISABLE                                              ,
        CP_PMA_CH1_REG_TX_DCC_DISABLE                                     =>         PMA_CH1_REG_TX_DCC_DISABLE                                              ,
        CP_PMA_CH1_REG_RX_SLIP_SEL_EN                                     =>         PMA_CH1_REG_RX_SLIP_SEL_EN                                              ,
        CP_PMA_CH1_REG_RX_SLIP_SEL                                        =>         PMA_CH1_REG_RX_SLIP_SEL                                                 ,
        CP_PMA_CH1_REG_RX_SLIP_EN                                         =>         PMA_CH1_REG_RX_SLIP_EN                                                  ,
        CP_PMA_CH1_REG_RX_SIGDET_STATUS_SEL                               =>         PMA_CH1_REG_RX_SIGDET_STATUS_SEL                                        ,
        CP_PMA_CH1_REG_RX_SIGDET_FSM_RST_N                                =>         PMA_CH1_REG_RX_SIGDET_FSM_RST_N                                         ,
        CP_PMA_CH1_REG_RX_SIGDET_STATUS_OW                                =>         PMA_CH1_REG_RX_SIGDET_STATUS_OW                                         ,
        CP_PMA_CH1_REG_RX_SIGDET_STATUS                                   =>         PMA_CH1_REG_RX_SIGDET_STATUS                                            ,
        CP_PMA_CH1_REG_RX_SIGDET_VTH                                      =>         PMA_CH1_REG_RX_SIGDET_VTH                                               ,
        CP_PMA_CH1_REG_RX_SIGDET_GRM                                      =>         PMA_CH1_REG_RX_SIGDET_GRM                                               ,
        CP_PMA_CH1_REG_RX_SIGDET_PULSE_EXT                                =>         PMA_CH1_REG_RX_SIGDET_PULSE_EXT                                         ,
        CP_PMA_CH1_REG_RX_SIGDET_CH2_SEL                                  =>         PMA_CH1_REG_RX_SIGDET_CH2_SEL                                           ,
        CP_PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW                           =>         PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW                                    ,
        CP_PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN                            =>         PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN                                     ,
        CP_PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING                      =>         PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING                               ,
        CP_PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL                        =>         PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL                                 ,
        CP_PMA_CH1_REG_SLIP_FIFO_INV_EN                                   =>         PMA_CH1_REG_SLIP_FIFO_INV_EN                                            ,
        CP_PMA_CH1_REG_SLIP_FIFO_INV                                      =>         PMA_CH1_REG_SLIP_FIFO_INV                                               ,
        CP_PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL                             =>         PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL                                      ,
        CP_PMA_CH1_REG_RX_SIGDET_IC_I                                     =>         PMA_CH1_REG_RX_SIGDET_IC_I                                              ,
        CP_PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW                         =>         PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW                                  ,
        CP_PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N                            =>         PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N                                     ,
        CP_PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW                              =>         PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW                                       ,
        CP_PMA_CH1_REG_RX_OOB_DETECTOR_PD                                 =>         PMA_CH1_REG_RX_OOB_DETECTOR_PD                                          ,
        CP_PMA_CH1_REG_RX_TERM_CM_CTRL                                    =>         PMA_CH1_REG_RX_TERM_CM_CTRL                                             ,
        CP_PMA_CH1_REG_TX_PD                                              =>         PMA_CH1_REG_TX_PD                                                       ,
        CP_PMA_CH1_REG_TX_PD_OW                                           =>         PMA_CH1_REG_TX_PD_OW                                                    ,
        CP_PMA_CH1_REG_TX_CLKPATH_PD                                      =>         PMA_CH1_REG_TX_CLKPATH_PD                                               ,
        CP_PMA_CH1_REG_TX_CLKPATH_PD_OW                                   =>         PMA_CH1_REG_TX_CLKPATH_PD_OW                                            ,
        CP_PMA_CH1_REG_TX_BEACON_TIMER_SEL                                =>         PMA_CH1_REG_TX_BEACON_TIMER_SEL                                         ,
        CP_PMA_CH1_REG_TX_RXDET_REQ_OW                                    =>         PMA_CH1_REG_TX_RXDET_REQ_OW                                             ,
        CP_PMA_CH1_REG_TX_RXDET_REQ                                       =>         PMA_CH1_REG_TX_RXDET_REQ                                                ,
        CP_PMA_CH1_REG_TX_BEACON_EN_OW                                    =>         PMA_CH1_REG_TX_BEACON_EN_OW                                             ,
        CP_PMA_CH1_REG_TX_BEACON_EN                                       =>         PMA_CH1_REG_TX_BEACON_EN                                                ,
        CP_PMA_CH1_REG_TX_EI_EN_OW                                        =>         PMA_CH1_REG_TX_EI_EN_OW                                                 ,
        CP_PMA_CH1_REG_TX_EI_EN                                           =>         PMA_CH1_REG_TX_EI_EN                                                    ,
        CP_PMA_CH1_REG_TX_RES_CAL_EN                                      =>         PMA_CH1_REG_TX_RES_CAL_EN                                               ,
        CP_PMA_CH1_REG_TX_RES_CAL                                         =>         PMA_CH1_REG_TX_RES_CAL                                                  ,
        CP_PMA_CH1_REG_TX_BIAS_CAL_EN                                     =>         PMA_CH1_REG_TX_BIAS_CAL_EN                                              ,
        CP_PMA_CH1_REG_TX_BIAS_CTRL                                       =>         PMA_CH1_REG_TX_BIAS_CTRL                                                ,
        CP_PMA_CH1_REG_TX_RXDET_TIMER_SEL                                 =>         PMA_CH1_REG_TX_RXDET_TIMER_SEL                                          ,
        CP_PMA_CH1_REG_TX_SYNC_OW                                         =>         PMA_CH1_REG_TX_SYNC_OW                                                  ,
        CP_PMA_CH1_REG_TX_SYNC                                            =>         PMA_CH1_REG_TX_SYNC                                                     ,
        CP_PMA_CH1_REG_TX_PD_POST                                         =>         PMA_CH1_REG_TX_PD_POST                                                  ,
        CP_PMA_CH1_REG_TX_PD_POST_OW                                      =>         PMA_CH1_REG_TX_PD_POST_OW                                               ,
        CP_PMA_CH1_REG_TX_RESET_N_OW                                      =>         PMA_CH1_REG_TX_RESET_N_OW                                               ,
        CP_PMA_CH1_REG_TX_RESET_N                                         =>         PMA_CH1_REG_TX_RESET_N                                                  ,
        CP_PMA_CH1_REG_TX_DCC_RESET_N_OW                                  =>         PMA_CH1_REG_TX_DCC_RESET_N_OW                                           ,
        CP_PMA_CH1_REG_TX_DCC_RESET_N                                     =>         PMA_CH1_REG_TX_DCC_RESET_N                                              ,
        CP_PMA_CH1_REG_TX_BUSWIDTH_OW                                     =>         PMA_CH1_REG_TX_BUSWIDTH_OW                                              ,
        CP_PMA_CH1_REG_TX_BUSWIDTH                                        =>         PMA_CH1_REG_TX_BUSWIDTH                                                 ,
        CP_PMA_CH1_REG_PLL_READY_OW                                       =>         PMA_CH1_REG_PLL_READY_OW                                                ,
        CP_PMA_CH1_REG_PLL_READY                                          =>         PMA_CH1_REG_PLL_READY                                                   ,
        CP_PMA_CH1_REG_TX_PCLK_SW_OW                                      =>         PMA_CH1_REG_TX_PCLK_SW_OW                                               ,
        CP_PMA_CH1_REG_TX_PCLK_SW                                         =>         PMA_CH1_REG_TX_PCLK_SW                                                  ,
        CP_PMA_CH1_REG_EI_PCLK_DELAY_SEL                                  =>         PMA_CH1_REG_EI_PCLK_DELAY_SEL                                           ,
        CP_PMA_CH1_REG_TX_DRV01_DAC0                                      =>         PMA_CH1_REG_TX_DRV01_DAC0                                               ,
        CP_PMA_CH1_REG_TX_DRV01_DAC1                                      =>         PMA_CH1_REG_TX_DRV01_DAC1                                               ,
        CP_PMA_CH1_REG_TX_DRV01_DAC2                                      =>         PMA_CH1_REG_TX_DRV01_DAC2                                               ,
        CP_PMA_CH1_REG_TX_DRV00_DAC0                                      =>         PMA_CH1_REG_TX_DRV00_DAC0                                               ,
        CP_PMA_CH1_REG_TX_DRV00_DAC1                                      =>         PMA_CH1_REG_TX_DRV00_DAC1                                               ,
        CP_PMA_CH1_REG_TX_DRV00_DAC2                                      =>         PMA_CH1_REG_TX_DRV00_DAC2                                               ,
        CP_PMA_CH1_REG_TX_AMP0                                            =>         PMA_CH1_REG_TX_AMP0                                                     ,
        CP_PMA_CH1_REG_TX_AMP1                                            =>         PMA_CH1_REG_TX_AMP1                                                     ,
        CP_PMA_CH1_REG_TX_AMP2                                            =>         PMA_CH1_REG_TX_AMP2                                                     ,
        CP_PMA_CH1_REG_TX_AMP3                                            =>         PMA_CH1_REG_TX_AMP3                                                     ,
        CP_PMA_CH1_REG_TX_AMP4                                            =>         PMA_CH1_REG_TX_AMP4                                                     ,
        CP_PMA_CH1_REG_TX_MARGIN                                          =>         PMA_CH1_REG_TX_MARGIN                                                   ,
        CP_PMA_CH1_REG_TX_MARGIN_OW                                       =>         PMA_CH1_REG_TX_MARGIN_OW                                                ,
        CP_PMA_CH1_REG_TX_DEEMP                                           =>         PMA_CH1_REG_TX_DEEMP                                                    ,
        CP_PMA_CH1_REG_TX_DEEMP_OW                                        =>         PMA_CH1_REG_TX_DEEMP_OW                                                 ,
        CP_PMA_CH1_REG_TX_SWING                                           =>         PMA_CH1_REG_TX_SWING                                                    ,
        CP_PMA_CH1_REG_TX_SWING_OW                                        =>         PMA_CH1_REG_TX_SWING_OW                                                 ,
        CP_PMA_CH1_REG_TX_RXDET_THRESHOLD                                 =>         PMA_CH1_REG_TX_RXDET_THRESHOLD                                          ,
        CP_PMA_CH1_REG_TX_BEACON_OSC_CTRL                                 =>         PMA_CH1_REG_TX_BEACON_OSC_CTRL                                          ,
        CP_PMA_CH1_REG_TX_PREDRV_DAC                                      =>         PMA_CH1_REG_TX_PREDRV_DAC                                               ,
        CP_PMA_CH1_REG_TX_PREDRV_CM_CTRL                                  =>         PMA_CH1_REG_TX_PREDRV_CM_CTRL                                           ,
        CP_PMA_CH1_REG_TX_TX2RX_SLPBACK_EN                                =>         PMA_CH1_REG_TX_TX2RX_SLPBACK_EN                                         ,
        CP_PMA_CH1_REG_TX_PCLK_EDGE_SEL                                   =>         PMA_CH1_REG_TX_PCLK_EDGE_SEL                                            ,
        CP_PMA_CH1_REG_TX_RXDET_STATUS_OW                                 =>         PMA_CH1_REG_TX_RXDET_STATUS_OW                                          ,
        CP_PMA_CH1_REG_TX_RXDET_STATUS                                    =>         PMA_CH1_REG_TX_RXDET_STATUS                                             ,
        CP_PMA_CH1_REG_TX_PRBS_GEN_EN                                     =>         PMA_CH1_REG_TX_PRBS_GEN_EN                                              ,
        CP_PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL                              =>         PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL                                       ,
        CP_PMA_CH1_REG_TX_PRBS_SEL                                        =>         PMA_CH1_REG_TX_PRBS_SEL                                                 ,
        CP_PMA_CH1_REG_TX_UDP_DATA                                        =>         PMA_CH1_REG_TX_UDP_DATA                                                 ,
        CP_PMA_CH1_REG_TX_FIFO_RST_N                                      =>         PMA_CH1_REG_TX_FIFO_RST_N                                               ,
        CP_PMA_CH1_REG_TX_FIFO_WP_CTRL                                    =>         PMA_CH1_REG_TX_FIFO_WP_CTRL                                             ,
        CP_PMA_CH1_REG_TX_FIFO_EN                                         =>         PMA_CH1_REG_TX_FIFO_EN                                                  ,
        CP_PMA_CH1_REG_TX_DATA_MUX_SEL                                    =>         PMA_CH1_REG_TX_DATA_MUX_SEL                                             ,
        CP_PMA_CH1_REG_TX_ERR_INSERT                                      =>         PMA_CH1_REG_TX_ERR_INSERT                                               ,
        CP_PMA_CH1_REG_TX_SATA_EN                                         =>         PMA_CH1_REG_TX_SATA_EN                                                  ,
        CP_PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW                           =>         PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW                                    ,
        CP_PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON                              =>         PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON                                       ,
        CP_PMA_CH1_REG_TX_PULLUP_DAC0                                     =>         PMA_CH1_REG_TX_PULLUP_DAC0                                              ,
        CP_PMA_CH1_REG_TX_PULLUP_DAC1                                     =>         PMA_CH1_REG_TX_PULLUP_DAC1                                              ,
        CP_PMA_CH1_REG_TX_PULLUP_DAC2                                     =>         PMA_CH1_REG_TX_PULLUP_DAC2                                              ,
        CP_PMA_CH1_REG_TX_PULLUP_DAC3                                     =>         PMA_CH1_REG_TX_PULLUP_DAC3                                              ,
        CP_PMA_CH1_REG_TX_OOB_DELAY_SEL                                   =>         PMA_CH1_REG_TX_OOB_DELAY_SEL                                            ,
        CP_PMA_CH1_REG_TX_POLARITY                                        =>         PMA_CH1_REG_TX_POLARITY                                                 ,
        CP_PMA_CH1_REG_TX_SLPBK_AMP                                       =>         PMA_CH1_REG_TX_SLPBK_AMP                                                ,
        CP_PMA_CH1_REG_TX_LS_MODE_EN                                      =>         PMA_CH1_REG_TX_LS_MODE_EN                                               ,
        CP_PMA_CH1_REG_TX_JTAG_MODE_EN_OW                                 =>         PMA_CH1_REG_TX_JTAG_MODE_EN_OW                                          ,
        CP_PMA_CH1_REG_TX_JTAG_MODE_EN                                    =>         PMA_CH1_REG_TX_JTAG_MODE_EN                                             ,
        CP_PMA_CH1_REG_RX_JTAG_MODE_EN_OW                                 =>         PMA_CH1_REG_RX_JTAG_MODE_EN_OW                                          ,
        CP_PMA_CH1_REG_RX_JTAG_MODE_EN                                    =>         PMA_CH1_REG_RX_JTAG_MODE_EN                                             ,
        CP_PMA_CH1_REG_RX_JTAG_OE                                         =>         PMA_CH1_REG_RX_JTAG_OE                                                  ,
        CP_PMA_CH1_REG_RX_ACJTAG_VHYSTSE                                  =>         PMA_CH1_REG_RX_ACJTAG_VHYSTSE                                           ,
        CP_PMA_CH1_REG_TX_FBCLK_FAR_EN                                    =>         PMA_CH1_REG_TX_FBCLK_FAR_EN                                             ,
        CP_PMA_CH1_REG_RX_TERM_MODE_CTRL                                  =>         PMA_CH1_REG_RX_TERM_MODE_CTRL                                           ,
        CP_PMA_CH1_REG_PLPBK_TXPCLK_EN                                    =>         PMA_CH1_REG_PLPBK_TXPCLK_EN                                             ,
        CP_PMA_CH1_CFG_LANE_POWERUP                                       =>         PMA_CH1_CFG_LANE_POWERUP                                                ,
        CP_PMA_CH1_CFG_PMA_POR_N                                          =>         PMA_CH1_CFG_PMA_POR_N                                                   ,
        CP_PMA_CH1_CFG_RX_LANE_POWERUP                                    =>         PMA_CH1_CFG_RX_LANE_POWERUP                                             ,
        CP_PMA_CH1_CFG_RX_PMA_RSTN                                        =>         PMA_CH1_CFG_RX_PMA_RSTN                                                 ,
        CP_PMA_CH1_CFG_TX_LANE_POWERUP                                    =>         PMA_CH1_CFG_TX_LANE_POWERUP                                             ,
        CP_PMA_CH1_CFG_TX_PMA_RSTN                                        =>         PMA_CH1_CFG_TX_PMA_RSTN                                                 ,
        CP_PMA_CH1_REG_RESERVED_48_45                                     =>         PMA_CH1_REG_RESERVED_48_45                                              ,
        CP_PMA_CH1_REG_RESERVED_69                                        =>         PMA_CH1_REG_RESERVED_69                                                 ,
        CP_PMA_CH1_REG_RESERVED_77_76                                     =>         PMA_CH1_REG_RESERVED_77_76                                              ,
        CP_PMA_CH1_REG_RESERVED_171_164                                   =>         PMA_CH1_REG_RESERVED_171_164                                            ,
        CP_PMA_CH1_REG_RESERVED_175_172                                   =>         PMA_CH1_REG_RESERVED_175_172                                            ,
        CP_PMA_CH1_REG_RESERVED_190                                       =>         PMA_CH1_REG_RESERVED_190                                                ,
        CP_PMA_CH1_REG_RESERVED_233_232                                   =>         PMA_CH1_REG_RESERVED_233_232                                            ,
        CP_PMA_CH1_REG_RESERVED_235_234                                   =>         PMA_CH1_REG_RESERVED_235_234                                            ,
        CP_PMA_CH1_REG_RESERVED_241_240                                   =>         PMA_CH1_REG_RESERVED_241_240                                            ,
        CP_PMA_CH1_REG_RESERVED_285_283                                   =>         PMA_CH1_REG_RESERVED_285_283                                            ,
        CP_PMA_CH1_REG_RESERVED_286                                       =>         PMA_CH1_REG_RESERVED_286                                                ,
        CP_PMA_CH1_REG_RESERVED_295                                       =>         PMA_CH1_REG_RESERVED_295                                                ,
        CP_PMA_CH1_REG_RESERVED_298                                       =>         PMA_CH1_REG_RESERVED_298                                                ,
        CP_PMA_CH1_REG_RESERVED_332_325                                   =>         PMA_CH1_REG_RESERVED_332_325                                            ,
        CP_PMA_CH1_REG_RESERVED_340_333                                   =>         PMA_CH1_REG_RESERVED_340_333                                            ,
        CP_PMA_CH1_REG_RESERVED_348_341                                   =>         PMA_CH1_REG_RESERVED_348_341                                            ,
        CP_PMA_CH1_REG_RESERVED_354_349                                   =>         PMA_CH1_REG_RESERVED_354_349                                            ,
        CP_PMA_CH1_REG_RESERVED_373                                       =>         PMA_CH1_REG_RESERVED_373                                                ,
        CP_PMA_CH1_REG_RESERVED_376                                       =>         PMA_CH1_REG_RESERVED_376                                                ,
        CP_PMA_CH1_REG_RESERVED_452                                       =>         PMA_CH1_REG_RESERVED_452                                                ,
        CP_PMA_CH1_REG_RESERVED_502_499                                   =>         PMA_CH1_REG_RESERVED_502_499                                            ,
        CP_PMA_CH1_REG_RESERVED_506_505                                   =>         PMA_CH1_REG_RESERVED_506_505                                            ,
        CP_PMA_CH1_REG_RESERVED_550_549                                   =>         PMA_CH1_REG_RESERVED_550_549                                            ,
        CP_PMA_CH1_REG_RESERVED_556_552                                   =>         PMA_CH1_REG_RESERVED_556_552                                            ,
        CP_PMA_CH2_REG_RX_PD                                              =>         PMA_CH2_REG_RX_PD                                                       ,
        CP_PMA_CH2_REG_RX_PD_EN                                           =>         PMA_CH2_REG_RX_PD_EN                                                    ,
        CP_PMA_CH2_REG_RX_CLKPATH_PD                                      =>         PMA_CH2_REG_RX_CLKPATH_PD                                               ,
        CP_PMA_CH2_REG_RX_CLKPATH_PD_EN                                   =>         PMA_CH2_REG_RX_CLKPATH_PD_EN                                            ,
        CP_PMA_CH2_REG_RX_DATAPATH_PD                                     =>         PMA_CH2_REG_RX_DATAPATH_PD                                              ,
        CP_PMA_CH2_REG_RX_DATAPATH_PD_EN                                  =>         PMA_CH2_REG_RX_DATAPATH_PD_EN                                           ,
        CP_PMA_CH2_REG_RX_SIGDET_PD                                       =>         PMA_CH2_REG_RX_SIGDET_PD                                                ,
        CP_PMA_CH2_REG_RX_SIGDET_PD_EN                                    =>         PMA_CH2_REG_RX_SIGDET_PD_EN                                             ,
        CP_PMA_CH2_REG_RX_DCC_RST_N                                       =>         PMA_CH2_REG_RX_DCC_RST_N                                                ,
        CP_PMA_CH2_REG_RX_DCC_RST_N_EN                                    =>         PMA_CH2_REG_RX_DCC_RST_N_EN                                             ,
        CP_PMA_CH2_REG_RX_CDR_RST_N                                       =>         PMA_CH2_REG_RX_CDR_RST_N                                                ,
        CP_PMA_CH2_REG_RX_CDR_RST_N_EN                                    =>         PMA_CH2_REG_RX_CDR_RST_N_EN                                             ,
        CP_PMA_CH2_REG_RX_SIGDET_RST_N                                    =>         PMA_CH2_REG_RX_SIGDET_RST_N                                             ,
        CP_PMA_CH2_REG_RX_SIGDET_RST_N_EN                                 =>         PMA_CH2_REG_RX_SIGDET_RST_N_EN                                          ,
        CP_PMA_CH2_REG_RXPCLK_SLIP                                        =>         PMA_CH2_REG_RXPCLK_SLIP                                                 ,
        CP_PMA_CH2_REG_RXPCLK_SLIP_OW                                     =>         PMA_CH2_REG_RXPCLK_SLIP_OW                                              ,
        CP_PMA_CH2_REG_RX_PCLKSWITCH_RST_N                                =>         PMA_CH2_REG_RX_PCLKSWITCH_RST_N                                         ,
        CP_PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN                             =>         PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN                                      ,
        CP_PMA_CH2_REG_RX_PCLKSWITCH                                      =>         PMA_CH2_REG_RX_PCLKSWITCH                                               ,
        CP_PMA_CH2_REG_RX_PCLKSWITCH_EN                                   =>         PMA_CH2_REG_RX_PCLKSWITCH_EN                                            ,
        CP_PMA_CH2_REG_RX_HIGHZ                                           =>         PMA_CH2_REG_RX_HIGHZ                                                    ,
        CP_PMA_CH2_REG_RX_HIGHZ_EN                                        =>         PMA_CH2_REG_RX_HIGHZ_EN                                                 ,
        CP_PMA_CH2_REG_RX_EQ_C_SET                                        =>         PMA_CH2_REG_RX_EQ_C_SET                                                 ,
        CP_PMA_CH2_REG_RX_EQ_R_SET                                        =>         PMA_CH2_REG_RX_EQ_R_SET                                                 ,
        CP_PMA_CH2_REG_RX_BUSWIDTH                                        =>         PMA_CH2_REG_RX_BUSWIDTH                                                 ,
        CP_PMA_CH2_REG_RX_BUSWIDTH_EN                                     =>         PMA_CH2_REG_RX_BUSWIDTH_EN                                              ,
        CP_PMA_CH2_REG_RX_RATE                                            =>         PMA_CH2_REG_RX_RATE                                                     ,
        CP_PMA_CH2_REG_RX_RATE_EN                                         =>         PMA_CH2_REG_RX_RATE_EN                                                  ,
        CP_PMA_CH2_REG_RX_RES_TRIM                                        =>         PMA_CH2_REG_RX_RES_TRIM                                                 ,
        CP_PMA_CH2_REG_RX_RES_TRIM_EN                                     =>         PMA_CH2_REG_RX_RES_TRIM_EN                                              ,
        CP_PMA_CH2_REG_RX_EQ_OFF                                          =>         PMA_CH2_REG_RX_EQ_OFF                                                   ,
        CP_PMA_CH2_REG_RX_PREAMP_IC                                       =>         PMA_CH2_REG_RX_PREAMP_IC                                                ,
        CP_PMA_CH2_REG_RX_PCLK_EDGE_SEL                                   =>         PMA_CH2_REG_RX_PCLK_EDGE_SEL                                            ,
        CP_PMA_CH2_REG_RX_PIBUF_IC                                        =>         PMA_CH2_REG_RX_PIBUF_IC                                                 ,
        CP_PMA_CH2_REG_RX_DCC_IC_RX                                       =>         PMA_CH2_REG_RX_DCC_IC_RX                                                ,
        CP_PMA_CH2_REG_RX_DCC_IC_TX                                       =>         PMA_CH2_REG_RX_DCC_IC_TX                                                ,
        CP_PMA_CH2_REG_RX_ICTRL_TRX                                       =>         PMA_CH2_REG_RX_ICTRL_TRX                                                ,
        CP_PMA_CH2_REG_RX_ICTRL_SIGDET                                    =>         PMA_CH2_REG_RX_ICTRL_SIGDET                                             ,
        CP_PMA_CH2_REG_RX_ICTRL_PREAMP                                    =>         PMA_CH2_REG_RX_ICTRL_PREAMP                                             ,
        CP_PMA_CH2_REG_RX_ICTRL_SLICER                                    =>         PMA_CH2_REG_RX_ICTRL_SLICER                                             ,
        CP_PMA_CH2_REG_RX_ICTRL_PIBUF                                     =>         PMA_CH2_REG_RX_ICTRL_PIBUF                                              ,
        CP_PMA_CH2_REG_RX_ICTRL_PI                                        =>         PMA_CH2_REG_RX_ICTRL_PI                                                 ,
        CP_PMA_CH2_REG_RX_ICTRL_DCC                                       =>         PMA_CH2_REG_RX_ICTRL_DCC                                                ,
        CP_PMA_CH2_REG_RX_ICTRL_PREDRV                                    =>         PMA_CH2_REG_RX_ICTRL_PREDRV                                             ,
        CP_PMA_CH2_REG_TX_RATE                                            =>         PMA_CH2_REG_TX_RATE                                                     ,
        CP_PMA_CH2_REG_TX_RATE_EN                                         =>         PMA_CH2_REG_TX_RATE_EN                                                  ,
        CP_PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N                               =>         PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N                                        ,
        CP_PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN                            =>         PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN                                     ,
        CP_PMA_CH2_REG_RX_TX2RX_PLPBK_EN                                  =>         PMA_CH2_REG_RX_TX2RX_PLPBK_EN                                           ,
        CP_PMA_CH2_REG_TXCLK_SEL                                          =>         PMA_CH2_REG_TXCLK_SEL                                                   ,
        CP_PMA_CH2_REG_RX_DATA_POLARITY                                   =>         PMA_CH2_REG_RX_DATA_POLARITY                                            ,
        CP_PMA_CH2_REG_RX_ERR_INSERT                                      =>         PMA_CH2_REG_RX_ERR_INSERT                                               ,
        CP_PMA_CH2_REG_UDP_CHK_EN                                         =>         PMA_CH2_REG_UDP_CHK_EN                                                  ,
        CP_PMA_CH2_REG_PRBS_SEL                                           =>         PMA_CH2_REG_PRBS_SEL                                                    ,
        CP_PMA_CH2_REG_PRBS_CHK_EN                                        =>         PMA_CH2_REG_PRBS_CHK_EN                                                 ,
        CP_PMA_CH2_REG_PRBS_CHK_WIDTH_SEL                                 =>         PMA_CH2_REG_PRBS_CHK_WIDTH_SEL                                          ,
        CP_PMA_CH2_REG_BIST_CHK_PAT_SEL                                   =>         PMA_CH2_REG_BIST_CHK_PAT_SEL                                            ,
        CP_PMA_CH2_REG_LOAD_ERR_CNT                                       =>         PMA_CH2_REG_LOAD_ERR_CNT                                                ,
        CP_PMA_CH2_REG_CHK_COUNTER_EN                                     =>         PMA_CH2_REG_CHK_COUNTER_EN                                              ,
        CP_PMA_CH2_REG_CDR_PROP_GAIN                                      =>         PMA_CH2_REG_CDR_PROP_GAIN                                               ,
        CP_PMA_CH2_REG_CDR_PROP_TURBO_GAIN                                =>         PMA_CH2_REG_CDR_PROP_TURBO_GAIN                                         ,
        CP_PMA_CH2_REG_CDR_INT_GAIN                                       =>         PMA_CH2_REG_CDR_INT_GAIN                                                ,
        CP_PMA_CH2_REG_CDR_INT_TURBO_GAIN                                 =>         PMA_CH2_REG_CDR_INT_TURBO_GAIN                                          ,
        CP_PMA_CH2_REG_CDR_INT_SAT_MAX                                    =>         PMA_CH2_REG_CDR_INT_SAT_MAX                                             ,
        CP_PMA_CH2_REG_CDR_INT_SAT_MIN                                    =>         PMA_CH2_REG_CDR_INT_SAT_MIN                                             ,
        CP_PMA_CH2_REG_CDR_INT_RST                                        =>         PMA_CH2_REG_CDR_INT_RST                                                 ,
        CP_PMA_CH2_REG_CDR_INT_RST_OW                                     =>         PMA_CH2_REG_CDR_INT_RST_OW                                              ,
        CP_PMA_CH2_REG_CDR_PROP_RST                                       =>         PMA_CH2_REG_CDR_PROP_RST                                                ,
        CP_PMA_CH2_REG_CDR_PROP_RST_OW                                    =>         PMA_CH2_REG_CDR_PROP_RST_OW                                             ,
        CP_PMA_CH2_REG_CDR_LOCK_RST                                       =>         PMA_CH2_REG_CDR_LOCK_RST                                                ,
        CP_PMA_CH2_REG_CDR_LOCK_RST_OW                                    =>         PMA_CH2_REG_CDR_LOCK_RST_OW                                             ,
        CP_PMA_CH2_REG_CDR_RX_PI_FORCE_SEL                                =>         PMA_CH2_REG_CDR_RX_PI_FORCE_SEL                                         ,
        CP_PMA_CH2_REG_CDR_RX_PI_FORCE_D                                  =>         PMA_CH2_REG_CDR_RX_PI_FORCE_D                                           ,
        CP_PMA_CH2_REG_CDR_LOCK_TIMER                                     =>         PMA_CH2_REG_CDR_LOCK_TIMER                                              ,
        CP_PMA_CH2_REG_CDR_TURBO_MODE_TIMER                               =>         PMA_CH2_REG_CDR_TURBO_MODE_TIMER                                        ,
        CP_PMA_CH2_REG_CDR_LOCK_VAL                                       =>         PMA_CH2_REG_CDR_LOCK_VAL                                                ,
        CP_PMA_CH2_REG_CDR_LOCK_OW                                        =>         PMA_CH2_REG_CDR_LOCK_OW                                                 ,
        CP_PMA_CH2_REG_CDR_INT_SAT_DET_EN                                 =>         PMA_CH2_REG_CDR_INT_SAT_DET_EN                                          ,
        CP_PMA_CH2_REG_CDR_SAT_DET_STATUS_EN                              =>         PMA_CH2_REG_CDR_SAT_DET_STATUS_EN                                       ,
        CP_PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN                        =>         PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN                                 ,
        CP_PMA_CH2_REG_CDR_PI_CTRL_RST                                    =>         PMA_CH2_REG_CDR_PI_CTRL_RST                                             ,
        CP_PMA_CH2_REG_CDR_PI_CTRL_RST_OW                                 =>         PMA_CH2_REG_CDR_PI_CTRL_RST_OW                                          ,
        CP_PMA_CH2_REG_CDR_SAT_DET_RST                                    =>         PMA_CH2_REG_CDR_SAT_DET_RST                                             ,
        CP_PMA_CH2_REG_CDR_SAT_DET_RST_OW                                 =>         PMA_CH2_REG_CDR_SAT_DET_RST_OW                                          ,
        CP_PMA_CH2_REG_CDR_SAT_DET_STICKY_RST                             =>         PMA_CH2_REG_CDR_SAT_DET_STICKY_RST                                      ,
        CP_PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW                          =>         PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW                                   ,
        CP_PMA_CH2_REG_CDR_SIGDET_STATUS_DIS                              =>         PMA_CH2_REG_CDR_SIGDET_STATUS_DIS                                       ,
        CP_PMA_CH2_REG_CDR_SAT_DET_TIMER                                  =>         PMA_CH2_REG_CDR_SAT_DET_TIMER                                           ,
        CP_PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL                             =>         PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL                                      ,
        CP_PMA_CH2_REG_CDR_SAT_DET_STATUS_OW                              =>         PMA_CH2_REG_CDR_SAT_DET_STATUS_OW                                       ,
        CP_PMA_CH2_REG_CDR_TURBO_MODE_EN                                  =>         PMA_CH2_REG_CDR_TURBO_MODE_EN                                           ,
        CP_PMA_CH2_REG_CDR_STATUS_RADDR_INIT                              =>         PMA_CH2_REG_CDR_STATUS_RADDR_INIT                                       ,
        CP_PMA_CH2_REG_CDR_STATUS_FIFO_EN                                 =>         PMA_CH2_REG_CDR_STATUS_FIFO_EN                                          ,
        CP_PMA_CH2_REG_PMA_TEST_SEL                                       =>         PMA_CH2_REG_PMA_TEST_SEL                                                ,
        CP_PMA_CH2_REG_OOB_COMWAKE_GAP_MIN                                =>         PMA_CH2_REG_OOB_COMWAKE_GAP_MIN                                         ,
        CP_PMA_CH2_REG_OOB_COMWAKE_GAP_MAX                                =>         PMA_CH2_REG_OOB_COMWAKE_GAP_MAX                                         ,
        CP_PMA_CH2_REG_OOB_COMINIT_GAP_MIN                                =>         PMA_CH2_REG_OOB_COMINIT_GAP_MIN                                         ,
        CP_PMA_CH2_REG_OOB_COMINIT_GAP_MAX                                =>         PMA_CH2_REG_OOB_COMINIT_GAP_MAX                                         ,
        CP_PMA_CH2_REG_RX_PIBUF_IC_TX                                     =>         PMA_CH2_REG_RX_PIBUF_IC_TX                                              ,
        CP_PMA_CH2_REG_COMWAKE_STATUS_CLEAR                               =>         PMA_CH2_REG_COMWAKE_STATUS_CLEAR                                        ,
        CP_PMA_CH2_REG_COMINIT_STATUS_CLEAR                               =>         PMA_CH2_REG_COMINIT_STATUS_CLEAR                                        ,
        CP_PMA_CH2_REG_RX_SYNC_RST_N_EN                                   =>         PMA_CH2_REG_RX_SYNC_RST_N_EN                                            ,
        CP_PMA_CH2_REG_RX_SYNC_RST_N                                      =>         PMA_CH2_REG_RX_SYNC_RST_N                                               ,
        CP_PMA_CH2_REG_RX_SATA_COMINIT_OW                                 =>         PMA_CH2_REG_RX_SATA_COMINIT_OW                                          ,
        CP_PMA_CH2_REG_RX_SATA_COMINIT                                    =>         PMA_CH2_REG_RX_SATA_COMINIT                                             ,
        CP_PMA_CH2_REG_RX_SATA_COMWAKE_OW                                 =>         PMA_CH2_REG_RX_SATA_COMWAKE_OW                                          ,
        CP_PMA_CH2_REG_RX_SATA_COMWAKE                                    =>         PMA_CH2_REG_RX_SATA_COMWAKE                                             ,
        CP_PMA_CH2_REG_RX_DCC_DISABLE                                     =>         PMA_CH2_REG_RX_DCC_DISABLE                                              ,
        CP_PMA_CH2_REG_TX_DCC_DISABLE                                     =>         PMA_CH2_REG_TX_DCC_DISABLE                                              ,
        CP_PMA_CH2_REG_RX_SLIP_SEL_EN                                     =>         PMA_CH2_REG_RX_SLIP_SEL_EN                                              ,
        CP_PMA_CH2_REG_RX_SLIP_SEL                                        =>         PMA_CH2_REG_RX_SLIP_SEL                                                 ,
        CP_PMA_CH2_REG_RX_SLIP_EN                                         =>         PMA_CH2_REG_RX_SLIP_EN                                                  ,
        CP_PMA_CH2_REG_RX_SIGDET_STATUS_SEL                               =>         PMA_CH2_REG_RX_SIGDET_STATUS_SEL                                        ,
        CP_PMA_CH2_REG_RX_SIGDET_FSM_RST_N                                =>         PMA_CH2_REG_RX_SIGDET_FSM_RST_N                                         ,
        CP_PMA_CH2_REG_RX_SIGDET_STATUS_OW                                =>         PMA_CH2_REG_RX_SIGDET_STATUS_OW                                         ,
        CP_PMA_CH2_REG_RX_SIGDET_STATUS                                   =>         PMA_CH2_REG_RX_SIGDET_STATUS                                            ,
        CP_PMA_CH2_REG_RX_SIGDET_VTH                                      =>         PMA_CH2_REG_RX_SIGDET_VTH                                               ,
        CP_PMA_CH2_REG_RX_SIGDET_GRM                                      =>         PMA_CH2_REG_RX_SIGDET_GRM                                               ,
        CP_PMA_CH2_REG_RX_SIGDET_PULSE_EXT                                =>         PMA_CH2_REG_RX_SIGDET_PULSE_EXT                                         ,
        CP_PMA_CH2_REG_RX_SIGDET_CH2_SEL                                  =>         PMA_CH2_REG_RX_SIGDET_CH2_SEL                                           ,
        CP_PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW                           =>         PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW                                    ,
        CP_PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN                            =>         PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN                                     ,
        CP_PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING                      =>         PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING                               ,
        CP_PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL                        =>         PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL                                 ,
        CP_PMA_CH2_REG_SLIP_FIFO_INV_EN                                   =>         PMA_CH2_REG_SLIP_FIFO_INV_EN                                            ,
        CP_PMA_CH2_REG_SLIP_FIFO_INV                                      =>         PMA_CH2_REG_SLIP_FIFO_INV                                               ,
        CP_PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL                             =>         PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL                                      ,
        CP_PMA_CH2_REG_RX_SIGDET_IC_I                                     =>         PMA_CH2_REG_RX_SIGDET_IC_I                                              ,
        CP_PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW                         =>         PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW                                  ,
        CP_PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N                            =>         PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N                                     ,
        CP_PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW                              =>         PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW                                       ,
        CP_PMA_CH2_REG_RX_OOB_DETECTOR_PD                                 =>         PMA_CH2_REG_RX_OOB_DETECTOR_PD                                          ,
        CP_PMA_CH2_REG_RX_TERM_CM_CTRL                                    =>         PMA_CH2_REG_RX_TERM_CM_CTRL                                             ,
        CP_PMA_CH2_REG_TX_PD                                              =>         PMA_CH2_REG_TX_PD                                                       ,
        CP_PMA_CH2_REG_TX_PD_OW                                           =>         PMA_CH2_REG_TX_PD_OW                                                    ,
        CP_PMA_CH2_REG_TX_CLKPATH_PD                                      =>         PMA_CH2_REG_TX_CLKPATH_PD                                               ,
        CP_PMA_CH2_REG_TX_CLKPATH_PD_OW                                   =>         PMA_CH2_REG_TX_CLKPATH_PD_OW                                            ,
        CP_PMA_CH2_REG_TX_BEACON_TIMER_SEL                                =>         PMA_CH2_REG_TX_BEACON_TIMER_SEL                                         ,
        CP_PMA_CH2_REG_TX_RXDET_REQ_OW                                    =>         PMA_CH2_REG_TX_RXDET_REQ_OW                                             ,
        CP_PMA_CH2_REG_TX_RXDET_REQ                                       =>         PMA_CH2_REG_TX_RXDET_REQ                                                ,
        CP_PMA_CH2_REG_TX_BEACON_EN_OW                                    =>         PMA_CH2_REG_TX_BEACON_EN_OW                                             ,
        CP_PMA_CH2_REG_TX_BEACON_EN                                       =>         PMA_CH2_REG_TX_BEACON_EN                                                ,
        CP_PMA_CH2_REG_TX_EI_EN_OW                                        =>         PMA_CH2_REG_TX_EI_EN_OW                                                 ,
        CP_PMA_CH2_REG_TX_EI_EN                                           =>         PMA_CH2_REG_TX_EI_EN                                                    ,
        CP_PMA_CH2_REG_TX_RES_CAL_EN                                      =>         PMA_CH2_REG_TX_RES_CAL_EN                                               ,
        CP_PMA_CH2_REG_TX_RES_CAL                                         =>         PMA_CH2_REG_TX_RES_CAL                                                  ,
        CP_PMA_CH2_REG_TX_BIAS_CAL_EN                                     =>         PMA_CH2_REG_TX_BIAS_CAL_EN                                              ,
        CP_PMA_CH2_REG_TX_BIAS_CTRL                                       =>         PMA_CH2_REG_TX_BIAS_CTRL                                                ,
        CP_PMA_CH2_REG_TX_RXDET_TIMER_SEL                                 =>         PMA_CH2_REG_TX_RXDET_TIMER_SEL                                          ,
        CP_PMA_CH2_REG_TX_SYNC_OW                                         =>         PMA_CH2_REG_TX_SYNC_OW                                                  ,
        CP_PMA_CH2_REG_TX_SYNC                                            =>         PMA_CH2_REG_TX_SYNC                                                     ,
        CP_PMA_CH2_REG_TX_PD_POST                                         =>         PMA_CH2_REG_TX_PD_POST                                                  ,
        CP_PMA_CH2_REG_TX_PD_POST_OW                                      =>         PMA_CH2_REG_TX_PD_POST_OW                                               ,
        CP_PMA_CH2_REG_TX_RESET_N_OW                                      =>         PMA_CH2_REG_TX_RESET_N_OW                                               ,
        CP_PMA_CH2_REG_TX_RESET_N                                         =>         PMA_CH2_REG_TX_RESET_N                                                  ,
        CP_PMA_CH2_REG_TX_DCC_RESET_N_OW                                  =>         PMA_CH2_REG_TX_DCC_RESET_N_OW                                           ,
        CP_PMA_CH2_REG_TX_DCC_RESET_N                                     =>         PMA_CH2_REG_TX_DCC_RESET_N                                              ,
        CP_PMA_CH2_REG_TX_BUSWIDTH_OW                                     =>         PMA_CH2_REG_TX_BUSWIDTH_OW                                              ,
        CP_PMA_CH2_REG_TX_BUSWIDTH                                        =>         PMA_CH2_REG_TX_BUSWIDTH                                                 ,
        CP_PMA_CH2_REG_PLL_READY_OW                                       =>         PMA_CH2_REG_PLL_READY_OW                                                ,
        CP_PMA_CH2_REG_PLL_READY                                          =>         PMA_CH2_REG_PLL_READY                                                   ,
        CP_PMA_CH2_REG_TX_PCLK_SW_OW                                      =>         PMA_CH2_REG_TX_PCLK_SW_OW                                               ,
        CP_PMA_CH2_REG_TX_PCLK_SW                                         =>         PMA_CH2_REG_TX_PCLK_SW                                                  ,
        CP_PMA_CH2_REG_EI_PCLK_DELAY_SEL                                  =>         PMA_CH2_REG_EI_PCLK_DELAY_SEL                                           ,
        CP_PMA_CH2_REG_TX_DRV01_DAC0                                      =>         PMA_CH2_REG_TX_DRV01_DAC0                                               ,
        CP_PMA_CH2_REG_TX_DRV01_DAC1                                      =>         PMA_CH2_REG_TX_DRV01_DAC1                                               ,
        CP_PMA_CH2_REG_TX_DRV01_DAC2                                      =>         PMA_CH2_REG_TX_DRV01_DAC2                                               ,
        CP_PMA_CH2_REG_TX_DRV00_DAC0                                      =>         PMA_CH2_REG_TX_DRV00_DAC0                                               ,
        CP_PMA_CH2_REG_TX_DRV00_DAC1                                      =>         PMA_CH2_REG_TX_DRV00_DAC1                                               ,
        CP_PMA_CH2_REG_TX_DRV00_DAC2                                      =>         PMA_CH2_REG_TX_DRV00_DAC2                                               ,
        CP_PMA_CH2_REG_TX_AMP0                                            =>         PMA_CH2_REG_TX_AMP0                                                     ,
        CP_PMA_CH2_REG_TX_AMP1                                            =>         PMA_CH2_REG_TX_AMP1                                                     ,
        CP_PMA_CH2_REG_TX_AMP2                                            =>         PMA_CH2_REG_TX_AMP2                                                     ,
        CP_PMA_CH2_REG_TX_AMP3                                            =>         PMA_CH2_REG_TX_AMP3                                                     ,
        CP_PMA_CH2_REG_TX_AMP4                                            =>         PMA_CH2_REG_TX_AMP4                                                     ,
        CP_PMA_CH2_REG_TX_MARGIN                                          =>         PMA_CH2_REG_TX_MARGIN                                                   ,
        CP_PMA_CH2_REG_TX_MARGIN_OW                                       =>         PMA_CH2_REG_TX_MARGIN_OW                                                ,
        CP_PMA_CH2_REG_TX_DEEMP                                           =>         PMA_CH2_REG_TX_DEEMP                                                    ,
        CP_PMA_CH2_REG_TX_DEEMP_OW                                        =>         PMA_CH2_REG_TX_DEEMP_OW                                                 ,
        CP_PMA_CH2_REG_TX_SWING                                           =>         PMA_CH2_REG_TX_SWING                                                    ,
        CP_PMA_CH2_REG_TX_SWING_OW                                        =>         PMA_CH2_REG_TX_SWING_OW                                                 ,
        CP_PMA_CH2_REG_TX_RXDET_THRESHOLD                                 =>         PMA_CH2_REG_TX_RXDET_THRESHOLD                                          ,
        CP_PMA_CH2_REG_TX_BEACON_OSC_CTRL                                 =>         PMA_CH2_REG_TX_BEACON_OSC_CTRL                                          ,
        CP_PMA_CH2_REG_TX_PREDRV_DAC                                      =>         PMA_CH2_REG_TX_PREDRV_DAC                                               ,
        CP_PMA_CH2_REG_TX_PREDRV_CM_CTRL                                  =>         PMA_CH2_REG_TX_PREDRV_CM_CTRL                                           ,
        CP_PMA_CH2_REG_TX_TX2RX_SLPBACK_EN                                =>         PMA_CH2_REG_TX_TX2RX_SLPBACK_EN                                         ,
        CP_PMA_CH2_REG_TX_PCLK_EDGE_SEL                                   =>         PMA_CH2_REG_TX_PCLK_EDGE_SEL                                            ,
        CP_PMA_CH2_REG_TX_RXDET_STATUS_OW                                 =>         PMA_CH2_REG_TX_RXDET_STATUS_OW                                          ,
        CP_PMA_CH2_REG_TX_RXDET_STATUS                                    =>         PMA_CH2_REG_TX_RXDET_STATUS                                             ,
        CP_PMA_CH2_REG_TX_PRBS_GEN_EN                                     =>         PMA_CH2_REG_TX_PRBS_GEN_EN                                              ,
        CP_PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL                              =>         PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL                                       ,
        CP_PMA_CH2_REG_TX_PRBS_SEL                                        =>         PMA_CH2_REG_TX_PRBS_SEL                                                 ,
        CP_PMA_CH2_REG_TX_UDP_DATA                                        =>         PMA_CH2_REG_TX_UDP_DATA                                                 ,
        CP_PMA_CH2_REG_TX_FIFO_RST_N                                      =>         PMA_CH2_REG_TX_FIFO_RST_N                                               ,
        CP_PMA_CH2_REG_TX_FIFO_WP_CTRL                                    =>         PMA_CH2_REG_TX_FIFO_WP_CTRL                                             ,
        CP_PMA_CH2_REG_TX_FIFO_EN                                         =>         PMA_CH2_REG_TX_FIFO_EN                                                  ,
        CP_PMA_CH2_REG_TX_DATA_MUX_SEL                                    =>         PMA_CH2_REG_TX_DATA_MUX_SEL                                             ,
        CP_PMA_CH2_REG_TX_ERR_INSERT                                      =>         PMA_CH2_REG_TX_ERR_INSERT                                               ,
        CP_PMA_CH2_REG_TX_SATA_EN                                         =>         PMA_CH2_REG_TX_SATA_EN                                                  ,
        CP_PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW                           =>         PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW                                    ,
        CP_PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON                              =>         PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON                                       ,
        CP_PMA_CH2_REG_TX_PULLUP_DAC0                                     =>         PMA_CH2_REG_TX_PULLUP_DAC0                                              ,
        CP_PMA_CH2_REG_TX_PULLUP_DAC1                                     =>         PMA_CH2_REG_TX_PULLUP_DAC1                                              ,
        CP_PMA_CH2_REG_TX_PULLUP_DAC2                                     =>         PMA_CH2_REG_TX_PULLUP_DAC2                                              ,
        CP_PMA_CH2_REG_TX_PULLUP_DAC3                                     =>         PMA_CH2_REG_TX_PULLUP_DAC3                                              ,
        CP_PMA_CH2_REG_TX_OOB_DELAY_SEL                                   =>         PMA_CH2_REG_TX_OOB_DELAY_SEL                                            ,
        CP_PMA_CH2_REG_TX_POLARITY                                        =>         PMA_CH2_REG_TX_POLARITY                                                 ,
        CP_PMA_CH2_REG_TX_SLPBK_AMP                                       =>         PMA_CH2_REG_TX_SLPBK_AMP                                                ,
        CP_PMA_CH2_REG_TX_LS_MODE_EN                                      =>         PMA_CH2_REG_TX_LS_MODE_EN                                               ,
        CP_PMA_CH2_REG_TX_JTAG_MODE_EN_OW                                 =>         PMA_CH2_REG_TX_JTAG_MODE_EN_OW                                          ,
        CP_PMA_CH2_REG_TX_JTAG_MODE_EN                                    =>         PMA_CH2_REG_TX_JTAG_MODE_EN                                             ,
        CP_PMA_CH2_REG_RX_JTAG_MODE_EN_OW                                 =>         PMA_CH2_REG_RX_JTAG_MODE_EN_OW                                          ,
        CP_PMA_CH2_REG_RX_JTAG_MODE_EN                                    =>         PMA_CH2_REG_RX_JTAG_MODE_EN                                             ,
        CP_PMA_CH2_REG_RX_JTAG_OE                                         =>         PMA_CH2_REG_RX_JTAG_OE                                                  ,
        CP_PMA_CH2_REG_RX_ACJTAG_VHYSTSE                                  =>         PMA_CH2_REG_RX_ACJTAG_VHYSTSE                                           ,
        CP_PMA_CH2_REG_TX_FBCLK_FAR_EN                                    =>         PMA_CH2_REG_TX_FBCLK_FAR_EN                                             ,
        CP_PMA_CH2_REG_RX_TERM_MODE_CTRL                                  =>         PMA_CH2_REG_RX_TERM_MODE_CTRL                                           ,
        CP_PMA_CH2_REG_PLPBK_TXPCLK_EN                                    =>         PMA_CH2_REG_PLPBK_TXPCLK_EN                                             ,
        CP_PMA_CH2_CFG_LANE_POWERUP                                       =>         PMA_CH2_CFG_LANE_POWERUP                                                ,
        CP_PMA_CH2_CFG_PMA_POR_N                                          =>         PMA_CH2_CFG_PMA_POR_N                                                   ,
        CP_PMA_CH2_CFG_RX_LANE_POWERUP                                    =>         PMA_CH2_CFG_RX_LANE_POWERUP                                             ,
        CP_PMA_CH2_CFG_RX_PMA_RSTN                                        =>         PMA_CH2_CFG_RX_PMA_RSTN                                                 ,
        CP_PMA_CH2_CFG_TX_LANE_POWERUP                                    =>         PMA_CH2_CFG_TX_LANE_POWERUP                                             ,
        CP_PMA_CH2_CFG_TX_PMA_RSTN                                        =>         PMA_CH2_CFG_TX_PMA_RSTN                                                 ,
        CP_PMA_CH2_REG_RESERVED_48_45                                     =>         PMA_CH2_REG_RESERVED_48_45                                              ,
        CP_PMA_CH2_REG_RESERVED_69                                        =>         PMA_CH2_REG_RESERVED_69                                                 ,
        CP_PMA_CH2_REG_RESERVED_77_76                                     =>         PMA_CH2_REG_RESERVED_77_76                                              ,
        CP_PMA_CH2_REG_RESERVED_171_164                                   =>         PMA_CH2_REG_RESERVED_171_164                                            ,
        CP_PMA_CH2_REG_RESERVED_175_172                                   =>         PMA_CH2_REG_RESERVED_175_172                                            ,
        CP_PMA_CH2_REG_RESERVED_190                                       =>         PMA_CH2_REG_RESERVED_190                                                ,
        CP_PMA_CH2_REG_RESERVED_233_232                                   =>         PMA_CH2_REG_RESERVED_233_232                                            ,
        CP_PMA_CH2_REG_RESERVED_235_234                                   =>         PMA_CH2_REG_RESERVED_235_234                                            ,
        CP_PMA_CH2_REG_RESERVED_241_240                                   =>         PMA_CH2_REG_RESERVED_241_240                                            ,
        CP_PMA_CH2_REG_RESERVED_285_283                                   =>         PMA_CH2_REG_RESERVED_285_283                                            ,
        CP_PMA_CH2_REG_RESERVED_286                                       =>         PMA_CH2_REG_RESERVED_286                                                ,
        CP_PMA_CH2_REG_RESERVED_295                                       =>         PMA_CH2_REG_RESERVED_295                                                ,
        CP_PMA_CH2_REG_RESERVED_298                                       =>         PMA_CH2_REG_RESERVED_298                                                ,
        CP_PMA_CH2_REG_RESERVED_332_325                                   =>         PMA_CH2_REG_RESERVED_332_325                                            ,
        CP_PMA_CH2_REG_RESERVED_340_333                                   =>         PMA_CH2_REG_RESERVED_340_333                                            ,
        CP_PMA_CH2_REG_RESERVED_348_341                                   =>         PMA_CH2_REG_RESERVED_348_341                                            ,
        CP_PMA_CH2_REG_RESERVED_354_349                                   =>         PMA_CH2_REG_RESERVED_354_349                                            ,
        CP_PMA_CH2_REG_RESERVED_373                                       =>         PMA_CH2_REG_RESERVED_373                                                ,
        CP_PMA_CH2_REG_RESERVED_376                                       =>         PMA_CH2_REG_RESERVED_376                                                ,
        CP_PMA_CH2_REG_RESERVED_452                                       =>         PMA_CH2_REG_RESERVED_452                                                ,
        CP_PMA_CH2_REG_RESERVED_502_499                                   =>         PMA_CH2_REG_RESERVED_502_499                                            ,
        CP_PMA_CH2_REG_RESERVED_506_505                                   =>         PMA_CH2_REG_RESERVED_506_505                                            ,
        CP_PMA_CH2_REG_RESERVED_550_549                                   =>         PMA_CH2_REG_RESERVED_550_549                                            ,
        CP_PMA_CH2_REG_RESERVED_556_552                                   =>         PMA_CH2_REG_RESERVED_556_552                                            ,
        CP_PMA_CH3_REG_RX_PD                                              =>         PMA_CH3_REG_RX_PD                                                       ,
        CP_PMA_CH3_REG_RX_PD_EN                                           =>         PMA_CH3_REG_RX_PD_EN                                                    ,
        CP_PMA_CH3_REG_RX_CLKPATH_PD                                      =>         PMA_CH3_REG_RX_CLKPATH_PD                                               ,
        CP_PMA_CH3_REG_RX_CLKPATH_PD_EN                                   =>         PMA_CH3_REG_RX_CLKPATH_PD_EN                                            ,
        CP_PMA_CH3_REG_RX_DATAPATH_PD                                     =>         PMA_CH3_REG_RX_DATAPATH_PD                                              ,
        CP_PMA_CH3_REG_RX_DATAPATH_PD_EN                                  =>         PMA_CH3_REG_RX_DATAPATH_PD_EN                                           ,
        CP_PMA_CH3_REG_RX_SIGDET_PD                                       =>         PMA_CH3_REG_RX_SIGDET_PD                                                ,
        CP_PMA_CH3_REG_RX_SIGDET_PD_EN                                    =>         PMA_CH3_REG_RX_SIGDET_PD_EN                                             ,
        CP_PMA_CH3_REG_RX_DCC_RST_N                                       =>         PMA_CH3_REG_RX_DCC_RST_N                                                ,
        CP_PMA_CH3_REG_RX_DCC_RST_N_EN                                    =>         PMA_CH3_REG_RX_DCC_RST_N_EN                                             ,
        CP_PMA_CH3_REG_RX_CDR_RST_N                                       =>         PMA_CH3_REG_RX_CDR_RST_N                                                ,
        CP_PMA_CH3_REG_RX_CDR_RST_N_EN                                    =>         PMA_CH3_REG_RX_CDR_RST_N_EN                                             ,
        CP_PMA_CH3_REG_RX_SIGDET_RST_N                                    =>         PMA_CH3_REG_RX_SIGDET_RST_N                                             ,
        CP_PMA_CH3_REG_RX_SIGDET_RST_N_EN                                 =>         PMA_CH3_REG_RX_SIGDET_RST_N_EN                                          ,
        CP_PMA_CH3_REG_RXPCLK_SLIP                                        =>         PMA_CH3_REG_RXPCLK_SLIP                                                 ,
        CP_PMA_CH3_REG_RXPCLK_SLIP_OW                                     =>         PMA_CH3_REG_RXPCLK_SLIP_OW                                              ,
        CP_PMA_CH3_REG_RX_PCLKSWITCH_RST_N                                =>         PMA_CH3_REG_RX_PCLKSWITCH_RST_N                                         ,
        CP_PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN                             =>         PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN                                      ,
        CP_PMA_CH3_REG_RX_PCLKSWITCH                                      =>         PMA_CH3_REG_RX_PCLKSWITCH                                               ,
        CP_PMA_CH3_REG_RX_PCLKSWITCH_EN                                   =>         PMA_CH3_REG_RX_PCLKSWITCH_EN                                            ,
        CP_PMA_CH3_REG_RX_HIGHZ                                           =>         PMA_CH3_REG_RX_HIGHZ                                                    ,
        CP_PMA_CH3_REG_RX_HIGHZ_EN                                        =>         PMA_CH3_REG_RX_HIGHZ_EN                                                 ,
        CP_PMA_CH3_REG_RX_EQ_C_SET                                        =>         PMA_CH3_REG_RX_EQ_C_SET                                                 ,
        CP_PMA_CH3_REG_RX_EQ_R_SET                                        =>         PMA_CH3_REG_RX_EQ_R_SET                                                 ,
        CP_PMA_CH3_REG_RX_BUSWIDTH                                        =>         PMA_CH3_REG_RX_BUSWIDTH                                                 ,
        CP_PMA_CH3_REG_RX_BUSWIDTH_EN                                     =>         PMA_CH3_REG_RX_BUSWIDTH_EN                                              ,
        CP_PMA_CH3_REG_RX_RATE                                            =>         PMA_CH3_REG_RX_RATE                                                     ,
        CP_PMA_CH3_REG_RX_RATE_EN                                         =>         PMA_CH3_REG_RX_RATE_EN                                                  ,
        CP_PMA_CH3_REG_RX_RES_TRIM                                        =>         PMA_CH3_REG_RX_RES_TRIM                                                 ,
        CP_PMA_CH3_REG_RX_RES_TRIM_EN                                     =>         PMA_CH3_REG_RX_RES_TRIM_EN                                              ,
        CP_PMA_CH3_REG_RX_EQ_OFF                                          =>         PMA_CH3_REG_RX_EQ_OFF                                                   ,
        CP_PMA_CH3_REG_RX_PREAMP_IC                                       =>         PMA_CH3_REG_RX_PREAMP_IC                                                ,
        CP_PMA_CH3_REG_RX_PCLK_EDGE_SEL                                   =>         PMA_CH3_REG_RX_PCLK_EDGE_SEL                                            ,
        CP_PMA_CH3_REG_RX_PIBUF_IC                                        =>         PMA_CH3_REG_RX_PIBUF_IC                                                 ,
        CP_PMA_CH3_REG_RX_DCC_IC_RX                                       =>         PMA_CH3_REG_RX_DCC_IC_RX                                                ,
        CP_PMA_CH3_REG_RX_DCC_IC_TX                                       =>         PMA_CH3_REG_RX_DCC_IC_TX                                                ,
        CP_PMA_CH3_REG_RX_ICTRL_TRX                                       =>         PMA_CH3_REG_RX_ICTRL_TRX                                                ,
        CP_PMA_CH3_REG_RX_ICTRL_SIGDET                                    =>         PMA_CH3_REG_RX_ICTRL_SIGDET                                             ,
        CP_PMA_CH3_REG_RX_ICTRL_PREAMP                                    =>         PMA_CH3_REG_RX_ICTRL_PREAMP                                             ,
        CP_PMA_CH3_REG_RX_ICTRL_SLICER                                    =>         PMA_CH3_REG_RX_ICTRL_SLICER                                             ,
        CP_PMA_CH3_REG_RX_ICTRL_PIBUF                                     =>         PMA_CH3_REG_RX_ICTRL_PIBUF                                              ,
        CP_PMA_CH3_REG_RX_ICTRL_PI                                        =>         PMA_CH3_REG_RX_ICTRL_PI                                                 ,
        CP_PMA_CH3_REG_RX_ICTRL_DCC                                       =>         PMA_CH3_REG_RX_ICTRL_DCC                                                ,
        CP_PMA_CH3_REG_RX_ICTRL_PREDRV                                    =>         PMA_CH3_REG_RX_ICTRL_PREDRV                                             ,
        CP_PMA_CH3_REG_TX_RATE                                            =>         PMA_CH3_REG_TX_RATE                                                     ,
        CP_PMA_CH3_REG_TX_RATE_EN                                         =>         PMA_CH3_REG_TX_RATE_EN                                                  ,
        CP_PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N                               =>         PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N                                        ,
        CP_PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN                            =>         PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN                                     ,
        CP_PMA_CH3_REG_RX_TX2RX_PLPBK_EN                                  =>         PMA_CH3_REG_RX_TX2RX_PLPBK_EN                                           ,
        CP_PMA_CH3_REG_TXCLK_SEL                                          =>         PMA_CH3_REG_TXCLK_SEL                                                   ,
        CP_PMA_CH3_REG_RX_DATA_POLARITY                                   =>         PMA_CH3_REG_RX_DATA_POLARITY                                            ,
        CP_PMA_CH3_REG_RX_ERR_INSERT                                      =>         PMA_CH3_REG_RX_ERR_INSERT                                               ,
        CP_PMA_CH3_REG_UDP_CHK_EN                                         =>         PMA_CH3_REG_UDP_CHK_EN                                                  ,
        CP_PMA_CH3_REG_PRBS_SEL                                           =>         PMA_CH3_REG_PRBS_SEL                                                    ,
        CP_PMA_CH3_REG_PRBS_CHK_EN                                        =>         PMA_CH3_REG_PRBS_CHK_EN                                                 ,
        CP_PMA_CH3_REG_PRBS_CHK_WIDTH_SEL                                 =>         PMA_CH3_REG_PRBS_CHK_WIDTH_SEL                                          ,
        CP_PMA_CH3_REG_BIST_CHK_PAT_SEL                                   =>         PMA_CH3_REG_BIST_CHK_PAT_SEL                                            ,
        CP_PMA_CH3_REG_LOAD_ERR_CNT                                       =>         PMA_CH3_REG_LOAD_ERR_CNT                                                ,
        CP_PMA_CH3_REG_CHK_COUNTER_EN                                     =>         PMA_CH3_REG_CHK_COUNTER_EN                                              ,
        CP_PMA_CH3_REG_CDR_PROP_GAIN                                      =>         PMA_CH3_REG_CDR_PROP_GAIN                                               ,
        CP_PMA_CH3_REG_CDR_PROP_TURBO_GAIN                                =>         PMA_CH3_REG_CDR_PROP_TURBO_GAIN                                         ,
        CP_PMA_CH3_REG_CDR_INT_GAIN                                       =>         PMA_CH3_REG_CDR_INT_GAIN                                                ,
        CP_PMA_CH3_REG_CDR_INT_TURBO_GAIN                                 =>         PMA_CH3_REG_CDR_INT_TURBO_GAIN                                          ,
        CP_PMA_CH3_REG_CDR_INT_SAT_MAX                                    =>         PMA_CH3_REG_CDR_INT_SAT_MAX                                             ,
        CP_PMA_CH3_REG_CDR_INT_SAT_MIN                                    =>         PMA_CH3_REG_CDR_INT_SAT_MIN                                             ,
        CP_PMA_CH3_REG_CDR_INT_RST                                        =>         PMA_CH3_REG_CDR_INT_RST                                                 ,
        CP_PMA_CH3_REG_CDR_INT_RST_OW                                     =>         PMA_CH3_REG_CDR_INT_RST_OW                                              ,
        CP_PMA_CH3_REG_CDR_PROP_RST                                       =>         PMA_CH3_REG_CDR_PROP_RST                                                ,
        CP_PMA_CH3_REG_CDR_PROP_RST_OW                                    =>         PMA_CH3_REG_CDR_PROP_RST_OW                                             ,
        CP_PMA_CH3_REG_CDR_LOCK_RST                                       =>         PMA_CH3_REG_CDR_LOCK_RST                                                ,
        CP_PMA_CH3_REG_CDR_LOCK_RST_OW                                    =>         PMA_CH3_REG_CDR_LOCK_RST_OW                                             ,
        CP_PMA_CH3_REG_CDR_RX_PI_FORCE_SEL                                =>         PMA_CH3_REG_CDR_RX_PI_FORCE_SEL                                         ,
        CP_PMA_CH3_REG_CDR_RX_PI_FORCE_D                                  =>         PMA_CH3_REG_CDR_RX_PI_FORCE_D                                           ,
        CP_PMA_CH3_REG_CDR_LOCK_TIMER                                     =>         PMA_CH3_REG_CDR_LOCK_TIMER                                              ,
        CP_PMA_CH3_REG_CDR_TURBO_MODE_TIMER                               =>         PMA_CH3_REG_CDR_TURBO_MODE_TIMER                                        ,
        CP_PMA_CH3_REG_CDR_LOCK_VAL                                       =>         PMA_CH3_REG_CDR_LOCK_VAL                                                ,
        CP_PMA_CH3_REG_CDR_LOCK_OW                                        =>         PMA_CH3_REG_CDR_LOCK_OW                                                 ,
        CP_PMA_CH3_REG_CDR_INT_SAT_DET_EN                                 =>         PMA_CH3_REG_CDR_INT_SAT_DET_EN                                          ,
        CP_PMA_CH3_REG_CDR_SAT_DET_STATUS_EN                              =>         PMA_CH3_REG_CDR_SAT_DET_STATUS_EN                                       ,
        CP_PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN                        =>         PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN                                 ,
        CP_PMA_CH3_REG_CDR_PI_CTRL_RST                                    =>         PMA_CH3_REG_CDR_PI_CTRL_RST                                             ,
        CP_PMA_CH3_REG_CDR_PI_CTRL_RST_OW                                 =>         PMA_CH3_REG_CDR_PI_CTRL_RST_OW                                          ,
        CP_PMA_CH3_REG_CDR_SAT_DET_RST                                    =>         PMA_CH3_REG_CDR_SAT_DET_RST                                             ,
        CP_PMA_CH3_REG_CDR_SAT_DET_RST_OW                                 =>         PMA_CH3_REG_CDR_SAT_DET_RST_OW                                          ,
        CP_PMA_CH3_REG_CDR_SAT_DET_STICKY_RST                             =>         PMA_CH3_REG_CDR_SAT_DET_STICKY_RST                                      ,
        CP_PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW                          =>         PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW                                   ,
        CP_PMA_CH3_REG_CDR_SIGDET_STATUS_DIS                              =>         PMA_CH3_REG_CDR_SIGDET_STATUS_DIS                                       ,
        CP_PMA_CH3_REG_CDR_SAT_DET_TIMER                                  =>         PMA_CH3_REG_CDR_SAT_DET_TIMER                                           ,
        CP_PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL                             =>         PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL                                      ,
        CP_PMA_CH3_REG_CDR_SAT_DET_STATUS_OW                              =>         PMA_CH3_REG_CDR_SAT_DET_STATUS_OW                                       ,
        CP_PMA_CH3_REG_CDR_TURBO_MODE_EN                                  =>         PMA_CH3_REG_CDR_TURBO_MODE_EN                                           ,
        CP_PMA_CH3_REG_CDR_STATUS_RADDR_INIT                              =>         PMA_CH3_REG_CDR_STATUS_RADDR_INIT                                       ,
        CP_PMA_CH3_REG_CDR_STATUS_FIFO_EN                                 =>         PMA_CH3_REG_CDR_STATUS_FIFO_EN                                          ,
        CP_PMA_CH3_REG_PMA_TEST_SEL                                       =>         PMA_CH3_REG_PMA_TEST_SEL                                                ,
        CP_PMA_CH3_REG_OOB_COMWAKE_GAP_MIN                                =>         PMA_CH3_REG_OOB_COMWAKE_GAP_MIN                                         ,
        CP_PMA_CH3_REG_OOB_COMWAKE_GAP_MAX                                =>         PMA_CH3_REG_OOB_COMWAKE_GAP_MAX                                         ,
        CP_PMA_CH3_REG_OOB_COMINIT_GAP_MIN                                =>         PMA_CH3_REG_OOB_COMINIT_GAP_MIN                                         ,
        CP_PMA_CH3_REG_OOB_COMINIT_GAP_MAX                                =>         PMA_CH3_REG_OOB_COMINIT_GAP_MAX                                         ,
        CP_PMA_CH3_REG_RX_PIBUF_IC_TX                                     =>         PMA_CH3_REG_RX_PIBUF_IC_TX                                              ,
        CP_PMA_CH3_REG_COMWAKE_STATUS_CLEAR                               =>         PMA_CH3_REG_COMWAKE_STATUS_CLEAR                                        ,
        CP_PMA_CH3_REG_COMINIT_STATUS_CLEAR                               =>         PMA_CH3_REG_COMINIT_STATUS_CLEAR                                        ,
        CP_PMA_CH3_REG_RX_SYNC_RST_N_EN                                   =>         PMA_CH3_REG_RX_SYNC_RST_N_EN                                            ,
        CP_PMA_CH3_REG_RX_SYNC_RST_N                                      =>         PMA_CH3_REG_RX_SYNC_RST_N                                               ,
        CP_PMA_CH3_REG_RX_SATA_COMINIT_OW                                 =>         PMA_CH3_REG_RX_SATA_COMINIT_OW                                          ,
        CP_PMA_CH3_REG_RX_SATA_COMINIT                                    =>         PMA_CH3_REG_RX_SATA_COMINIT                                             ,
        CP_PMA_CH3_REG_RX_SATA_COMWAKE_OW                                 =>         PMA_CH3_REG_RX_SATA_COMWAKE_OW                                          ,
        CP_PMA_CH3_REG_RX_SATA_COMWAKE                                    =>         PMA_CH3_REG_RX_SATA_COMWAKE                                             ,
        CP_PMA_CH3_REG_RX_DCC_DISABLE                                     =>         PMA_CH3_REG_RX_DCC_DISABLE                                              ,
        CP_PMA_CH3_REG_TX_DCC_DISABLE                                     =>         PMA_CH3_REG_TX_DCC_DISABLE                                              ,
        CP_PMA_CH3_REG_RX_SLIP_SEL_EN                                     =>         PMA_CH3_REG_RX_SLIP_SEL_EN                                              ,
        CP_PMA_CH3_REG_RX_SLIP_SEL                                        =>         PMA_CH3_REG_RX_SLIP_SEL                                                 ,
        CP_PMA_CH3_REG_RX_SLIP_EN                                         =>         PMA_CH3_REG_RX_SLIP_EN                                                  ,
        CP_PMA_CH3_REG_RX_SIGDET_STATUS_SEL                               =>         PMA_CH3_REG_RX_SIGDET_STATUS_SEL                                        ,
        CP_PMA_CH3_REG_RX_SIGDET_FSM_RST_N                                =>         PMA_CH3_REG_RX_SIGDET_FSM_RST_N                                         ,
        CP_PMA_CH3_REG_RX_SIGDET_STATUS_OW                                =>         PMA_CH3_REG_RX_SIGDET_STATUS_OW                                         ,
        CP_PMA_CH3_REG_RX_SIGDET_STATUS                                   =>         PMA_CH3_REG_RX_SIGDET_STATUS                                            ,
        CP_PMA_CH3_REG_RX_SIGDET_VTH                                      =>         PMA_CH3_REG_RX_SIGDET_VTH                                               ,
        CP_PMA_CH3_REG_RX_SIGDET_GRM                                      =>         PMA_CH3_REG_RX_SIGDET_GRM                                               ,
        CP_PMA_CH3_REG_RX_SIGDET_PULSE_EXT                                =>         PMA_CH3_REG_RX_SIGDET_PULSE_EXT                                         ,
        CP_PMA_CH3_REG_RX_SIGDET_CH2_SEL                                  =>         PMA_CH3_REG_RX_SIGDET_CH2_SEL                                           ,
        CP_PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW                           =>         PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW                                    ,
        CP_PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN                            =>         PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN                                     ,
        CP_PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING                      =>         PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING                               ,
        CP_PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL                        =>         PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL                                 ,
        CP_PMA_CH3_REG_SLIP_FIFO_INV_EN                                   =>         PMA_CH3_REG_SLIP_FIFO_INV_EN                                            ,
        CP_PMA_CH3_REG_SLIP_FIFO_INV                                      =>         PMA_CH3_REG_SLIP_FIFO_INV                                               ,
        CP_PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL                             =>         PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL                                      ,
        CP_PMA_CH3_REG_RX_SIGDET_IC_I                                     =>         PMA_CH3_REG_RX_SIGDET_IC_I                                              ,
        CP_PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW                         =>         PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW                                  ,
        CP_PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N                            =>         PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N                                     ,
        CP_PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW                              =>         PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW                                       ,
        CP_PMA_CH3_REG_RX_OOB_DETECTOR_PD                                 =>         PMA_CH3_REG_RX_OOB_DETECTOR_PD                                          ,
        CP_PMA_CH3_REG_RX_TERM_CM_CTRL                                    =>         PMA_CH3_REG_RX_TERM_CM_CTRL                                             ,
        CP_PMA_CH3_REG_TX_PD                                              =>         PMA_CH3_REG_TX_PD                                                       ,
        CP_PMA_CH3_REG_TX_PD_OW                                           =>         PMA_CH3_REG_TX_PD_OW                                                    ,
        CP_PMA_CH3_REG_TX_CLKPATH_PD                                      =>         PMA_CH3_REG_TX_CLKPATH_PD                                               ,
        CP_PMA_CH3_REG_TX_CLKPATH_PD_OW                                   =>         PMA_CH3_REG_TX_CLKPATH_PD_OW                                            ,
        CP_PMA_CH3_REG_TX_BEACON_TIMER_SEL                                =>         PMA_CH3_REG_TX_BEACON_TIMER_SEL                                         ,
        CP_PMA_CH3_REG_TX_RXDET_REQ_OW                                    =>         PMA_CH3_REG_TX_RXDET_REQ_OW                                             ,
        CP_PMA_CH3_REG_TX_RXDET_REQ                                       =>         PMA_CH3_REG_TX_RXDET_REQ                                                ,
        CP_PMA_CH3_REG_TX_BEACON_EN_OW                                    =>         PMA_CH3_REG_TX_BEACON_EN_OW                                             ,
        CP_PMA_CH3_REG_TX_BEACON_EN                                       =>         PMA_CH3_REG_TX_BEACON_EN                                                ,
        CP_PMA_CH3_REG_TX_EI_EN_OW                                        =>         PMA_CH3_REG_TX_EI_EN_OW                                                 ,
        CP_PMA_CH3_REG_TX_EI_EN                                           =>         PMA_CH3_REG_TX_EI_EN                                                    ,
        CP_PMA_CH3_REG_TX_RES_CAL_EN                                      =>         PMA_CH3_REG_TX_RES_CAL_EN                                               ,
        CP_PMA_CH3_REG_TX_RES_CAL                                         =>         PMA_CH3_REG_TX_RES_CAL                                                  ,
        CP_PMA_CH3_REG_TX_BIAS_CAL_EN                                     =>         PMA_CH3_REG_TX_BIAS_CAL_EN                                              ,
        CP_PMA_CH3_REG_TX_BIAS_CTRL                                       =>         PMA_CH3_REG_TX_BIAS_CTRL                                                ,
        CP_PMA_CH3_REG_TX_RXDET_TIMER_SEL                                 =>         PMA_CH3_REG_TX_RXDET_TIMER_SEL                                          ,
        CP_PMA_CH3_REG_TX_SYNC_OW                                         =>         PMA_CH3_REG_TX_SYNC_OW                                                  ,
        CP_PMA_CH3_REG_TX_SYNC                                            =>         PMA_CH3_REG_TX_SYNC                                                     ,
        CP_PMA_CH3_REG_TX_PD_POST                                         =>         PMA_CH3_REG_TX_PD_POST                                                  ,
        CP_PMA_CH3_REG_TX_PD_POST_OW                                      =>         PMA_CH3_REG_TX_PD_POST_OW                                               ,
        CP_PMA_CH3_REG_TX_RESET_N_OW                                      =>         PMA_CH3_REG_TX_RESET_N_OW                                               ,
        CP_PMA_CH3_REG_TX_RESET_N                                         =>         PMA_CH3_REG_TX_RESET_N                                                  ,
        CP_PMA_CH3_REG_TX_DCC_RESET_N_OW                                  =>         PMA_CH3_REG_TX_DCC_RESET_N_OW                                           ,
        CP_PMA_CH3_REG_TX_DCC_RESET_N                                     =>         PMA_CH3_REG_TX_DCC_RESET_N                                              ,
        CP_PMA_CH3_REG_TX_BUSWIDTH_OW                                     =>         PMA_CH3_REG_TX_BUSWIDTH_OW                                              ,
        CP_PMA_CH3_REG_TX_BUSWIDTH                                        =>         PMA_CH3_REG_TX_BUSWIDTH                                                 ,
        CP_PMA_CH3_REG_PLL_READY_OW                                       =>         PMA_CH3_REG_PLL_READY_OW                                                ,
        CP_PMA_CH3_REG_PLL_READY                                          =>         PMA_CH3_REG_PLL_READY                                                   ,
        CP_PMA_CH3_REG_TX_PCLK_SW_OW                                      =>         PMA_CH3_REG_TX_PCLK_SW_OW                                               ,
        CP_PMA_CH3_REG_TX_PCLK_SW                                         =>         PMA_CH3_REG_TX_PCLK_SW                                                  ,
        CP_PMA_CH3_REG_EI_PCLK_DELAY_SEL                                  =>         PMA_CH3_REG_EI_PCLK_DELAY_SEL                                           ,
        CP_PMA_CH3_REG_TX_DRV01_DAC0                                      =>         PMA_CH3_REG_TX_DRV01_DAC0                                               ,
        CP_PMA_CH3_REG_TX_DRV01_DAC1                                      =>         PMA_CH3_REG_TX_DRV01_DAC1                                               ,
        CP_PMA_CH3_REG_TX_DRV01_DAC2                                      =>         PMA_CH3_REG_TX_DRV01_DAC2                                               ,
        CP_PMA_CH3_REG_TX_DRV00_DAC0                                      =>         PMA_CH3_REG_TX_DRV00_DAC0                                               ,
        CP_PMA_CH3_REG_TX_DRV00_DAC1                                      =>         PMA_CH3_REG_TX_DRV00_DAC1                                               ,
        CP_PMA_CH3_REG_TX_DRV00_DAC2                                      =>         PMA_CH3_REG_TX_DRV00_DAC2                                               ,
        CP_PMA_CH3_REG_TX_AMP0                                            =>         PMA_CH3_REG_TX_AMP0                                                     ,
        CP_PMA_CH3_REG_TX_AMP1                                            =>         PMA_CH3_REG_TX_AMP1                                                     ,
        CP_PMA_CH3_REG_TX_AMP2                                            =>         PMA_CH3_REG_TX_AMP2                                                     ,
        CP_PMA_CH3_REG_TX_AMP3                                            =>         PMA_CH3_REG_TX_AMP3                                                     ,
        CP_PMA_CH3_REG_TX_AMP4                                            =>         PMA_CH3_REG_TX_AMP4                                                     ,
        CP_PMA_CH3_REG_TX_MARGIN                                          =>         PMA_CH3_REG_TX_MARGIN                                                   ,
        CP_PMA_CH3_REG_TX_MARGIN_OW                                       =>         PMA_CH3_REG_TX_MARGIN_OW                                                ,
        CP_PMA_CH3_REG_TX_DEEMP                                           =>         PMA_CH3_REG_TX_DEEMP                                                    ,
        CP_PMA_CH3_REG_TX_DEEMP_OW                                        =>         PMA_CH3_REG_TX_DEEMP_OW                                                 ,
        CP_PMA_CH3_REG_TX_SWING                                           =>         PMA_CH3_REG_TX_SWING                                                    ,
        CP_PMA_CH3_REG_TX_SWING_OW                                        =>         PMA_CH3_REG_TX_SWING_OW                                                 ,
        CP_PMA_CH3_REG_TX_RXDET_THRESHOLD                                 =>         PMA_CH3_REG_TX_RXDET_THRESHOLD                                          ,
        CP_PMA_CH3_REG_TX_BEACON_OSC_CTRL                                 =>         PMA_CH3_REG_TX_BEACON_OSC_CTRL                                          ,
        CP_PMA_CH3_REG_TX_PREDRV_DAC                                      =>         PMA_CH3_REG_TX_PREDRV_DAC                                               ,
        CP_PMA_CH3_REG_TX_PREDRV_CM_CTRL                                  =>         PMA_CH3_REG_TX_PREDRV_CM_CTRL                                           ,
        CP_PMA_CH3_REG_TX_TX2RX_SLPBACK_EN                                =>         PMA_CH3_REG_TX_TX2RX_SLPBACK_EN                                         ,
        CP_PMA_CH3_REG_TX_PCLK_EDGE_SEL                                   =>         PMA_CH3_REG_TX_PCLK_EDGE_SEL                                            ,
        CP_PMA_CH3_REG_TX_RXDET_STATUS_OW                                 =>         PMA_CH3_REG_TX_RXDET_STATUS_OW                                          ,
        CP_PMA_CH3_REG_TX_RXDET_STATUS                                    =>         PMA_CH3_REG_TX_RXDET_STATUS                                             ,
        CP_PMA_CH3_REG_TX_PRBS_GEN_EN                                     =>         PMA_CH3_REG_TX_PRBS_GEN_EN                                              ,
        CP_PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL                              =>         PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL                                       ,
        CP_PMA_CH3_REG_TX_PRBS_SEL                                        =>         PMA_CH3_REG_TX_PRBS_SEL                                                 ,
        CP_PMA_CH3_REG_TX_UDP_DATA                                        =>         PMA_CH3_REG_TX_UDP_DATA                                                 ,
        CP_PMA_CH3_REG_TX_FIFO_RST_N                                      =>         PMA_CH3_REG_TX_FIFO_RST_N                                               ,
        CP_PMA_CH3_REG_TX_FIFO_WP_CTRL                                    =>         PMA_CH3_REG_TX_FIFO_WP_CTRL                                             ,
        CP_PMA_CH3_REG_TX_FIFO_EN                                         =>         PMA_CH3_REG_TX_FIFO_EN                                                  ,
        CP_PMA_CH3_REG_TX_DATA_MUX_SEL                                    =>         PMA_CH3_REG_TX_DATA_MUX_SEL                                             ,
        CP_PMA_CH3_REG_TX_ERR_INSERT                                      =>         PMA_CH3_REG_TX_ERR_INSERT                                               ,
        CP_PMA_CH3_REG_TX_SATA_EN                                         =>         PMA_CH3_REG_TX_SATA_EN                                                  ,
        CP_PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW                           =>         PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW                                    ,
        CP_PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON                              =>         PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON                                       ,
        CP_PMA_CH3_REG_TX_PULLUP_DAC0                                     =>         PMA_CH3_REG_TX_PULLUP_DAC0                                              ,
        CP_PMA_CH3_REG_TX_PULLUP_DAC1                                     =>         PMA_CH3_REG_TX_PULLUP_DAC1                                              ,
        CP_PMA_CH3_REG_TX_PULLUP_DAC2                                     =>         PMA_CH3_REG_TX_PULLUP_DAC2                                              ,
        CP_PMA_CH3_REG_TX_PULLUP_DAC3                                     =>         PMA_CH3_REG_TX_PULLUP_DAC3                                              ,
        CP_PMA_CH3_REG_TX_OOB_DELAY_SEL                                   =>         PMA_CH3_REG_TX_OOB_DELAY_SEL                                            ,
        CP_PMA_CH3_REG_TX_POLARITY                                        =>         PMA_CH3_REG_TX_POLARITY                                                 ,
        CP_PMA_CH3_REG_TX_SLPBK_AMP                                       =>         PMA_CH3_REG_TX_SLPBK_AMP                                                ,
        CP_PMA_CH3_REG_TX_LS_MODE_EN                                      =>         PMA_CH3_REG_TX_LS_MODE_EN                                               ,
        CP_PMA_CH3_REG_TX_JTAG_MODE_EN_OW                                 =>         PMA_CH3_REG_TX_JTAG_MODE_EN_OW                                          ,
        CP_PMA_CH3_REG_TX_JTAG_MODE_EN                                    =>         PMA_CH3_REG_TX_JTAG_MODE_EN                                             ,
        CP_PMA_CH3_REG_RX_JTAG_MODE_EN_OW                                 =>         PMA_CH3_REG_RX_JTAG_MODE_EN_OW                                          ,
        CP_PMA_CH3_REG_RX_JTAG_MODE_EN                                    =>         PMA_CH3_REG_RX_JTAG_MODE_EN                                             ,
        CP_PMA_CH3_REG_RX_JTAG_OE                                         =>         PMA_CH3_REG_RX_JTAG_OE                                                  ,
        CP_PMA_CH3_REG_RX_ACJTAG_VHYSTSE                                  =>         PMA_CH3_REG_RX_ACJTAG_VHYSTSE                                           ,
        CP_PMA_CH3_REG_TX_FBCLK_FAR_EN                                    =>         PMA_CH3_REG_TX_FBCLK_FAR_EN                                             ,
        CP_PMA_CH3_REG_RX_TERM_MODE_CTRL                                  =>         PMA_CH3_REG_RX_TERM_MODE_CTRL                                           ,
        CP_PMA_CH3_REG_PLPBK_TXPCLK_EN                                    =>         PMA_CH3_REG_PLPBK_TXPCLK_EN                                             ,
        CP_PMA_CH3_CFG_LANE_POWERUP                                       =>         PMA_CH3_CFG_LANE_POWERUP                                                ,
        CP_PMA_CH3_CFG_PMA_POR_N                                          =>         PMA_CH3_CFG_PMA_POR_N                                                   ,
        CP_PMA_CH3_CFG_RX_LANE_POWERUP                                    =>         PMA_CH3_CFG_RX_LANE_POWERUP                                             ,
        CP_PMA_CH3_CFG_RX_PMA_RSTN                                        =>         PMA_CH3_CFG_RX_PMA_RSTN                                                 ,
        CP_PMA_CH3_CFG_TX_LANE_POWERUP                                    =>         PMA_CH3_CFG_TX_LANE_POWERUP                                             ,
        CP_PMA_CH3_CFG_TX_PMA_RSTN                                        =>         PMA_CH3_CFG_TX_PMA_RSTN                                                 ,
        CP_PMA_CH3_REG_RESERVED_48_45                                     =>         PMA_CH3_REG_RESERVED_48_45                                              ,
        CP_PMA_CH3_REG_RESERVED_69                                        =>         PMA_CH3_REG_RESERVED_69                                                 ,
        CP_PMA_CH3_REG_RESERVED_77_76                                     =>         PMA_CH3_REG_RESERVED_77_76                                              ,
        CP_PMA_CH3_REG_RESERVED_171_164                                   =>         PMA_CH3_REG_RESERVED_171_164                                            ,
        CP_PMA_CH3_REG_RESERVED_175_172                                   =>         PMA_CH3_REG_RESERVED_175_172                                            ,
        CP_PMA_CH3_REG_RESERVED_190                                       =>         PMA_CH3_REG_RESERVED_190                                                ,
        CP_PMA_CH3_REG_RESERVED_233_232                                   =>         PMA_CH3_REG_RESERVED_233_232                                            ,
        CP_PMA_CH3_REG_RESERVED_235_234                                   =>         PMA_CH3_REG_RESERVED_235_234                                            ,
        CP_PMA_CH3_REG_RESERVED_241_240                                   =>         PMA_CH3_REG_RESERVED_241_240                                            ,
        CP_PMA_CH3_REG_RESERVED_285_283                                   =>         PMA_CH3_REG_RESERVED_285_283                                            ,
        CP_PMA_CH3_REG_RESERVED_286                                       =>         PMA_CH3_REG_RESERVED_286                                                ,
        CP_PMA_CH3_REG_RESERVED_295                                       =>         PMA_CH3_REG_RESERVED_295                                                ,
        CP_PMA_CH3_REG_RESERVED_298                                       =>         PMA_CH3_REG_RESERVED_298                                                ,
        CP_PMA_CH3_REG_RESERVED_332_325                                   =>         PMA_CH3_REG_RESERVED_332_325                                            ,
        CP_PMA_CH3_REG_RESERVED_340_333                                   =>         PMA_CH3_REG_RESERVED_340_333                                            ,
        CP_PMA_CH3_REG_RESERVED_348_341                                   =>         PMA_CH3_REG_RESERVED_348_341                                            ,
        CP_PMA_CH3_REG_RESERVED_354_349                                   =>         PMA_CH3_REG_RESERVED_354_349                                            ,
        CP_PMA_CH3_REG_RESERVED_373                                       =>         PMA_CH3_REG_RESERVED_373                                                ,
        CP_PMA_CH3_REG_RESERVED_376                                       =>         PMA_CH3_REG_RESERVED_376                                                ,
        CP_PMA_CH3_REG_RESERVED_452                                       =>         PMA_CH3_REG_RESERVED_452                                                ,
        CP_PMA_CH3_REG_RESERVED_502_499                                   =>         PMA_CH3_REG_RESERVED_502_499                                            ,
        CP_PMA_CH3_REG_RESERVED_506_505                                   =>         PMA_CH3_REG_RESERVED_506_505                                            ,
        CP_PMA_CH3_REG_RESERVED_550_549                                   =>         PMA_CH3_REG_RESERVED_550_549                                            ,
        CP_PMA_CH3_REG_RESERVED_556_552                                   =>         PMA_CH3_REG_RESERVED_556_552                                            ,
        CP_PMA_PLL0_REG_PLL_POWERDOWN_OW                                  =>         PMA_PLL0_REG_PLL_POWERDOWN_OW                                           ,
        CP_PMA_PLL0_REG_PLL_POWERDOWN                                     =>         PMA_PLL0_REG_PLL_POWERDOWN                                              ,
        CP_PMA_PLL0_REG_PLL_RESET_N_OW                                    =>         PMA_PLL0_REG_PLL_RESET_N_OW                                             ,
        CP_PMA_PLL0_REG_PLL_RESET_N                                       =>         PMA_PLL0_REG_PLL_RESET_N                                                ,
        CP_PMA_PLL0_REG_PLL_READY_OW                                      =>         PMA_PLL0_REG_PLL_READY_OW                                               ,
        CP_PMA_PLL0_REG_PLL_READY                                         =>         PMA_PLL0_REG_PLL_READY                                                  ,
        CP_PMA_PLL0_REG_LANE_SYNC_OW                                      =>         PMA_PLL0_REG_LANE_SYNC_OW                                               ,
        CP_PMA_PLL0_REG_LANE_SYNC                                         =>         PMA_PLL0_REG_LANE_SYNC                                                  ,
        CP_PMA_PLL0_REG_LOCKDET_REPEAT                                    =>         PMA_PLL0_REG_LOCKDET_REPEAT                                             ,
        CP_PMA_PLL0_REG_RESCAL_I_CODE_PMA                                 =>         PMA_PLL0_REG_RESCAL_I_CODE_PMA                                          ,
        CP_PMA_PLL0_REG_RESCAL_RESET_N_OW                                 =>         PMA_PLL0_REG_RESCAL_RESET_N_OW                                          ,
        CP_PMA_PLL0_REG_RESCAL_RESET_N                                    =>         PMA_PLL0_REG_RESCAL_RESET_N                                             ,
        CP_PMA_PLL0_REG_RESCAL_DONE_OW                                    =>         PMA_PLL0_REG_RESCAL_DONE_OW                                             ,
        CP_PMA_PLL0_REG_RESCAL_DONE                                       =>         PMA_PLL0_REG_RESCAL_DONE                                                ,
        CP_PMA_PLL0_REG_RESCAL_CODE_OW                                    =>         PMA_PLL0_REG_RESCAL_CODE_OW                                             ,
        CP_PMA_PLL0_REG_LDO_VREF_SEL                                      =>         PMA_PLL0_REG_LDO_VREF_SEL                                               ,
        CP_PMA_PLL0_REG_BIAS_VCOREP_C                                     =>         PMA_PLL0_REG_BIAS_VCOREP_C                                              ,
        CP_PMA_PLL0_REG_RESCAL_I_CODE                                     =>         PMA_PLL0_REG_RESCAL_I_CODE                                              ,
        CP_PMA_PLL0_REG_RESCAL_ONCHIP_SMALL_OW                            =>         PMA_PLL0_REG_RESCAL_ONCHIP_SMALL_OW                                     ,
        CP_PMA_PLL0_REG_RESCAL_ONCHIP_SMALL                               =>         PMA_PLL0_REG_RESCAL_ONCHIP_SMALL                                        ,
        CP_PMA_PLL0_REG_JTAG_OE                                           =>         PMA_PLL0_REG_JTAG_OE                                                    ,
        CP_PMA_PLL0_REG_JTAG_AC_MODE                                      =>         PMA_PLL0_REG_JTAG_AC_MODE                                               ,
        CP_PMA_PLL0_REG_JTAG_VHYSTSEL                                     =>         PMA_PLL0_REG_JTAG_VHYSTSEL                                              ,
        CP_PMA_PLL0_REG_PLL_LOCKDET_EN_OW                                 =>         PMA_PLL0_REG_PLL_LOCKDET_EN_OW                                          ,
        CP_PMA_PLL0_REG_PLL_LOCKDET_EN                                    =>         PMA_PLL0_REG_PLL_LOCKDET_EN                                             ,
        CP_PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW                            =>         PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW                                     ,
        CP_PMA_PLL0_REG_PLL_LOCKDET_RESET_N                               =>         PMA_PLL0_REG_PLL_LOCKDET_RESET_N                                        ,
        CP_PMA_PLL0_REG_PLL_LOCKED_OW                                     =>         PMA_PLL0_REG_PLL_LOCKED_OW                                              ,
        CP_PMA_PLL0_REG_PLL_LOCKED                                        =>         PMA_PLL0_REG_PLL_LOCKED                                                 ,
        CP_PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR                           =>         PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR                                    ,
        CP_PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR                         =>         PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR                                  ,
        CP_PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR                              =>         PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR                                       ,
        CP_PMA_PLL0_REG_PLL_LOCKDET_REFCT                                 =>         PMA_PLL0_REG_PLL_LOCKDET_REFCT                                          ,
        CP_PMA_PLL0_REG_PLL_LOCKDET_FBCT                                  =>         PMA_PLL0_REG_PLL_LOCKDET_FBCT                                           ,
        CP_PMA_PLL0_REG_PLL_LOCKDET_LOCKCT                                =>         PMA_PLL0_REG_PLL_LOCKDET_LOCKCT                                         ,
        CP_PMA_PLL0_REG_PLL_LOCKDET_ITER                                  =>         PMA_PLL0_REG_PLL_LOCKDET_ITER                                           ,
        CP_PMA_PLL0_REG_PLL_UNLOCKDET_ITER                                =>         PMA_PLL0_REG_PLL_UNLOCKDET_ITER                                         ,
        CP_PMA_PLL0_REG_PD_VCO                                            =>         PMA_PLL0_REG_PD_VCO                                                     ,
        CP_PMA_PLL0_REG_FBCLK_TEST_EN                                     =>         PMA_PLL0_REG_FBCLK_TEST_EN                                              ,
        CP_PMA_PLL0_REG_REFCLK_TEST_EN                                    =>         PMA_PLL0_REG_REFCLK_TEST_EN                                             ,
        CP_PMA_PLL0_REG_TEST_SEL                                          =>         PMA_PLL0_REG_TEST_SEL                                                   ,
        CP_PMA_PLL0_REG_TEST_V_EN                                         =>         PMA_PLL0_REG_TEST_V_EN                                                  ,
        CP_PMA_PLL0_REG_TEST_SIG_HALF_EN                                  =>         PMA_PLL0_REG_TEST_SIG_HALF_EN                                           ,
        CP_PMA_PLL0_REG_TEST_FSM                                          =>         PMA_PLL0_REG_TEST_FSM                                                   ,
        CP_PMA_PLL0_REG_REFCLK_OUT_PD                                     =>         PMA_PLL0_REG_REFCLK_OUT_PD                                              ,
        CP_PMA_PLL0_REG_BGR_STARTUP_EN                                    =>         PMA_PLL0_REG_BGR_STARTUP_EN                                             ,
        CP_PMA_PLL0_REG_BGR_STARTUP                                       =>         PMA_PLL0_REG_BGR_STARTUP                                                ,
        CP_PMA_PLL0_REG_PD_BGR                                            =>         PMA_PLL0_REG_PD_BGR                                                     ,
        CP_PMA_PLL0_REG_REFCLK_TERM_VCM_EN                                =>         PMA_PLL0_REG_REFCLK_TERM_VCM_EN                                         ,
        CP_PMA_PLL0_REG_FBDIVA_5_EN                                       =>         PMA_PLL0_REG_FBDIVA_5_EN                                                ,
        CP_PMA_PLL0_REG_FBDIVB                                            =>         PMA_PLL0_REG_FBDIVB                                                     ,
        CP_PMA_PLL0_REG_RESET_N_PFDQP_OW                                  =>         PMA_PLL0_REG_RESET_N_PFDQP_OW                                           ,
        CP_PMA_PLL0_REG_RESET_N_PFDQP                                     =>         PMA_PLL0_REG_RESET_N_PFDQP                                              ,
        CP_PMA_PLL0_REG_QPCURRENT                                         =>         PMA_PLL0_REG_QPCURRENT                                                  ,
        CP_PMA_PLL0_REG_VC_FORCE_EN                                       =>         PMA_PLL0_REG_VC_FORCE_EN                                                ,
        CP_PMA_PLL0_REG_VCRESET_C_RING                                    =>         PMA_PLL0_REG_VCRESET_C_RING                                             ,
        CP_PMA_PLL0_REG_LPF_R_C                                           =>         PMA_PLL0_REG_LPF_R_C                                                    ,
        CP_PMA_PLL0_REG_LPF_TR_C                                          =>         PMA_PLL0_REG_LPF_TR_C                                                   ,
        CP_PMA_PLL0_REG_PD_BIAS                                           =>         PMA_PLL0_REG_PD_BIAS                                                    ,
        CP_PMA_PLL0_REG_ICTRL_PLL                                         =>         PMA_PLL0_REG_ICTRL_PLL                                                  ,
        CP_PMA_PLL0_REG_BIAS_QP                                           =>         PMA_PLL0_REG_BIAS_QP                                                    ,
        CP_PMA_PLL0_REG_BIAS_LANE_SYNC                                    =>         PMA_PLL0_REG_BIAS_LANE_SYNC                                             ,
        CP_PMA_PLL0_REG_BIAS_CLKBUFS1                                     =>         PMA_PLL0_REG_BIAS_CLKBUFS1                                              ,
        CP_PMA_PLL0_REG_TXPCLK_SEL                                        =>         PMA_PLL0_REG_TXPCLK_SEL                                                 ,
        CP_PMA_PLL0_REG_BIAS_CLKBUFS3                                     =>         PMA_PLL0_REG_BIAS_CLKBUFS3                                              ,
        CP_PMA_PLL0_REG_LANE_SYNC_EN                                      =>         PMA_PLL0_REG_LANE_SYNC_EN                                               ,
        CP_PMA_PLL0_REG_LANE_SYNC_EN_OW                                   =>         PMA_PLL0_REG_LANE_SYNC_EN_OW                                            ,
        CP_PMA_PLL0_REG_BIAS_D2S                                          =>         PMA_PLL0_REG_BIAS_D2S                                                   ,
        CP_PMA_PLL0_REG_BIAS_REFD2S_C                                     =>         PMA_PLL0_REG_BIAS_REFD2S_C                                              ,
        CP_PMA_PLL0_REG_BIAS_VCRST_C                                      =>         PMA_PLL0_REG_BIAS_VCRST_C                                               ,
        CP_PMA_PLL0_REG_BIAS_REFBUF_C                                     =>         PMA_PLL0_REG_BIAS_REFBUF_C                                              ,
        CP_PMA_PLL0_REG_CLKBUFS1_C                                        =>         PMA_PLL0_REG_CLKBUFS1_C                                                 ,
        CP_PMA_PLL0_REG_CLKBUFS2_C                                        =>         PMA_PLL0_REG_CLKBUFS2_C                                                 ,
        CP_PMA_PLL0_REG_CLKBUFS3_C                                        =>         PMA_PLL0_REG_CLKBUFS3_C                                                 ,
        CP_PMA_PLL0_REG_CLKBUFS4_C                                        =>         PMA_PLL0_REG_CLKBUFS4_C                                                 ,
        CP_PMA_PLL0_REG_PLL_REFCLK_CML_SEL                                =>         PMA_PLL0_REG_PLL_REFCLK_CML_SEL                                         ,
        CP_PMA_PLL0_REG_REFCLK_SEL                                        =>         PMA_PLL0_REG_REFCLK_SEL                                                 ,
        CP_PMA_PLL0_REG_RESCAL_R_CODE_SIGN                                =>         PMA_PLL0_REG_RESCAL_R_CODE_SIGN                                         ,
        CP_PMA_PLL0_REG_PLL_UNLOCKED_OW                                   =>         PMA_PLL0_REG_PLL_UNLOCKED_OW                                            ,
        CP_PMA_PLL0_REG_PLL_UNLOCKED                                      =>         PMA_PLL0_REG_PLL_UNLOCKED                                               ,
        CP_PMA_PLL0_REG_PLL_LOCKDET_MODE                                  =>         PMA_PLL0_REG_PLL_LOCKDET_MODE                                           ,
        CP_PMA_PLL0_REG_PLL_CLKBUF_PD_LEFT                                =>         PMA_PLL0_REG_PLL_CLKBUF_PD_LEFT                                         ,
        CP_PMA_PLL0_REG_PLL_CLKBUF_PD_RIGHT                               =>         PMA_PLL0_REG_PLL_CLKBUF_PD_RIGHT                                        ,
        CP_PMA_PLL0_REG_RESCAL_EN                                         =>         PMA_PLL0_REG_RESCAL_EN                                                  ,
        CP_PMA_PLL0_REG_RESCAL_I_CODE_VAL                                 =>         PMA_PLL0_REG_RESCAL_I_CODE_VAL                                          ,
        CP_PMA_PLL0_REG_RESCAL_I_CODE_OW                                  =>         PMA_PLL0_REG_RESCAL_I_CODE_OW                                           ,
        CP_PMA_PLL0_REG_RESCAL_ITER_VALID_SEL                             =>         PMA_PLL0_REG_RESCAL_ITER_VALID_SEL                                      ,
        CP_PMA_PLL0_REG_RESCAL_WAIT_SEL                                   =>         PMA_PLL0_REG_RESCAL_WAIT_SEL                                            ,
        CP_PMA_PLL0_REG_I_CTRL_MAX                                        =>         PMA_PLL0_REG_I_CTRL_MAX                                                 ,
        CP_PMA_PLL0_REG_I_CTRL_MIN                                        =>         PMA_PLL0_REG_I_CTRL_MIN                                                 ,
        CP_PARM_CFG_HSST_RSTN                                             =>         PARM_CFG_HSST_RSTN                                                      ,
        CP_PARM_PLL0_POWERUP                                              =>         PARM_PLL0_POWERUP                                                       ,
        CP_PARM_PLL0_RSTN                                                 =>         PARM_PLL0_RSTN                                                          ,
        CP_PMA_PLL1_REG_PLL_POWERDOWN_OW                                  =>         PMA_PLL1_REG_PLL_POWERDOWN_OW                                           ,
        CP_PMA_PLL1_REG_PLL_POWERDOWN                                     =>         PMA_PLL1_REG_PLL_POWERDOWN                                              ,
        CP_PMA_PLL1_REG_PLL_RESET_N_OW                                    =>         PMA_PLL1_REG_PLL_RESET_N_OW                                             ,
        CP_PMA_PLL1_REG_PLL_RESET_N                                       =>         PMA_PLL1_REG_PLL_RESET_N                                                ,
        CP_PMA_PLL1_REG_PLL_READY_OW                                      =>         PMA_PLL1_REG_PLL_READY_OW                                               ,
        CP_PMA_PLL1_REG_PLL_READY                                         =>         PMA_PLL1_REG_PLL_READY                                                  ,
        CP_PMA_PLL1_REG_LANE_SYNC_OW                                      =>         PMA_PLL1_REG_LANE_SYNC_OW                                               ,
        CP_PMA_PLL1_REG_LANE_SYNC                                         =>         PMA_PLL1_REG_LANE_SYNC                                                  ,
        CP_PMA_PLL1_REG_LOCKDET_REPEAT                                    =>         PMA_PLL1_REG_LOCKDET_REPEAT                                             ,
        CP_PMA_PLL1_REG_RESCAL_I_CODE_PMA                                 =>         PMA_PLL1_REG_RESCAL_I_CODE_PMA                                          ,
        CP_PMA_PLL1_REG_RESCAL_RESET_N_OW                                 =>         PMA_PLL1_REG_RESCAL_RESET_N_OW                                          ,
        CP_PMA_PLL1_REG_RESCAL_RESET_N                                    =>         PMA_PLL1_REG_RESCAL_RESET_N                                             ,
        CP_PMA_PLL1_REG_RESCAL_DONE_OW                                    =>         PMA_PLL1_REG_RESCAL_DONE_OW                                             ,
        CP_PMA_PLL1_REG_RESCAL_DONE                                       =>         PMA_PLL1_REG_RESCAL_DONE                                                ,
        CP_PMA_PLL1_REG_RESCAL_CODE_OW                                    =>         PMA_PLL1_REG_RESCAL_CODE_OW                                             ,
        CP_PMA_PLL1_REG_LDO_VREF_SEL                                      =>         PMA_PLL1_REG_LDO_VREF_SEL                                               ,
        CP_PMA_PLL1_REG_BIAS_VCOREP_C                                     =>         PMA_PLL1_REG_BIAS_VCOREP_C                                              ,
        CP_PMA_PLL1_REG_RESCAL_I_CODE                                     =>         PMA_PLL1_REG_RESCAL_I_CODE                                              ,
        CP_PMA_PLL1_REG_RESCAL_ONCHIP_SMALL_OW                            =>         PMA_PLL1_REG_RESCAL_ONCHIP_SMALL_OW                                     ,
        CP_PMA_PLL1_REG_RESCAL_ONCHIP_SMALL                               =>         PMA_PLL1_REG_RESCAL_ONCHIP_SMALL                                        ,
        CP_PMA_PLL1_REG_JTAG_OE                                           =>         PMA_PLL1_REG_JTAG_OE                                                    ,
        CP_PMA_PLL1_REG_JTAG_AC_MODE                                      =>         PMA_PLL1_REG_JTAG_AC_MODE                                               ,
        CP_PMA_PLL1_REG_JTAG_VHYSTSEL                                     =>         PMA_PLL1_REG_JTAG_VHYSTSEL                                              ,
        CP_PMA_PLL1_REG_PLL_LOCKDET_EN_OW                                 =>         PMA_PLL1_REG_PLL_LOCKDET_EN_OW                                          ,
        CP_PMA_PLL1_REG_PLL_LOCKDET_EN                                    =>         PMA_PLL1_REG_PLL_LOCKDET_EN                                             ,
        CP_PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW                            =>         PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW                                     ,
        CP_PMA_PLL1_REG_PLL_LOCKDET_RESET_N                               =>         PMA_PLL1_REG_PLL_LOCKDET_RESET_N                                        ,
        CP_PMA_PLL1_REG_PLL_LOCKED_OW                                     =>         PMA_PLL1_REG_PLL_LOCKED_OW                                              ,
        CP_PMA_PLL1_REG_PLL_LOCKED                                        =>         PMA_PLL1_REG_PLL_LOCKED                                                 ,
        CP_PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR                           =>         PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR                                    ,
        CP_PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR                         =>         PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR                                  ,
        CP_PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR                              =>         PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR                                       ,
        CP_PMA_PLL1_REG_PLL_LOCKDET_REFCT                                 =>         PMA_PLL1_REG_PLL_LOCKDET_REFCT                                          ,
        CP_PMA_PLL1_REG_PLL_LOCKDET_FBCT                                  =>         PMA_PLL1_REG_PLL_LOCKDET_FBCT                                           ,
        CP_PMA_PLL1_REG_PLL_LOCKDET_LOCKCT                                =>         PMA_PLL1_REG_PLL_LOCKDET_LOCKCT                                         ,
        CP_PMA_PLL1_REG_PLL_LOCKDET_ITER                                  =>         PMA_PLL1_REG_PLL_LOCKDET_ITER                                           ,
        CP_PMA_PLL1_REG_PLL_UNLOCKDET_ITER                                =>         PMA_PLL1_REG_PLL_UNLOCKDET_ITER                                         ,
        CP_PMA_PLL1_REG_PD_VCO                                            =>         PMA_PLL1_REG_PD_VCO                                                     ,
        CP_PMA_PLL1_REG_FBCLK_TEST_EN                                     =>         PMA_PLL1_REG_FBCLK_TEST_EN                                              ,
        CP_PMA_PLL1_REG_REFCLK_TEST_EN                                    =>         PMA_PLL1_REG_REFCLK_TEST_EN                                             ,
        CP_PMA_PLL1_REG_TEST_SEL                                          =>         PMA_PLL1_REG_TEST_SEL                                                   ,
        CP_PMA_PLL1_REG_TEST_V_EN                                         =>         PMA_PLL1_REG_TEST_V_EN                                                  ,
        CP_PMA_PLL1_REG_TEST_SIG_HALF_EN                                  =>         PMA_PLL1_REG_TEST_SIG_HALF_EN                                           ,
        CP_PMA_PLL1_REG_TEST_FSM                                          =>         PMA_PLL1_REG_TEST_FSM                                                   ,
        CP_PMA_PLL1_REG_REFCLK_OUT_PD                                     =>         PMA_PLL1_REG_REFCLK_OUT_PD                                              ,
        CP_PMA_PLL1_REG_BGR_STARTUP_EN                                    =>         PMA_PLL1_REG_BGR_STARTUP_EN                                             ,
        CP_PMA_PLL1_REG_BGR_STARTUP                                       =>         PMA_PLL1_REG_BGR_STARTUP                                                ,
        CP_PMA_PLL1_REG_PD_BGR                                            =>         PMA_PLL1_REG_PD_BGR                                                     ,
        CP_PMA_PLL1_REG_REFCLK_TERM_VCM_EN                                =>         PMA_PLL1_REG_REFCLK_TERM_VCM_EN                                         ,
        CP_PMA_PLL1_REG_FBDIVA_5_EN                                       =>         PMA_PLL1_REG_FBDIVA_5_EN                                                ,
        CP_PMA_PLL1_REG_FBDIVB                                            =>         PMA_PLL1_REG_FBDIVB                                                     ,
        CP_PMA_PLL1_REG_RESET_N_PFDQP_OW                                  =>         PMA_PLL1_REG_RESET_N_PFDQP_OW                                           ,
        CP_PMA_PLL1_REG_RESET_N_PFDQP                                     =>         PMA_PLL1_REG_RESET_N_PFDQP                                              ,
        CP_PMA_PLL1_REG_QPCURRENT                                         =>         PMA_PLL1_REG_QPCURRENT                                                  ,
        CP_PMA_PLL1_REG_VC_FORCE_EN                                       =>         PMA_PLL1_REG_VC_FORCE_EN                                                ,
        CP_PMA_PLL1_REG_VCRESET_C_RING                                    =>         PMA_PLL1_REG_VCRESET_C_RING                                             ,
        CP_PMA_PLL1_REG_LPF_R_C                                           =>         PMA_PLL1_REG_LPF_R_C                                                    ,
        CP_PMA_PLL1_REG_LPF_TR_C                                          =>         PMA_PLL1_REG_LPF_TR_C                                                   ,
        CP_PMA_PLL1_REG_PD_BIAS                                           =>         PMA_PLL1_REG_PD_BIAS                                                    ,
        CP_PMA_PLL1_REG_ICTRL_PLL                                         =>         PMA_PLL1_REG_ICTRL_PLL                                                  ,
        CP_PMA_PLL1_REG_BIAS_QP                                           =>         PMA_PLL1_REG_BIAS_QP                                                    ,
        CP_PMA_PLL1_REG_BIAS_LANE_SYNC                                    =>         PMA_PLL1_REG_BIAS_LANE_SYNC                                             ,
        CP_PMA_PLL1_REG_BIAS_CLKBUFS1                                     =>         PMA_PLL1_REG_BIAS_CLKBUFS1                                              ,
        CP_PMA_PLL1_REG_TXPCLK_SEL                                        =>         PMA_PLL1_REG_TXPCLK_SEL                                                 ,
        CP_PMA_PLL1_REG_BIAS_CLKBUFS3                                     =>         PMA_PLL1_REG_BIAS_CLKBUFS3                                              ,
        CP_PMA_PLL1_REG_LANE_SYNC_EN                                      =>         PMA_PLL1_REG_LANE_SYNC_EN                                               ,
        CP_PMA_PLL1_REG_LANE_SYNC_EN_OW                                   =>         PMA_PLL1_REG_LANE_SYNC_EN_OW                                            ,
        CP_PMA_PLL1_REG_BIAS_D2S                                          =>         PMA_PLL1_REG_BIAS_D2S                                                   ,
        CP_PMA_PLL1_REG_BIAS_REFD2S_C                                     =>         PMA_PLL1_REG_BIAS_REFD2S_C                                              ,
        CP_PMA_PLL1_REG_BIAS_VCRST_C                                      =>         PMA_PLL1_REG_BIAS_VCRST_C                                               ,
        CP_PMA_PLL1_REG_BIAS_REFBUF_C                                     =>         PMA_PLL1_REG_BIAS_REFBUF_C                                              ,
        CP_PMA_PLL1_REG_CLKBUFS1_C                                        =>         PMA_PLL1_REG_CLKBUFS1_C                                                 ,
        CP_PMA_PLL1_REG_CLKBUFS2_C                                        =>         PMA_PLL1_REG_CLKBUFS2_C                                                 ,
        CP_PMA_PLL1_REG_CLKBUFS3_C                                        =>         PMA_PLL1_REG_CLKBUFS3_C                                                 ,
        CP_PMA_PLL1_REG_CLKBUFS4_C                                        =>         PMA_PLL1_REG_CLKBUFS4_C                                                 ,
        CP_PMA_PLL1_REG_PLL_REFCLK_CML_SEL                                =>         PMA_PLL1_REG_PLL_REFCLK_CML_SEL                                         ,
        CP_PMA_PLL1_REG_REFCLK_SEL                                        =>         PMA_PLL1_REG_REFCLK_SEL                                                 ,
        CP_PMA_PLL1_REG_RESCAL_R_CODE_SIGN                                =>         PMA_PLL1_REG_RESCAL_R_CODE_SIGN                                         ,
        CP_PMA_PLL1_REG_PLL_UNLOCKED_OW                                   =>         PMA_PLL1_REG_PLL_UNLOCKED_OW                                            ,
        CP_PMA_PLL1_REG_PLL_UNLOCKED                                      =>         PMA_PLL1_REG_PLL_UNLOCKED                                               ,
        CP_PMA_PLL1_REG_PLL_LOCKDET_MODE                                  =>         PMA_PLL1_REG_PLL_LOCKDET_MODE                                           ,
        CP_PMA_PLL1_REG_PLL_CLKBUF_PD_LEFT                                =>         PMA_PLL1_REG_PLL_CLKBUF_PD_LEFT                                         ,
        CP_PMA_PLL1_REG_PLL_CLKBUF_PD_RIGHT                               =>         PMA_PLL1_REG_PLL_CLKBUF_PD_RIGHT                                        ,
        CP_PMA_PLL1_REG_RESCAL_EN                                         =>         PMA_PLL1_REG_RESCAL_EN                                                  ,
        CP_PMA_PLL1_REG_RESCAL_I_CODE_VAL                                 =>         PMA_PLL1_REG_RESCAL_I_CODE_VAL                                          ,
        CP_PMA_PLL1_REG_RESCAL_I_CODE_OW                                  =>         PMA_PLL1_REG_RESCAL_I_CODE_OW                                           ,
        CP_PMA_PLL1_REG_RESCAL_ITER_VALID_SEL                             =>         PMA_PLL1_REG_RESCAL_ITER_VALID_SEL                                      ,
        CP_PMA_PLL1_REG_RESCAL_WAIT_SEL                                   =>         PMA_PLL1_REG_RESCAL_WAIT_SEL                                            ,
        CP_PMA_PLL1_REG_I_CTRL_MAX                                        =>         PMA_PLL1_REG_I_CTRL_MAX                                                 ,
        CP_PMA_PLL1_REG_I_CTRL_MIN                                        =>         PMA_PLL1_REG_I_CTRL_MIN                                                 ,
        CP_PARM_PLL1_POWERUP                                              =>         PARM_PLL1_POWERUP                                                       ,
        CP_PARM_PLL1_RSTN                                                 =>         PARM_PLL1_RSTN                                                          ,
        CP_PARM_GRSN_DIS                                                  =>         PARM_GRSN_DIS                                                           ,
        CP_PARM_CFG_RSTN                                                  =>         PARM_CFG_RSTN
    )
    port map
    (
        CFG_ADDR                                                          =>                                 P_CFG_ADDR                                           ,
        CFG_WDATA                                                         =>                                 P_CFG_WDATA                                          ,
        TDATA_0                                                           =>                                 P_TDATA_0                                            ,
        TDATA_1                                                           =>                                 P_TDATA_1                                            ,
        TDATA_2                                                           =>                                 P_TDATA_2                                            ,
        TDATA_3                                                           =>                                 P_TDATA_3                                            ,
        PCS_WORD_ALIGN_EN                                                 =>                                 P_PCS_WORD_ALIGN_EN                                  ,
        RX_POLARITY_INVERT                                                =>                                 P_RX_POLARITY_INVERT                                 ,
        CEB_ADETECT_EN                                                    =>                                 P_CEB_ADETECT_EN                                     ,
        PCS_MCB_EXT_EN                                                    =>                                 P_PCS_MCB_EXT_EN                                     ,
        PCS_NEAREND_LOOP                                                  =>                                 P_PCS_NEAREND_LOOP                                   ,
        PCS_FAREND_LOOP                                                   =>                                 P_PCS_FAREND_LOOP                                    ,
        RESCAL_I_CODE_I                                                   =>                                 P_RESCAL_I_CODE_I                                    ,
        TX_DEEMP_0                                                        =>                                 P_TX_DEEMP_0                                         ,
        TX_RATE_0                                                         =>                                 P_TX_RATE_0                                          ,
        TX_BUSWIDTH_0                                                     =>                                 P_TX_BUSWIDTH_0                                      ,
        TX_MARGIN_0                                                       =>                                 P_TX_MARGIN_0                                        ,
        RX_RATE_0                                                         =>                                 P_RX_RATE_0                                          ,
        RX_BUSWIDTH_0                                                     =>                                 P_RX_BUSWIDTH_0                                      ,
        CIM_CLK_ALIGNER_RX0                                               =>                                 P_CIM_CLK_ALIGNER_RX0                                ,
        CIM_CLK_ALIGNER_TX0                                               =>                                 P_CIM_CLK_ALIGNER_TX0                                ,
        TX_DEEMP_1                                                        =>                                 P_TX_DEEMP_1                                         ,
        TX_RATE_1                                                         =>                                 P_TX_RATE_1                                          ,
        TX_BUSWIDTH_1                                                     =>                                 P_TX_BUSWIDTH_1                                      ,
        TX_MARGIN_1                                                       =>                                 P_TX_MARGIN_1                                        ,
        RX_RATE_1                                                         =>                                 P_RX_RATE_1                                          ,
        RX_BUSWIDTH_1                                                     =>                                 P_RX_BUSWIDTH_1                                      ,
        CIM_CLK_ALIGNER_RX1                                               =>                                 P_CIM_CLK_ALIGNER_RX1                                ,
        CIM_CLK_ALIGNER_TX1                                               =>                                 P_CIM_CLK_ALIGNER_TX1                                ,
        TX_DEEMP_2                                                        =>                                 P_TX_DEEMP_2                                         ,
        TX_RATE_2                                                         =>                                 P_TX_RATE_2                                          ,
        TX_BUSWIDTH_2                                                     =>                                 P_TX_BUSWIDTH_2                                      ,
        TX_MARGIN_2                                                       =>                                 P_TX_MARGIN_2                                        ,
        RX_RATE_2                                                         =>                                 P_RX_RATE_2                                          ,
        RX_BUSWIDTH_2                                                     =>                                 P_RX_BUSWIDTH_2                                      ,
        CIM_CLK_ALIGNER_RX2                                               =>                                 P_CIM_CLK_ALIGNER_RX2                                ,
        CIM_CLK_ALIGNER_TX2                                               =>                                 P_CIM_CLK_ALIGNER_TX2                                ,
        TX_DEEMP_3                                                        =>                                 P_TX_DEEMP_3                                         ,
        TX_RATE_3                                                         =>                                 P_TX_RATE_3                                          ,
        TX_BUSWIDTH_3                                                     =>                                 P_TX_BUSWIDTH_3                                      ,
        TX_MARGIN_3                                                       =>                                 P_TX_MARGIN_3                                        ,
        RX_RATE_3                                                         =>                                 P_RX_RATE_3                                          ,
        RX_BUSWIDTH_3                                                     =>                                 P_RX_BUSWIDTH_3                                      ,
        CIM_CLK_ALIGNER_RX3                                               =>                                 P_CIM_CLK_ALIGNER_RX3                                ,
        CIM_CLK_ALIGNER_TX3                                               =>                                 P_CIM_CLK_ALIGNER_TX3                                ,
        PAD_REFCLKP_0                                                     =>                                 P_PAD_REFCLKP_0                                      ,
        PAD_REFCLKN_0                                                     =>                                 P_PAD_REFCLKN_0                                      ,
        PAD_REFCLKP_1                                                     =>                                 P_PAD_REFCLKP_1                                      ,
        PAD_REFCLKN_1                                                     =>                                 P_PAD_REFCLKN_1                                      ,
        PAD_RX_SDP0                                                       =>                                 P_PAD_RX_SDP0                                        ,
        PAD_RX_SDN0                                                       =>                                 P_PAD_RX_SDN0                                        ,
        PAD_RX_SDP1                                                       =>                                 P_PAD_RX_SDP1                                        ,
        PAD_RX_SDN1                                                       =>                                 P_PAD_RX_SDN1                                        ,
        PAD_RX_SDP2                                                       =>                                 P_PAD_RX_SDP2                                        ,
        PAD_RX_SDN2                                                       =>                                 P_PAD_RX_SDN2                                        ,
        PAD_RX_SDP3                                                       =>                                 P_PAD_RX_SDP3                                        ,
        PAD_RX_SDN3                                                       =>                                 P_PAD_RX_SDN3                                        ,
        RX0_CLK_FR_CORE                                                   =>                                 P_RX0_CLK_FR_CORE                                    ,
        RX1_CLK_FR_CORE                                                   =>                                 P_RX1_CLK_FR_CORE                                    ,
        RX2_CLK_FR_CORE                                                   =>                                 P_RX2_CLK_FR_CORE                                    ,
        RX3_CLK_FR_CORE                                                   =>                                 P_RX3_CLK_FR_CORE                                    ,
        TX0_CLK_FR_CORE                                                   =>                                 P_TX0_CLK_FR_CORE                                    ,
        TX1_CLK_FR_CORE                                                   =>                                 P_TX1_CLK_FR_CORE                                    ,
        TX2_CLK_FR_CORE                                                   =>                                 P_TX2_CLK_FR_CORE                                    ,
        TX3_CLK_FR_CORE                                                   =>                                 P_TX3_CLK_FR_CORE                                    ,
        HSST_RST                                                          =>                                 P_HSST_RST                                           ,
        PCS_RX_RST_0                                                      =>                                 P_PCS_RX_RST_0                                       ,
        PCS_RX_RST_1                                                      =>                                 P_PCS_RX_RST_1                                       ,
        PCS_RX_RST_2                                                      =>                                 P_PCS_RX_RST_2                                       ,
        PCS_RX_RST_3                                                      =>                                 P_PCS_RX_RST_3                                       ,
        PCS_TX_RST_0                                                      =>                                 P_PCS_TX_RST_0                                       ,
        PCS_TX_RST_1                                                      =>                                 P_PCS_TX_RST_1                                       ,
        PCS_TX_RST_2                                                      =>                                 P_PCS_TX_RST_2                                       ,
        PCS_TX_RST_3                                                      =>                                 P_PCS_TX_RST_3                                       ,
        CFG_CLK                                                           =>                                 P_CFG_CLK                                            ,
        CFG_RST                                                           =>                                 P_CFG_RST                                            ,
        CFG_ENABLE                                                        =>                                 P_CFG_ENABLE                                         ,
        CFG_WRITE                                                         =>                                 P_CFG_WRITE                                          ,
        RESCAL_RST_I                                                      =>                                 P_RESCAL_RST_I                                       ,
        PLL_REF_CLK_0                                                     =>                                 P_PLL_REF_CLK_0                                      ,
        PLL_RST_0                                                         =>                                 P_PLL_RST_0                                          ,
        PLLPOWERDOWN_0                                                    =>                                 P_PLLPOWERDOWN_0                                     ,
        LANE_SYNC_0                                                       =>                                 P_LANE_SYNC_0                                        ,
        LANE_SYNC_EN_0                                                    =>                                 P_LANE_SYNC_EN_0                                     ,
        RATE_CHANGE_TCLK_ON_0                                             =>                                 P_RATE_CHANGE_TCLK_ON_0                              ,
        PLL_REF_CLK_1                                                     =>                                 P_PLL_REF_CLK_1                                      ,
        PLL_RST_1                                                         =>                                 P_PLL_RST_1                                          ,
        PLLPOWERDOWN_1                                                    =>                                 P_PLLPOWERDOWN_1                                     ,
        LANE_SYNC_1                                                       =>                                 P_LANE_SYNC_1                                        ,
        LANE_SYNC_EN_1                                                    =>                                 P_LANE_SYNC_EN_1                                     ,
        RATE_CHANGE_TCLK_ON_1                                             =>                                 P_RATE_CHANGE_TCLK_ON_1                              ,
        LANE_PD_0                                                         =>                                 P_LANE_PD_0                                          ,
        LANE_RST_0                                                        =>                                 P_LANE_RST_0                                         ,
        RX_LANE_PD_0                                                      =>                                 P_RX_LANE_PD_0                                       ,
        RX_PMA_RST_0                                                      =>                                 P_RX_PMA_RST_0                                       ,
        TX_LS_DATA_0                                                      =>                                 P_TX_LS_DATA_0                                       ,
        TX_BEACON_EN_0                                                    =>                                 P_TX_BEACON_EN_0                                     ,
        TX_SWING_0                                                        =>                                 P_TX_SWING_0                                         ,
        TX_RXDET_REQ_0                                                    =>                                 P_TX_RXDET_REQ_0                                     ,
        TX_PMA_RST_0                                                      =>                                 P_TX_PMA_RST_0                                       ,
        TX_LANE_PD_0                                                      =>                                 P_TX_LANE_PD_0                                       ,
        RX_HIGHZ_0                                                        =>                                 P_RX_HIGHZ_0                                         ,
        CIM_DYN_DLY_SEL_RX0                                               =>                                 P_CIM_DYN_DLY_SEL_RX0                                ,
        CIM_DYN_DLY_SEL_TX0                                               =>                                 P_CIM_DYN_DLY_SEL_TX0                                ,
        CIM_START_ALIGN_RX0                                               =>                                 P_CIM_START_ALIGN_RX0                                ,
        CIM_START_ALIGN_TX0                                               =>                                 P_CIM_START_ALIGN_TX0                                ,
        LANE_PD_1                                                         =>                                 P_LANE_PD_1                                          ,
        LANE_RST_1                                                        =>                                 P_LANE_RST_1                                         ,
        RX_LANE_PD_1                                                      =>                                 P_RX_LANE_PD_1                                       ,
        RX_PMA_RST_1                                                      =>                                 P_RX_PMA_RST_1                                       ,
        TX_LS_DATA_1                                                      =>                                 P_TX_LS_DATA_1                                       ,
        TX_BEACON_EN_1                                                    =>                                 P_TX_BEACON_EN_1                                     ,
        TX_SWING_1                                                        =>                                 P_TX_SWING_1                                         ,
        TX_RXDET_REQ_1                                                    =>                                 P_TX_RXDET_REQ_1                                     ,
        TX_PMA_RST_1                                                      =>                                 P_TX_PMA_RST_1                                       ,
        TX_LANE_PD_1                                                      =>                                 P_TX_LANE_PD_1                                       ,
        RX_HIGHZ_1                                                        =>                                 P_RX_HIGHZ_1                                         ,
        CIM_DYN_DLY_SEL_RX1                                               =>                                 P_CIM_DYN_DLY_SEL_RX1                                ,
        CIM_DYN_DLY_SEL_TX1                                               =>                                 P_CIM_DYN_DLY_SEL_TX1                                ,
        CIM_START_ALIGN_RX1                                               =>                                 P_CIM_START_ALIGN_RX1                                ,
        CIM_START_ALIGN_TX1                                               =>                                 P_CIM_START_ALIGN_TX1                                ,
        LANE_PD_2                                                         =>                                 P_LANE_PD_2                                          ,
        LANE_RST_2                                                        =>                                 P_LANE_RST_2                                         ,
        RX_LANE_PD_2                                                      =>                                 P_RX_LANE_PD_2                                       ,
        RX_PMA_RST_2                                                      =>                                 P_RX_PMA_RST_2                                       ,
        TX_LS_DATA_2                                                      =>                                 P_TX_LS_DATA_2                                       ,
        TX_BEACON_EN_2                                                    =>                                 P_TX_BEACON_EN_2                                     ,
        TX_SWING_2                                                        =>                                 P_TX_SWING_2                                         ,
        TX_RXDET_REQ_2                                                    =>                                 P_TX_RXDET_REQ_2                                     ,
        TX_PMA_RST_2                                                      =>                                 P_TX_PMA_RST_2                                       ,
        TX_LANE_PD_2                                                      =>                                 P_TX_LANE_PD_2                                       ,
        RX_HIGHZ_2                                                        =>                                 P_RX_HIGHZ_2                                         ,
        CIM_DYN_DLY_SEL_RX2                                               =>                                 P_CIM_DYN_DLY_SEL_RX2                                ,
        CIM_DYN_DLY_SEL_TX2                                               =>                                 P_CIM_DYN_DLY_SEL_TX2                                ,
        CIM_START_ALIGN_RX2                                               =>                                 P_CIM_START_ALIGN_RX2                                ,
        CIM_START_ALIGN_TX2                                               =>                                 P_CIM_START_ALIGN_TX2                                ,
        LANE_PD_3                                                         =>                                 P_LANE_PD_3                                          ,
        LANE_RST_3                                                        =>                                 P_LANE_RST_3                                         ,
        RX_LANE_PD_3                                                      =>                                 P_RX_LANE_PD_3                                       ,
        RX_PMA_RST_3                                                      =>                                 P_RX_PMA_RST_3                                       ,
        TX_LS_DATA_3                                                      =>                                 P_TX_LS_DATA_3                                       ,
        TX_BEACON_EN_3                                                    =>                                 P_TX_BEACON_EN_3                                     ,
        TX_SWING_3                                                        =>                                 P_TX_SWING_3                                         ,
        TX_RXDET_REQ_3                                                    =>                                 P_TX_RXDET_REQ_3                                     ,
        TX_PMA_RST_3                                                      =>                                 P_TX_PMA_RST_3                                       ,
        TX_LANE_PD_3                                                      =>                                 P_TX_LANE_PD_3                                       ,
        RX_HIGHZ_3                                                        =>                                 P_RX_HIGHZ_3                                         ,
        CIM_DYN_DLY_SEL_RX3                                               =>                                 P_CIM_DYN_DLY_SEL_RX3                                ,
        CIM_DYN_DLY_SEL_TX3                                               =>                                 P_CIM_DYN_DLY_SEL_TX3                                ,
        CIM_START_ALIGN_RX3                                               =>                                 P_CIM_START_ALIGN_RX3                                ,
        CIM_START_ALIGN_TX3                                               =>                                 P_CIM_START_ALIGN_TX3                                ,
        TEST_SI0                                                          =>                                 P_TEST_SI0                                           ,
        TEST_SI1                                                          =>                                 P_TEST_SI1                                           ,
        TEST_SI2                                                          =>                                 P_TEST_SI2                                           ,
        TEST_SI3                                                          =>                                 P_TEST_SI3                                           ,
        TEST_SI4                                                          =>                                 P_TEST_SI4                                           ,
        TEST_SI5                                                          =>                                 P_TEST_SI5                                           ,
        TEST_SI6                                                          =>                                 P_TEST_SI6                                           ,
        TEST_SI7                                                          =>                                 P_TEST_SI7                                           ,
        TEST_SE_N                                                         =>                                 P_TEST_SE_N                                          ,
        TEST_MODE_N                                                       =>                                 P_TEST_MODE_N                                        ,
        TEST_CLK                                                          =>                                 P_TEST_CLK                                           ,
        TEST_RSTN                                                         =>                                 P_TEST_RSTN                                          ,
        COMPRESSION_MODE                                                  =>                                 P_COMPRESSION_MODE                                   ,
        PLL_BYPASS                                                        =>                                 P_PLL_BYPASS                                         ,
        PLL_RESET                                                         =>                                 P_PLL_RESET                                          ,
        CFG_RDATA                                                         =>                                 P_CFG_RDATA                                          ,
        PCS_RX_MCB_STATUS                                                 =>                                 P_PCS_RX_MCB_STATUS                                  ,
        PCS_LSM_SYNCED                                                    =>                                 P_PCS_LSM_SYNCED                                     ,
        RDATA_0                                                           =>                                 P_RDATA_0                                            ,
        RDATA_1                                                           =>                                 P_RDATA_1                                            ,
        RDATA_2                                                           =>                                 P_RDATA_2                                            ,
        RDATA_3                                                           =>                                 P_RDATA_3                                            ,
        RCLK2FABRIC                                                       =>                                 P_RCLK2FABRIC                                        ,
        TCLK2FABRIC                                                       =>                                 P_TCLK2FABRIC                                        ,
        RESCAL_I_CODE_O                                                   =>                                 P_RESCAL_I_CODE_O                                    ,
        TEST_STATUS_0                                                     =>                                 P_TEST_STATUS_0                                      ,
        CA_ALIGN_RX                                                       =>                                 P_CA_ALIGN_RX                                        ,
        CA_ALIGN_TX                                                       =>                                 P_CA_ALIGN_TX                                        ,
        TEST_STATUS_1                                                     =>                                 P_TEST_STATUS_1                                      ,
        TEST_STATUS_2                                                     =>                                 P_TEST_STATUS_2                                      ,
        TEST_STATUS_3                                                     =>                                 P_TEST_STATUS_3                                      ,
        PAD_PLL_TEST_0                                                    =>                                 P_PAD_PLL_TEST_0                                     ,
        PAD_PLL_TEST_1                                                    =>                                 P_PAD_PLL_TEST_1                                     ,
        PAD_TX_SDP0                                                       =>                                 P_PAD_TX_SDP0                                        ,
        PAD_TX_SDN0                                                       =>                                 P_PAD_TX_SDN0                                        ,
        PAD_TX_SDP1                                                       =>                                 P_PAD_TX_SDP1                                        ,
        PAD_TX_SDN1                                                       =>                                 P_PAD_TX_SDN1                                        ,
        PAD_TX_SDP2                                                       =>                                 P_PAD_TX_SDP2                                        ,
        PAD_TX_SDN2                                                       =>                                 P_PAD_TX_SDN2                                        ,
        PAD_TX_SDP3                                                       =>                                 P_PAD_TX_SDP3                                        ,
        PAD_TX_SDN3                                                       =>                                 P_PAD_TX_SDN3                                        ,
        CFG_READY                                                         =>                                 P_CFG_READY                                          ,
        CFG_INT                                                           =>                                 P_CFG_INT                                            ,
        REFCK2CORE_0                                                      =>                                 P_REFCK2CORE_0                                       ,
        PLL_READY_0                                                       =>                                 P_PLL_READY_0                                        ,
        REFCK2CORE_1                                                      =>                                 P_REFCK2CORE_1                                       ,
        PLL_READY_1                                                       =>                                 P_PLL_READY_1                                        ,
        RX_SIGDET_STATUS_0                                                =>                                 P_RX_SIGDET_STATUS_0                                 ,
        RX_SATA_COMINIT_0                                                 =>                                 P_RX_SATA_COMINIT_0                                  ,
        RX_SATA_COMWAKE_0                                                 =>                                 P_RX_SATA_COMWAKE_0                                  ,
        RX_LS_DATA_0                                                      =>                                 P_RX_LS_DATA_0                                       ,
        RX_READY_0                                                        =>                                 P_RX_READY_0                                         ,
        TX_RXDET_STATUS_0                                                 =>                                 P_TX_RXDET_STATUS_0                                  ,
        RX_SIGDET_STATUS_1                                                =>                                 P_RX_SIGDET_STATUS_1                                 ,
        RX_SATA_COMINIT_1                                                 =>                                 P_RX_SATA_COMINIT_1                                  ,
        RX_SATA_COMWAKE_1                                                 =>                                 P_RX_SATA_COMWAKE_1                                  ,
        RX_LS_DATA_1                                                      =>                                 P_RX_LS_DATA_1                                       ,
        RX_READY_1                                                        =>                                 P_RX_READY_1                                         ,
        TX_RXDET_STATUS_1                                                 =>                                 P_TX_RXDET_STATUS_1                                  ,
        RX_SIGDET_STATUS_2                                                =>                                 P_RX_SIGDET_STATUS_2                                 ,
        RX_SATA_COMINIT_2                                                 =>                                 P_RX_SATA_COMINIT_2                                  ,
        RX_SATA_COMWAKE_2                                                 =>                                 P_RX_SATA_COMWAKE_2                                  ,
        RX_LS_DATA_2                                                      =>                                 P_RX_LS_DATA_2                                       ,
        RX_READY_2                                                        =>                                 P_RX_READY_2                                         ,
        TX_RXDET_STATUS_2                                                 =>                                 P_TX_RXDET_STATUS_2                                  ,
        RX_SIGDET_STATUS_3                                                =>                                 P_RX_SIGDET_STATUS_3                                 ,
        RX_SATA_COMINIT_3                                                 =>                                 P_RX_SATA_COMINIT_3                                  ,
        RX_SATA_COMWAKE_3                                                 =>                                 P_RX_SATA_COMWAKE_3                                  ,
        RX_LS_DATA_3                                                      =>                                 P_RX_LS_DATA_3                                       ,
        RX_READY_3                                                        =>                                 P_RX_READY_3                                         ,
        TX_RXDET_STATUS_3                                                 =>                                 P_TX_RXDET_STATUS_3                                  ,
        TEST_SO0                                                          =>                                 P_TEST_SO0                                           ,
        TEST_SO1                                                          =>                                 P_TEST_SO1                                           ,
        TEST_SO2                                                          =>                                 P_TEST_SO2                                           ,
        TEST_SO3                                                          =>                                 P_TEST_SO3                                           ,
        TEST_SO4                                                          =>                                 P_TEST_SO4                                           ,
        TEST_SO5                                                          =>                                 P_TEST_SO5                                           ,
        TEST_SO6                                                          =>                                 P_TEST_SO6                                           ,
        TEST_SO7                                                          =>                                 P_TEST_SO7                                            
    );
};
