Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.1 (win64) Build 3557992 Fri Jun  3 09:58:00 MDT 2022
| Date         : Thu Jul 28 18:09:23 2022
| Host         : Minsung3080 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO_DIP_SW[3]
                            (input port)
  Destination:            GPIO_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.135ns  (logic 4.700ns (51.456%)  route 4.434ns (48.544%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  GPIO_DIP_SW[3] (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW[3]
    R6                   IBUF (Prop_ibuf_I_O)         1.390     1.390 r  GPIO_DIP_SW_IBUF[3]_inst/O
                         net (fo=1, routed)           4.434     5.824    GPIO_LED_OBUF[3]
    R26                  OBUF (Prop_obuf_I_O)         3.310     9.135 r  GPIO_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.135    GPIO_LED[3]
    R26                                                               r  GPIO_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW[0]
                            (input port)
  Destination:            GPIO_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.129ns  (logic 4.695ns (51.429%)  route 4.434ns (48.571%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  GPIO_DIP_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW[0]
    R8                   IBUF (Prop_ibuf_I_O)         1.386     1.386 r  GPIO_DIP_SW_IBUF[0]_inst/O
                         net (fo=1, routed)           4.434     5.820    GPIO_LED_OBUF[0]
    M26                  OBUF (Prop_obuf_I_O)         3.310     9.129 r  GPIO_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.129    GPIO_LED[0]
    M26                                                               r  GPIO_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW[2]
                            (input port)
  Destination:            GPIO_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 4.681ns (51.351%)  route 4.434ns (48.649%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  GPIO_DIP_SW[2] (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW[2]
    R7                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GPIO_DIP_SW_IBUF[2]_inst/O
                         net (fo=1, routed)           4.434     5.822    GPIO_LED_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         3.292     9.115 r  GPIO_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.115    GPIO_LED[2]
    T25                                                               r  GPIO_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW[1]
                            (input port)
  Destination:            GPIO_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.110ns  (logic 4.676ns (51.324%)  route 4.434ns (48.676%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P8                                                0.000     0.000 r  GPIO_DIP_SW[1] (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW[1]
    P8                   IBUF (Prop_ibuf_I_O)         1.386     1.386 r  GPIO_DIP_SW_IBUF[1]_inst/O
                         net (fo=1, routed)           4.434     5.820    GPIO_LED_OBUF[1]
    T24                  OBUF (Prop_obuf_I_O)         3.290     9.110 r  GPIO_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.110    GPIO_LED[1]
    T24                                                               r  GPIO_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO_DIP_SW[1]
                            (input port)
  Destination:            GPIO_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.416ns  (logic 1.468ns (42.968%)  route 1.948ns (57.032%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P8                                                0.000     0.000 r  GPIO_DIP_SW[1] (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW[1]
    P8                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  GPIO_DIP_SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.948     2.171    GPIO_LED_OBUF[1]
    T24                  OBUF (Prop_obuf_I_O)         1.245     3.416 r  GPIO_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.416    GPIO_LED[1]
    T24                                                               r  GPIO_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW[2]
                            (input port)
  Destination:            GPIO_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.421ns  (logic 1.473ns (43.050%)  route 1.948ns (56.950%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  GPIO_DIP_SW[2] (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW[2]
    R7                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  GPIO_DIP_SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.948     2.173    GPIO_LED_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         1.248     3.421 r  GPIO_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.421    GPIO_LED[2]
    T25                                                               r  GPIO_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW[0]
                            (input port)
  Destination:            GPIO_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.436ns  (logic 1.487ns (43.291%)  route 1.948ns (56.709%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  GPIO_DIP_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW[0]
    R8                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  GPIO_DIP_SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.948     2.171    GPIO_LED_OBUF[0]
    M26                  OBUF (Prop_obuf_I_O)         1.265     3.436 r  GPIO_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.436    GPIO_LED[0]
    M26                                                               r  GPIO_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW[3]
                            (input port)
  Destination:            GPIO_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.441ns  (logic 1.492ns (43.374%)  route 1.948ns (56.626%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  GPIO_DIP_SW[3] (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW[3]
    R6                   IBUF (Prop_ibuf_I_O)         0.227     0.227 r  GPIO_DIP_SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.948     2.175    GPIO_LED_OBUF[3]
    R26                  OBUF (Prop_obuf_I_O)         1.265     3.441 r  GPIO_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.441    GPIO_LED[3]
    R26                                                               r  GPIO_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





