Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Nov 14 15:04:38 2020
| Host             : BenjiaH running 64-bit major release  (build 9200)
| Command          : report_power -file mod_cpu_ps_wrapper_power_routed.rpt -pb mod_cpu_ps_wrapper_power_summary_routed.pb -rpx mod_cpu_ps_wrapper_power_routed.rpx
| Design           : mod_cpu_ps_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.654        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.510        |
| Device Static (W)        | 0.144        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.9         |
| Junction Temperature (C) | 44.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |        7 |       --- |             --- |
| Slice Logic              |     0.021 |    29450 |       --- |             --- |
|   LUT as Logic           |     0.016 |     8271 |     53200 |           15.55 |
|   CARRY4                 |     0.003 |     1325 |     13300 |            9.96 |
|   Register               |     0.002 |    14035 |    106400 |           13.19 |
|   LUT as Shift Register  |    <0.001 |     1130 |     17400 |            6.49 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |       44 |     53200 |            0.08 |
|   Others                 |     0.000 |     2804 |       --- |             --- |
| Signals                  |     0.023 |    18998 |       --- |             --- |
| Block RAM                |     0.015 |       39 |       140 |           27.86 |
| MMCM                     |     0.158 |        1 |         4 |           25.00 |
| DSPs                     |     0.008 |       14 |       220 |            6.36 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.144 |          |           |                 |
| Total                    |     1.654 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.111 |       0.095 |      0.016 |
| Vccaux    |       1.800 |     0.103 |       0.088 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.677 |       0.647 |      0.030 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                     |            10.0 |
| clk_fpga_0                                                                                 | mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]        |            10.0 |
| clkfbout_clk_wiz_0                                                                         | NCSSK_top_inst/clock_dist_inst/inst/clkfbout_clk_wiz_0               |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_clk_wiz_0                                                                          | NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0                |            20.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                           | Power (W) |
+------------------------------------------------------------------------------------------------+-----------+
| mod_cpu_ps_wrapper                                                                             |     1.510 |
|   NCSSK_top_inst                                                                               |     0.242 |
|     clock_dist_inst                                                                            |     0.158 |
|       inst                                                                                     |     0.158 |
|     fft_signal_inst                                                                            |     0.022 |
|       fft_module_inst                                                                          |     0.022 |
|         U0                                                                                     |     0.022 |
|           i_synth                                                                              |     0.022 |
|             axi_wrapper                                                                        |    <0.001 |
|               config_channel_fifo                                                              |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                   fifo0                                                                        |    <0.001 |
|               data_in_channel_fifo                                                             |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                   fifo0                                                                        |    <0.001 |
|               data_out_channel                                                                 |    <0.001 |
|                 gen_non_real_time.fifo                                                         |    <0.001 |
|                   fifo0                                                                        |    <0.001 |
|             xfft_inst                                                                          |     0.022 |
|               non_floating_point.arch_d.xfft_inst                                              |     0.022 |
|                 DOUT_CNT_CTRL_0                                                                |    <0.001 |
|                   cnt                                                                          |    <0.001 |
|                     cnt_addsub                                                                 |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                             i_q.i_simple.qreg                                                  |    <0.001 |
|                     i_tc_compare_new                                                           |    <0.001 |
|                 FLOW                                                                           |    <0.001 |
|                   proc0_counter                                                                |    <0.001 |
|                     cnt_addsub                                                                 |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                             i_q.i_simple.qreg                                                  |    <0.001 |
|                     i_tc_compare_new                                                           |    <0.001 |
|                   proc_cnt_start                                                               |    <0.001 |
|                   reset_sustain.delay_reset_3                                                  |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   reset_sustain.delay_reset_7                                                  |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[0].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[1].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[2].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                     tc_compare                                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[3].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[4].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   start_reg_delay                                                              |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                 has_bit_reverse.REG3                                                           |    <0.001 |
|                 has_bit_reverse.delay_DV                                                       |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                  |    <0.001 |
|                 has_bit_reverse.delay_addr_r_MSB                                               |    <0.001 |
|                 has_bit_reverse.delay_addr_w_MSB                                               |    <0.001 |
|                 has_bit_reverse.delay_done_int                                                 |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                  |    <0.001 |
|                 has_bit_reverse.delay_reorder_write_addr                                       |    <0.001 |
|                 has_bit_reverse.dig_rev_mem                                                    |    <0.001 |
|                   blk_ram.use_bram_only.mem                                                    |    <0.001 |
|                 has_bit_reverse.dout_rev_we_delay                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram     |    <0.001 |
|                     i_bb_inst                                                                  |    <0.001 |
|                 has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay       |    <0.001 |
|                 has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                    |    <0.001 |
|                   cnt                                                                          |    <0.001 |
|                     cnt_addsub                                                                 |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                             i_q.i_simple.qreg                                                  |    <0.001 |
|                     i_tc_compare_new                                                           |    <0.001 |
|                 has_bit_reverse.pe_out_reg                                                     |    <0.001 |
|                 has_bit_reverse.unshifted_read_addr.read_addr_delay                            |    <0.001 |
|                 input_delay_re                                                                 |    <0.001 |
|                 pe0_bf1_addr_gen                                                               |    <0.001 |
|                 pe0_bf2_start_gen                                                              |    <0.001 |
|                 pe_gen[0].natural_order_input.PE                                               |     0.006 |
|                   FB_1.BF_1                                                                    |     0.001 |
|                     BTFLY0                                                                     |    <0.001 |
|                       logic_bfly_byp.add_i                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.add_r                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_i                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_r                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                     MEM                                                                        |    <0.001 |
|                       blk_ram.use_bram_only.mem                                                |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mux_sel_reg                                                                |    <0.001 |
|                     no_nfft.bypass_reg                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                     wr_addr_del                                                                |    <0.001 |
|                   delay_addr_bf2                                                               |    <0.001 |
|                   delay_addr_tw                                                                |    <0.001 |
|                   has_TW_mult.MULT                                                             |     0.002 |
|                     i_cmpy                                                                     |     0.002 |
|                       three_mult_structure.use_dsp.i_dsp48                                     |     0.002 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                         dsp_preadder_3.reg_mult3_preadd_d                                      |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                          |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                          |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                         mult3_preadder_d_minus_a.mult3                                         |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         optionally_negate_inputs                                               |    <0.001 |
|                   has_TW_mult.TW                                                               |    <0.001 |
|                     ADD0                                                                       |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     MUX0                                                                       |    <0.001 |
|                     delay_tw_addr_msb                                                          |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twiddle_generator                                                          |    <0.001 |
|                       tw0.twgen0                                                               |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                             |     0.001 |
|                     BTFLY0                                                                     |    <0.001 |
|                       logic_bfly_byp.add_i                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.add_r                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_i                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_r                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                     MEM                                                                        |    <0.001 |
|                       blk_ram.use_bram_only.mem                                                |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mux_sel_reg                                                                |    <0.001 |
|                     no_nfft.bypass_reg                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twos_cmp.REG_lower_im                                                      |    <0.001 |
|                     twos_cmp.REG_lower_re                                                      |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                     twos_cmp.im_cmp                                                            |    <0.001 |
|                     twos_cmp.re_cmp                                                            |    <0.001 |
|                     wr_addr_del                                                                |    <0.001 |
|                 pe_gen[1].natural_order_input.PE                                               |     0.005 |
|                   FB_1.BF_1                                                                    |    <0.001 |
|                     BTFLY0                                                                     |    <0.001 |
|                       logic_bfly_byp.add_i                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.add_r                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_i                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_r                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                     MEM                                                                        |    <0.001 |
|                       dist_ram.srlram.ram                                                      |    <0.001 |
|                         fixed_length.shift_ram                                                 |    <0.001 |
|                           i_bb_inst                                                            |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mux_sel_reg                                                                |    <0.001 |
|                     no_nfft.bypass_reg                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   delay_addr_bf2                                                               |    <0.001 |
|                   has_TW_mult.MULT                                                             |     0.002 |
|                     i_cmpy                                                                     |     0.002 |
|                       three_mult_structure.use_dsp.i_dsp48                                     |     0.002 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                          |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                          |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                         mult3_preadder_d_minus_a.mult3                                         |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         optionally_negate_inputs                                               |    <0.001 |
|                   has_TW_mult.TW                                                               |    <0.001 |
|                     ADD0                                                                       |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     MUX0                                                                       |    <0.001 |
|                     delay_tw_addr_msb                                                          |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twiddle_generator                                                          |    <0.001 |
|                       tw2.twgen2                                                               |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                             |    <0.001 |
|                     BTFLY0                                                                     |    <0.001 |
|                       logic_bfly_byp.add_i                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.add_r                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_i                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_r                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                     MEM                                                                        |    <0.001 |
|                       dist_ram.srlram.ram                                                      |    <0.001 |
|                         fixed_length.shift_ram                                                 |    <0.001 |
|                           i_bb_inst                                                            |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mux_sel_reg                                                                |    <0.001 |
|                     no_nfft.bypass_reg                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twos_cmp.REG_lower_im                                                      |    <0.001 |
|                     twos_cmp.REG_lower_re                                                      |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                     twos_cmp.im_cmp                                                            |    <0.001 |
|                     twos_cmp.re_cmp                                                            |    <0.001 |
|                 pe_gen[2].natural_order_input.PE                                               |     0.004 |
|                   FW_1.BF_1                                                                    |    <0.001 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                   delay_addr_bf2                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.MULT                                                             |     0.002 |
|                     i_cmpy                                                                     |     0.002 |
|                       three_mult_structure.use_dsp.i_dsp48                                     |     0.002 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                          |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                          |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                         mult3_preadder_d_minus_a.mult3                                         |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         optionally_negate_inputs                                               |    <0.001 |
|                   has_TW_mult.TW                                                               |    <0.001 |
|                     ADD0                                                                       |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     MUX0                                                                       |    <0.001 |
|                     delay_tw_addr_msb                                                          |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twiddle_generator                                                          |    <0.001 |
|                       tw2.twgen2                                                               |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                             |    <0.001 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_comm_ctr_del                                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     logic_twoscomp.im_cmp                                                      |    <0.001 |
|                     logic_twoscomp.re_cmp                                                      |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 pe_gen[3].natural_order_input.PE                                               |     0.004 |
|                   FW_1.BF_1                                                                    |    <0.001 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                   delay_addr_bf2                                                               |    <0.001 |
|                   has_TW_mult.MULT                                                             |     0.002 |
|                     i_cmpy                                                                     |     0.002 |
|                       three_mult_structure.use_dsp.i_dsp48                                     |     0.002 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                          |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                          |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                         mult3_preadder_d_minus_a.mult3                                         |    <0.001 |
|                           mult                                                                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         optionally_negate_inputs                                               |    <0.001 |
|                   has_TW_mult.TW                                                               |    <0.001 |
|                     ADD0                                                                       |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     MUX0                                                                       |    <0.001 |
|                     delay_tw_addr_msb                                                          |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twiddle_generator                                                          |    <0.001 |
|                       tw2.twgen2                                                               |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                             |     0.001 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_comm_ctr_del                                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     logic_twoscomp.im_cmp                                                      |    <0.001 |
|                     logic_twoscomp.re_cmp                                                      |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 pe_gen[4].natural_order_input.PE                                               |    <0.001 |
|                   FW_1.BF_1                                                                    |    <0.001 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                   no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                   no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |    <0.001 |
|     get_angle_inst                                                                             |     0.041 |
|       Mul_module                                                                               |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           i_mult                                                                               |    <0.001 |
|             gDSP.gHYBRID.iHYBRID                                                               |    <0.001 |
|               one_fabric_mult.bypass_delay                                                     |    <0.001 |
|               one_fabric_mult.dsp_based.iDSP                                                   |    <0.001 |
|               one_fabric_mult.iLUT                                                             |    <0.001 |
|       Sub_module                                                                               |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           xst_addsub                                                                           |    <0.001 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub                    |    <0.001 |
|               addsub_usecase.i_addsub                                                          |    <0.001 |
|                 i_synth_option.i_synth_model                                                   |    <0.001 |
|                   opt_vx7.i_uniwrap                                                            |    <0.001 |
|       add                                                                                      |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           xst_addsub                                                                           |    <0.001 |
|             i_baseblox.i_baseblox_addsub                                                       |    <0.001 |
|               pipelining.stages[1].slices[1].first.first_stage_adder                           |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                   i_q.i_simple.qreg                                                            |    <0.001 |
|                   i_q_c_out.i_simple.add_q_cout.q_c_outreg                                     |     0.000 |
|               pipelining.stages[1].slices[2].first.first_stage_adder                           |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                   i_q.i_simple.qreg                                                            |    <0.001 |
|               pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister              |    <0.001 |
|               pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder                 |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                   i_q.i_simple.qreg                                                            |    <0.001 |
|       arctan                                                                                   |     0.019 |
|         U0                                                                                     |     0.019 |
|           i_synth                                                                              |     0.019 |
|             i_has_aresetn.i_reg_reset                                                          |    <0.001 |
|             i_nd_to_rdy                                                                        |    <0.001 |
|             i_synth                                                                            |     0.019 |
|               gen_cordic.cordic_engine                                                         |     0.017 |
|                 gen_para_arch.gen_iteration[0].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[10].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[11].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[12].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[13].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[14].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[15].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[16].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[17].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[18].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[19].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     cntrl_vect_dly                                                             |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[1].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[20].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     cntrl_vect_dly                                                             |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[21].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     cntrl_vect_dly                                                             |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[2].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[3].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[4].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[5].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[6].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[7].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[8].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[9].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|               gen_cordic.input_stage                                                           |     0.002 |
|                 gen_rotation.gen_rot_xy.gen_data_x_int_dly                                     |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_y_int_dly                                     |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_x_swap                                    |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_y_swap                                    |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_min_y                                            |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_plus_y                                           |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_cordic.output_stage                                                          |    <0.001 |
|                 gen_phase_out.round                                                            |    <0.001 |
|                   gen_nearest_even.adder                                                       |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                             i_q.i_simple.qreg                                                  |    <0.001 |
|                 gen_rotation.gen_rdy_cr                                                        |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_addsub_reg                                |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_cr                                        |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_in_reg                                    |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_rot_reg                                   |    <0.001 |
|       ila_get_angle_inst                                                                       |     0.014 |
|         inst                                                                                   |     0.014 |
|           ila_core_inst                                                                        |     0.014 |
|             ila_trace_memory_inst                                                              |     0.007 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                         |     0.007 |
|                 inst_blk_mem_gen                                                               |     0.007 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                         |     0.007 |
|                     valid.cstr                                                                 |     0.007 |
|                       ramloop[0].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[10].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[11].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[12].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[13].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[14].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[15].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[16].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[17].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[18].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[19].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[1].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[20].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[21].ram.r                                                        |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[2].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[3].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[4].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[5].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[6].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[7].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[8].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[9].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|             u_ila_cap_ctrl                                                                     |    <0.001 |
|               U_CDONE                                                                          |    <0.001 |
|               U_NS0                                                                            |    <0.001 |
|               U_NS1                                                                            |    <0.001 |
|               u_cap_addrgen                                                                    |    <0.001 |
|                 U_CMPRESET                                                                     |    <0.001 |
|                 u_cap_sample_counter                                                           |    <0.001 |
|                   U_SCE                                                                        |    <0.001 |
|                   U_SCMPCE                                                                     |    <0.001 |
|                   U_SCRST                                                                      |    <0.001 |
|                   u_scnt_cmp                                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                       DUT                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                 u_cap_window_counter                                                           |    <0.001 |
|                   U_WCE                                                                        |    <0.001 |
|                   U_WHCMPCE                                                                    |    <0.001 |
|                   U_WLCMPCE                                                                    |    <0.001 |
|                   u_wcnt_hcmp                                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                       DUT                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                   u_wcnt_lcmp                                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                       DUT                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|             u_ila_regs                                                                         |     0.002 |
|               MU_SRL[0].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                             |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                             |    <0.001 |
|               U_XSDB_SLAVE                                                                     |    <0.001 |
|               reg_15                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_16                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_17                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_18                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_19                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_1a                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_6                                                                            |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_7                                                                            |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_8                                                                            |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_80                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_81                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_82                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_83                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_84                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_85                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_887                                                                          |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_88d                                                                          |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_890                                                                          |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_9                                                                            |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_srl_fff                                                                      |    <0.001 |
|               reg_stream_ffd                                                                   |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_stream_ffe                                                                   |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|             u_ila_reset_ctrl                                                                   |    <0.001 |
|               arm_detection_inst                                                               |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                                       |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                                      |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                                      |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                                     |    <0.001 |
|               halt_detection_inst                                                              |    <0.001 |
|             u_trig                                                                             |     0.002 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                   DUT                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                       u_srlA                                                                   |    <0.001 |
|                       u_srlB                                                                   |    <0.001 |
|                       u_srlC                                                                   |    <0.001 |
|                       u_srlD                                                                   |    <0.001 |
|               U_TM                                                                             |     0.002 |
|                 N_DDR_MODE.G_NMU[0].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|             xsdb_memory_read_inst                                                              |    <0.001 |
|       sqrt                                                                                     |     0.006 |
|         U0                                                                                     |     0.006 |
|           i_synth                                                                              |     0.006 |
|             i_has_aresetn.i_reg_reset                                                          |    <0.001 |
|             i_nd_to_rdy                                                                        |    <0.001 |
|             i_synth                                                                            |     0.006 |
|               gen_sqrt.square_root                                                             |     0.006 |
|                 gen_data_in_int                                                                |    <0.001 |
|                 gen_iterations[12].gen_post_mid.gen_rem                                        |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[12].gen_pre_mid.gen_rem                                         |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[13].gen_post_mid.gen_rem                                        |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[13].gen_pre_mid.gen_rem                                         |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[14].gen_post_mid.gen_rem                                        |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[14].gen_pre_mid.gen_rem                                         |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[15].gen_post_mid.gen_rem                                        |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[15].gen_pre_mid.gen_rem                                         |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[16].gen_post_mid.gen_rem                                        |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[16].gen_pre_mid.gen_rem                                         |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[17].gen_post_mid.gen_rem                                        |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[17].gen_pre_mid.gen_rem                                         |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[18].gen_post_mid.gen_rem                                        |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[18].gen_pre_mid.gen_rem                                         |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[19].gen_post_mid.gen_rem                                        |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[19].gen_pre_mid.gen_rem                                         |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[20].gen_post_mid.gen_rem                                        |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[20].gen_pre_mid.gen_rem                                         |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem.gen_rem_out                                                          |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_iterations[21].gen_last.gen_no_round.gen_sqrt_tmp                          |    <0.001 |
|                 gen_iterations[21].gen_last.gen_rem                                            |    <0.001 |
|                   gen_data_int                                                                 |    <0.001 |
|                   gen_inv_sqrt_out                                                             |    <0.001 |
|                   gen_rem_inc                                                                  |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 gen_nd_int                                                                     |    <0.001 |
|                 gen_rdy_int                                                                    |    <0.001 |
|     get_phase_difference_inst                                                                  |     0.007 |
|       get_phase_difference_inst                                                                |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           xst_addsub                                                                           |    <0.001 |
|             i_baseblox.i_baseblox_addsub                                                       |    <0.001 |
|               pipelining.stages[1].slices[1].first.first_stage_adder                           |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                   i_q.i_simple.qreg                                                            |    <0.001 |
|                   i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                     |    <0.001 |
|               pipelining.stages[1].slices[2].first.first_stage_adder                           |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                   i_q.i_simple.qreg                                                            |    <0.001 |
|               pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister              |    <0.001 |
|               pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder                 |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                   i_q.i_simple.qreg                                                            |    <0.001 |
|       ila_phase_diff_inst                                                                      |     0.007 |
|         inst                                                                                   |     0.007 |
|           ila_core_inst                                                                        |     0.007 |
|             ila_trace_memory_inst                                                              |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                         |     0.003 |
|                 inst_blk_mem_gen                                                               |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                         |     0.003 |
|                     valid.cstr                                                                 |     0.003 |
|                       ramloop[0].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[1].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[2].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[3].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[4].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[5].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[6].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[7].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[8].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[9].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|             u_ila_cap_ctrl                                                                     |    <0.001 |
|               U_CDONE                                                                          |    <0.001 |
|               U_NS0                                                                            |    <0.001 |
|               U_NS1                                                                            |    <0.001 |
|               u_cap_addrgen                                                                    |    <0.001 |
|                 U_CMPRESET                                                                     |    <0.001 |
|                 u_cap_sample_counter                                                           |    <0.001 |
|                   U_SCE                                                                        |    <0.001 |
|                   U_SCMPCE                                                                     |    <0.001 |
|                   U_SCRST                                                                      |    <0.001 |
|                   u_scnt_cmp                                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                       DUT                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                 u_cap_window_counter                                                           |    <0.001 |
|                   U_WCE                                                                        |    <0.001 |
|                   U_WHCMPCE                                                                    |    <0.001 |
|                   U_WLCMPCE                                                                    |    <0.001 |
|                   u_wcnt_hcmp                                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                       DUT                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                   u_wcnt_lcmp                                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                       DUT                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|             u_ila_regs                                                                         |     0.002 |
|               MU_SRL[0].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                             |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                             |    <0.001 |
|               U_XSDB_SLAVE                                                                     |    <0.001 |
|               reg_15                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_16                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_17                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_18                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_19                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_1a                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_6                                                                            |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_7                                                                            |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_8                                                                            |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_80                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_81                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_82                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_83                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_84                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_85                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_887                                                                          |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_88d                                                                          |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_890                                                                          |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_9                                                                            |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_srl_fff                                                                      |    <0.001 |
|               reg_stream_ffd                                                                   |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_stream_ffe                                                                   |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|             u_ila_reset_ctrl                                                                   |    <0.001 |
|               arm_detection_inst                                                               |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                                       |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                                      |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                                      |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                                     |    <0.001 |
|               halt_detection_inst                                                              |    <0.001 |
|             u_trig                                                                             |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                   DUT                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                       u_srlA                                                                   |    <0.001 |
|                       u_srlB                                                                   |    <0.001 |
|                       u_srlC                                                                   |    <0.001 |
|                       u_srlD                                                                   |    <0.001 |
|               U_TM                                                                             |    <0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|             xsdb_memory_read_inst                                                              |    <0.001 |
|     get_phase_inst                                                                             |     0.012 |
|       add_module                                                                               |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           xst_addsub                                                                           |    <0.001 |
|             i_baseblox.i_baseblox_addsub                                                       |    <0.001 |
|               pipelining.stages[1].slices[1].first.first_stage_adder                           |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                   i_q.i_simple.qreg                                                            |    <0.001 |
|                   i_q_c_out.i_simple.add_q_cout.q_c_outreg                                     |     0.000 |
|               pipelining.stages[1].slices[2].first.first_stage_adder                           |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                   i_q.i_simple.qreg                                                            |    <0.001 |
|               pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister              |    <0.001 |
|               pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder                 |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                   i_q.i_simple.qreg                                                            |    <0.001 |
|       get_phase_inst                                                                           |     0.007 |
|         U0                                                                                     |     0.007 |
|           i_synth                                                                              |     0.007 |
|             i_has_aresetn.i_reg_reset                                                          |    <0.001 |
|             i_nd_to_rdy                                                                        |    <0.001 |
|             i_synth                                                                            |     0.007 |
|               gen_cordic.cordic_engine                                                         |     0.006 |
|                 gen_para_arch.gen_iteration[0].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[10].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[11].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     cntrl_vect_dly                                                             |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[12].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     cntrl_vect_dly                                                             |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[13].eng                                            |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     cntrl_vect_dly                                                             |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[1].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[2].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[3].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[4].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[5].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[6].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[7].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[8].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                 gen_para_arch.gen_iteration[9].eng                                             |    <0.001 |
|                   cntrl                                                                        |    <0.001 |
|                     engine_mode_dly                                                            |    <0.001 |
|                   data_slice                                                                   |    <0.001 |
|                     x_plus_y_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     y_plus_x_shift                                                             |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                   phase_slice                                                                  |    <0.001 |
|                     phase_plus_atan                                                            |    <0.001 |
|                       inst                                                                     |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|               gen_cordic.input_stage                                                           |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_x_int_dly                                     |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_y_int_dly                                     |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_x_swap                                    |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_y_swap                                    |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_min_y                                            |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_plus_y                                           |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_cordic.output_stage                                                          |    <0.001 |
|                 gen_phase_out.round                                                            |    <0.001 |
|                   gen_nearest_even.adder                                                       |    <0.001 |
|                     inst                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                             i_q.i_simple.qreg                                                  |    <0.001 |
|                 gen_rotation.gen_rdy_cr                                                        |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_addsub_reg                                |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_cr                                        |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                                                 |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                           i_q.i_simple.qreg                                                    |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_in_reg                                    |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_rot_reg                                   |    <0.001 |
|       ila_get_phase_inst                                                                       |     0.005 |
|         inst                                                                                   |     0.005 |
|           ila_core_inst                                                                        |     0.005 |
|             ila_trace_memory_inst                                                              |     0.002 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                         |     0.002 |
|                 inst_blk_mem_gen                                                               |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                         |     0.002 |
|                     valid.cstr                                                                 |     0.002 |
|                       ramloop[0].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[1].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[2].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[3].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|                       ramloop[4].ram.r                                                         |    <0.001 |
|                         prim_noinit.ram                                                        |    <0.001 |
|             u_ila_cap_ctrl                                                                     |    <0.001 |
|               U_CDONE                                                                          |    <0.001 |
|               U_NS0                                                                            |    <0.001 |
|               U_NS1                                                                            |    <0.001 |
|               u_cap_addrgen                                                                    |    <0.001 |
|                 U_CMPRESET                                                                     |    <0.001 |
|                 u_cap_sample_counter                                                           |    <0.001 |
|                   U_SCE                                                                        |    <0.001 |
|                   U_SCMPCE                                                                     |    <0.001 |
|                   U_SCRST                                                                      |    <0.001 |
|                   u_scnt_cmp                                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                       DUT                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                 u_cap_window_counter                                                           |    <0.001 |
|                   U_WCE                                                                        |    <0.001 |
|                   U_WHCMPCE                                                                    |    <0.001 |
|                   U_WLCMPCE                                                                    |    <0.001 |
|                   u_wcnt_hcmp                                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                       DUT                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                   u_wcnt_lcmp                                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                       DUT                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                           u_srlA                                                               |    <0.001 |
|                           u_srlB                                                               |    <0.001 |
|                           u_srlC                                                               |    <0.001 |
|                           u_srlD                                                               |    <0.001 |
|             u_ila_regs                                                                         |     0.002 |
|               MU_SRL[0].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                             |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                             |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                             |    <0.001 |
|               U_XSDB_SLAVE                                                                     |    <0.001 |
|               reg_15                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_16                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_17                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_18                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_19                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_1a                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_6                                                                            |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_7                                                                            |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_8                                                                            |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_80                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_81                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_82                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_83                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_84                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_85                                                                           |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_887                                                                          |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_88d                                                                          |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_890                                                                          |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_9                                                                            |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|               reg_srl_fff                                                                      |    <0.001 |
|               reg_stream_ffd                                                                   |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|               reg_stream_ffe                                                                   |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|             u_ila_reset_ctrl                                                                   |    <0.001 |
|               arm_detection_inst                                                               |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                                       |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                                      |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                                      |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                                     |    <0.001 |
|               halt_detection_inst                                                              |    <0.001 |
|             u_trig                                                                             |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                   DUT                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                       u_srlA                                                                   |    <0.001 |
|                       u_srlB                                                                   |    <0.001 |
|                       u_srlC                                                                   |    <0.001 |
|                       u_srlD                                                                   |    <0.001 |
|               U_TM                                                                             |    <0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                     DUT                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                         u_srlA                                                                 |    <0.001 |
|                         u_srlB                                                                 |    <0.001 |
|                         u_srlC                                                                 |    <0.001 |
|                         u_srlD                                                                 |    <0.001 |
|             xsdb_memory_read_inst                                                              |    <0.001 |
|     phase_diff_times_kesai_inst                                                                |    <0.001 |
|       mult_inst                                                                                |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           i_mult                                                                               |    <0.001 |
|             gLUT.gLUT_speed.iLUT                                                               |    <0.001 |
|               extra_pipeline.extraoutputdel                                                    |    <0.001 |
|     read_signal_inst                                                                           |    <0.001 |
|       read_signal_inst                                                                         |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           synth_options.dist_mem_inst                                                          |    <0.001 |
|             gen_rom.rom_inst                                                                   |    <0.001 |
|   dbg_hub                                                                                      |     0.002 |
|     inst                                                                                       |     0.002 |
|       BSCANID.u_xsdbm_id                                                                       |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                   |     0.001 |
|           U_ICON_INTERFACE                                                                     |     0.001 |
|             U_CMD1                                                                             |    <0.001 |
|             U_CMD2                                                                             |    <0.001 |
|             U_CMD3                                                                             |    <0.001 |
|             U_CMD4                                                                             |    <0.001 |
|             U_CMD5                                                                             |    <0.001 |
|             U_CMD6_RD                                                                          |    <0.001 |
|               U_RD_FIFO                                                                        |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                          |    <0.001 |
|                   inst_fifo_gen                                                                |    <0.001 |
|                     gconvfifo.rf                                                               |    <0.001 |
|                       grf.rf                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                           gr1.gr1_int.rfwft                                                    |    <0.001 |
|                           gras.rsts                                                            |    <0.001 |
|                           grhf.rhf                                                             |    <0.001 |
|                           rpntr                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                           gwas.wsts                                                            |    <0.001 |
|                           gwhf.whf                                                             |    <0.001 |
|                           wpntr                                                                |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                           gdm.dm_gen.dm                                                        |    <0.001 |
|                             RAM_reg_0_15_0_5                                                   |    <0.001 |
|                             RAM_reg_0_15_12_15                                                 |    <0.001 |
|                             RAM_reg_0_15_6_11                                                  |    <0.001 |
|                         rstblk                                                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|             U_CMD6_WR                                                                          |    <0.001 |
|               U_WR_FIFO                                                                        |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                          |    <0.001 |
|                   inst_fifo_gen                                                                |    <0.001 |
|                     gconvfifo.rf                                                               |    <0.001 |
|                       grf.rf                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                           gras.rsts                                                            |    <0.001 |
|                           grhf.rhf                                                             |    <0.001 |
|                           rpntr                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                           gwas.wsts                                                            |    <0.001 |
|                           gwhf.whf                                                             |    <0.001 |
|                           wpntr                                                                |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                           gdm.dm_gen.dm                                                        |    <0.001 |
|                             RAM_reg_0_15_0_5                                                   |    <0.001 |
|                             RAM_reg_0_15_12_15                                                 |    <0.001 |
|                             RAM_reg_0_15_6_11                                                  |    <0.001 |
|                         rstblk                                                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|             U_CMD7_CTL                                                                         |    <0.001 |
|             U_CMD7_STAT                                                                        |    <0.001 |
|             U_STATIC_STATUS                                                                    |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                            |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                       |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                |    <0.001 |
|             U_RD_ABORT_FLAG                                                                    |    <0.001 |
|             U_RD_REQ_FLAG                                                                      |    <0.001 |
|             U_TIMER                                                                            |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                        |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                   |    <0.001 |
|         CORE_XSDB.U_ICON                                                                       |    <0.001 |
|           U_CMD                                                                                |    <0.001 |
|           U_STAT                                                                               |    <0.001 |
|           U_SYNC                                                                               |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                          |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                        |    <0.001 |
|   mod_cpu_ps_i                                                                                 |     1.266 |
|     axi_gpio_angle                                                                             |     0.002 |
|       U0                                                                                       |     0.002 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|         gpio_core_1                                                                            |     0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                          |    <0.001 |
|     axi_gpio_angle_valid                                                                       |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|         gpio_core_1                                                                            |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                          |    <0.001 |
|     axi_gpio_delay_point                                                                       |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|         gpio_core_1                                                                            |    <0.001 |
|     axi_gpio_rom_fft_rst_n                                                                     |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|         gpio_core_1                                                                            |    <0.001 |
|     axi_gpio_sys_rst_n                                                                         |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|         gpio_core_1                                                                            |    <0.001 |
|     processing_system7_0                                                                       |     1.256 |
|       inst                                                                                     |     1.256 |
|     ps7_0_axi_periph                                                                           |     0.006 |
|       s00_couplers                                                                             |     0.005 |
|         auto_pc                                                                                |     0.005 |
|           inst                                                                                 |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                               |     0.005 |
|               RD.ar_channel_0                                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               RD.r_channel_0                                                                   |     0.001 |
|                 rd_data_fifo_0                                                                 |    <0.001 |
|                 transaction_fifo_0                                                             |    <0.001 |
|               SI_REG                                                                           |     0.002 |
|                 ar.ar_pipe                                                                     |    <0.001 |
|                 aw.aw_pipe                                                                     |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               WR.aw_channel_0                                                                  |     0.001 |
|                 aw_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               WR.b_channel_0                                                                   |    <0.001 |
|                 bid_fifo_0                                                                     |    <0.001 |
|                 bresp_fifo_0                                                                   |    <0.001 |
|       xbar                                                                                     |     0.001 |
|         inst                                                                                   |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                             |     0.001 |
|             addr_arbiter_inst                                                                  |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                       |    <0.001 |
|             reg_slice_r                                                                        |    <0.001 |
|             splitter_ar                                                                        |    <0.001 |
|             splitter_aw                                                                        |    <0.001 |
|     rst_ps7_0_50M                                                                              |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         EXT_LPF                                                                                |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                            |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                            |    <0.001 |
|         SEQ                                                                                    |    <0.001 |
|           SEQ_COUNTER                                                                          |    <0.001 |
+------------------------------------------------------------------------------------------------+-----------+


