

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1'
================================================================
* Date:           Mon Oct 13 17:12:11 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.240 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_157_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row1_2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 5 'alloca' 'row1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idxprom4_i12_i332_i_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %idxprom4_i12_i332_i_i"   --->   Operation 6 'read' 'idxprom4_i12_i332_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rowt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowt"   --->   Operation 7 'read' 'rowt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.14ns)   --->   "%store_ln156 = store i31 0, i31 %row1_2" [fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 8 'store' 'store_ln156' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i18.i339.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row1 = load i31 %row1_2" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 10 'load' 'row1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i31 %row1" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 11 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.91ns)   --->   "%icmp_ln157 = icmp_slt  i32 %zext_ln157, i32 %rowt_read" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 12 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.89ns)   --->   "%add_ln157 = add i31 %row1, i31 1" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 13 'add' 'add_ln157' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %cleanup11.i.i357.i.i.split, void %for.body.i18.i339.i.split.i" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 14 'br' 'br_ln157' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i31 %row1" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 15 'trunc' 'trunc_ln159' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln159, i8 0" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 16 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln159_3 = trunc i31 %row1" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 17 'trunc' 'trunc_ln159_3' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln159_3, i6 0" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 18 'bitconcatenate' 'p_shl8' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.02ns)   --->   "%add_ln159_2 = add i35 %p_shl, i35 %p_shl8" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 19 'add' 'add_ln159_2' <Predicate = (icmp_ln157)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln159_4 = trunc i35 %add_ln159_2" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 20 'trunc' 'trunc_ln159_4' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.65ns)   --->   "%add_ln159 = add i17 %trunc_ln159_4, i17 %idxprom4_i12_i332_i_i_read" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 21 'add' 'add_ln159' <Predicate = (icmp_ln157)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i17 %add_ln159" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 22 'zext' 'zext_ln159' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln159" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 23 'getelementptr' 'M_e_addr' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.41ns)   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 24 'load' 'v' <Predicate = (icmp_ln157)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 2 <SV = 1> <Delay = 5.47>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:158->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 25 'specpipeline' 'specpipeline_ln158' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 26 'specloopname' 'specloopname_ln157' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:2.41ns O:2.41ns )   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 27 'load' 'v' <Predicate = (icmp_ln157)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%icmp_ln160 = icmp_eq  i32 %v, i32 1" [fmm_hls_greedy_potential.cpp:160->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 28 'icmp' 'icmp_ln160' <Predicate = (icmp_ln157)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc.i25.i354.i.i, void %cleanup11.i.i357.i.i.split" [fmm_hls_greedy_potential.cpp:160->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 29 'br' 'br_ln160' <Predicate = (icmp_ln157)> <Delay = 1.14>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%store_ln156 = store i31 %add_ln157, i31 %row1_2" [fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 30 'store' 'store_ln156' <Predicate = (icmp_ln157 & !icmp_ln160)> <Delay = 1.14>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.body.i18.i339.i.i" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 31 'br' 'br_ln157' <Predicate = (icmp_ln157 & !icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row1_ce = phi i32 %zext_ln157, void %for.body.i18.i339.i.split.i, i32 4294967295, void %for.body.i18.i339.i.i" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 32 'phi' 'row1_ce' <Predicate = (icmp_ln160) | (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row1_ce_out, i32 %row1_ce" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 33 'write' 'write_ln157' <Predicate = (icmp_ln160) | (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln160) | (!icmp_ln157)> <Delay = 1.14>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.240ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln156', fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) of constant 0 on local variable 'row1', fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261 [8]  (1.146 ns)
	'load' operation 31 bit ('row1', fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) on local variable 'row1', fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261 [11]  (0.000 ns)
	'add' operation 35 bit ('add_ln159_2', fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) [21]  (2.023 ns)
	'add' operation 17 bit ('add_ln159', fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) [23]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr', fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) [25]  (0.000 ns)
	'load' operation 32 bit ('v', fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) on array 'M_e' [28]  (2.417 ns)

 <State 2>: 5.479ns
The critical path consists of the following:
	'load' operation 32 bit ('v', fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) on array 'M_e' [28]  (2.417 ns)
	'icmp' operation 1 bit ('icmp_ln160', fmm_hls_greedy_potential.cpp:160->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) [29]  (1.916 ns)
	multiplexor before 'phi' operation 32 bit ('row1_ce', fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) with incoming values : ('zext_ln157', fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261) [35]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
