#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 13 11:08:14 2022
# Process ID: 5684
# Current directory: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21236 U:\Xilinx\Projects\2018_demo_gamma_1\vivado_proj\Zybo-Z7-20-HDMI.xpr
# Log file: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/vivado.log
# Journal file: U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.xpr
update_compile_order -fileset sources_1
open_bd_design {U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {5 2008 760} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 770} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 780} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 790} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 800} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 810} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 820} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 830} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 840} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 850} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 860} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 870} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 880} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 890} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 900} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 910} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 920} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 930} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 940} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 950} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 960} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 970} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 980} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 990} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1000} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1010} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1020} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1030} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1040} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1050} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1060} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 1070} [get_bd_cells hls_saturation_enhan_0]
set_property location {5 2008 480} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 490} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 500} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 510} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 520} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 530} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 540} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 550} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 560} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 570} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 580} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 590} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 600} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 610} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 620} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 630} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 640} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 650} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 660} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 670} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 680} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 690} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 700} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 710} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 720} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 730} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 740} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 750} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 760} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 770} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 780} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 790} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 800} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 810} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 820} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 830} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 840} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 850} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 860} [get_bd_cells axi_clock_converter_1]
set_property location {5 2008 870} [get_bd_cells axi_clock_converter_1]
create_bd_cell -type ip -vlnv digilentinc.com:IP:hls_contrast_stretch:1.0 hls_contrast_stretch_0
delete_bd_objs [get_bd_intf_nets hls_saturation_enhan_0_stream_out]
connect_bd_intf_net [get_bd_intf_pins hls_contrast_stretch_0/stream_out] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins hls_saturation_enhan_0/stream_out] [get_bd_intf_pins hls_contrast_stretch_0/stream_in]
connect_bd_net [get_bd_pins hls_contrast_stretch_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins hls_contrast_stretch_0/ap_rst_n] [get_bd_pins xlconstant_0/dout]
set_property location {5 2008 460} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 470} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 480} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 490} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 500} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 510} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 520} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 530} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 540} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 550} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 560} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 570} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 580} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 590} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 600} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 610} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 620} [get_bd_cells hls_contrast_stretch_0]
copy_bd_objs /  [get_bd_cells {axi_clock_converter_1}]
set_property location {5 1983 261} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 490} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 500} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 510} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 520} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 530} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 540} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 550} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 560} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 570} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 580} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 590} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 600} [get_bd_cells hls_contrast_stretch_0]
set_property location {5 2008 270} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 280} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 290} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 300} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 310} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 320} [get_bd_cells axi_clock_converter_2]
set_property location {5 2008 330} [get_bd_cells axi_clock_converter_2]
connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_2/M_AXI] [get_bd_intf_pins hls_contrast_stretch_0/s_axi_AXILiteS]
connect_bd_net [get_bd_pins axi_clock_converter_2/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_clock_converter_2/m_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_clock_converter_2/m_axi_aresetn] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins axi_clock_converter_2/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells ps7_0_axi_periph_GP0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph_GP0/M07_AXI] [get_bd_intf_pins axi_clock_converter_2/S_AXI]
connect_bd_net [get_bd_pins ps7_0_axi_periph_GP0/M07_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph_GP0/M07_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
assign_bd_address
validate_bd_design
save_bd_design
generate_target all [get_files  U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_v_tc_out_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_in_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_clock_converter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_clock_converter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_hls_contrast_stretch_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_clock_converter_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs  {design_1_xbar_1_synth_1 design_1_hls_contrast_stretch_0_0_synth_1}
export_simulation -of_objects [get_files U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd] -directory U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ip_user_files/sim_scripts -ip_user_files_dir U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ip_user_files -ipstatic_source_dir U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.cache/compile_simlib/modelsim} {questa=U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.cache/compile_simlib/questa} {riviera=U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.cache/compile_simlib/riviera} {activehdl=U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
save_bd_design
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs design_1_axi_dynclk_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_dvi2rgb_1_0_synth_1]
set_property needs_refresh false [get_runs design_1_rgb2dvi_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_xbar_1_synth_1]
set_property needs_refresh false [get_runs design_1_hls_saturation_enhan_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_hls_contrast_stretch_0_0_synth_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_1/design_1_wrapper.sysdef U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf

launch_sdk -workspace U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk -hwspec U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf
