INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sources_1/new/top_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sim_1/new/tb11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb11
