0.7
2020.2
Oct 14 2022
05:20:55
C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.srcs/sources_1/new/uart_rx.v,1699011045,verilog,,C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.srcs/sources_1/new/uart_top.v,1699009343,verilog,,,,uart_top,,,,,,,,
C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.srcs/sources_1/new/uart_tx.v,1699012842,verilog,,C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.srcs/sources_1/new/uart_top.v,,uart_tx,,,,,,,,
