
*** Running vivado
    with args -log reg_file.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reg_file.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source reg_file.tcl -notrace
Command: synth_design -top reg_file -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -19 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9348 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 358.668 ; gain = 82.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:46]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter LOG bound to: 3 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decoder' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd:19' bound to instance 'decoder_comp' of component 'decoder' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:117]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd:32]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decoder' (1#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/decoder.vhd:32]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp1' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:120]
INFO: [Synth 8-638] synthesizing module 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'andN' (2#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:25]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp2' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp3' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp4' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:126]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp5' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:128]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp6' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:130]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp7' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:132]
INFO: [Synth 8-3491] module 'andN' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/andN.vhd:17' bound to instance 'and_comp8' of component 'andN' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:134]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp1' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:136]
INFO: [Synth 8-638] synthesizing module 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:30]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_module' (3#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:30]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp2' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:139]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp3' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:142]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp4' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:145]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp5' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:148]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp6' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:151]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp7' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:154]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_module' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_module.vhd:19' bound to instance 'reg_comp8' of component 'reg_module' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:157]
	Parameter M bound to: 8 - type: integer 
	Parameter LOG bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mux' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:19' bound to instance 'mux_comp1' of component 'mux' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:160]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:38]
	Parameter M bound to: 8 - type: integer 
	Parameter LOG bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (4#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:38]
	Parameter M bound to: 8 - type: integer 
	Parameter LOG bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mux' declared at 'D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/mux.vhd:19' bound to instance 'mux_comp2' of component 'mux' [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/reg_file.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 408.117 ; gain = 132.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 408.117 ; gain = 132.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 408.117 ; gain = 132.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 408.117 ; gain = 132.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module reg_module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "decoder_comp/output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder_comp/output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder_comp/output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder_comp/output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder_comp/output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder_comp/output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder_comp/output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder_comp/output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 694.332 ; gain = 418.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 694.332 ; gain = 418.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 694.336 ; gain = 418.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 694.336 ; gain = 418.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 694.336 ; gain = 418.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 694.336 ; gain = 418.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 694.336 ; gain = 418.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 694.336 ; gain = 418.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 694.336 ; gain = 418.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     8|
|3     |LUT3  |     8|
|4     |LUT6  |    32|
|5     |MUXF7 |    16|
|6     |FDCE  |    64|
|7     |FDRE  |     8|
|8     |IBUF  |    20|
|9     |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   173|
|2     |  decoder_comp |decoder      |    24|
|3     |  reg_comp1    |reg_module   |     8|
|4     |  reg_comp2    |reg_module_0 |     8|
|5     |  reg_comp3    |reg_module_1 |     8|
|6     |  reg_comp4    |reg_module_2 |    40|
|7     |  reg_comp5    |reg_module_3 |     8|
|8     |  reg_comp6    |reg_module_4 |     8|
|9     |  reg_comp7    |reg_module_5 |     8|
|10    |  reg_comp8    |reg_module_6 |    24|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 694.336 ; gain = 418.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 694.336 ; gain = 418.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 694.336 ; gain = 418.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:53 . Memory (MB): peak = 807.605 ; gain = 539.840
INFO: [Common 17-1381] The checkpoint 'D:/DSD-II/Exercise2/Project2/Project2.runs/synth_1/reg_file.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 807.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 18:09:23 2019...
