#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar  7 11:25:33 2022
# Process ID: 64221
# Current directory: /home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.runs/synth_1
# Command line: vivado -log z80_top_direct_n.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source z80_top_direct_n.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.runs/synth_1/z80_top_direct_n.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source z80_top_direct_n.tcl -notrace
Command: synth_design -top z80_top_direct_n -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 64929 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.539 ; gain = 97.000 ; free physical = 15989 ; free virtual = 382089
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z80_top_direct_n' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/z80_top_direct_n.v:19]
INFO: [Synth 8-6157] synthesizing module 'clk_delay' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/clk_delay.v:32]
INFO: [Synth 8-6155] done synthesizing module 'clk_delay' (1#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/clk_delay.v:32]
INFO: [Synth 8-6157] synthesizing module 'decode_state' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/decode_state.v:32]
INFO: [Synth 8-6155] done synthesizing module 'decode_state' (2#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/decode_state.v:32]
INFO: [Synth 8-6157] synthesizing module 'execute' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/execute.v:38]
INFO: [Synth 8-6155] done synthesizing module 'execute' (3#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/execute.v:38]
INFO: [Synth 8-6157] synthesizing module 'interrupts' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/interrupts.v:32]
INFO: [Synth 8-6155] done synthesizing module 'interrupts' (4#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/interrupts.v:32]
INFO: [Synth 8-6157] synthesizing module 'ir' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/ir.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ir' (5#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/ir.v:32]
INFO: [Synth 8-6157] synthesizing module 'pin_control' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/pin_control.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pin_control' (6#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/pin_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'pla_decode' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/pla_decode.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pla_decode' (7#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/pla_decode.v:17]
INFO: [Synth 8-6157] synthesizing module 'resets' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/resets.v:32]
INFO: [Synth 8-6155] done synthesizing module 'resets' (8#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/resets.v:32]
INFO: [Synth 8-6157] synthesizing module 'memory_ifc' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/memory_ifc.v:32]
INFO: [Synth 8-6155] done synthesizing module 'memory_ifc' (9#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/memory_ifc.v:32]
INFO: [Synth 8-6157] synthesizing module 'sequencer' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/sequencer.v:32]
INFO: [Synth 8-6155] done synthesizing module 'sequencer' (10#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/sequencer.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_4' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_4' (11#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_4.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_8' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_8.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_8' (12#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_8.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (13#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_select' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_select.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_select' (14#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_select.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_flags' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_flags.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_2' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_2' (15#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_flags' (16#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_flags.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_core' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_core.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_slice' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_slice.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_slice' (17#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_slice.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_core' (18#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_core.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_bit_select' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_bit_select.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_bit_select' (19#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_bit_select.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_shifter_core' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_shifter_core.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_shifter_core' (20#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_shifter_core.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_2z' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_2z.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_2z' (21#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_2z.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_3z' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_3z.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_3z' (22#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_mux_3z.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_prep_daa' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_prep_daa.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_prep_daa' (23#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu_prep_daa.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu' (24#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/reg_file.v:32]
INFO: [Synth 8-6157] synthesizing module 'reg_latch' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/reg_latch.v:32]
INFO: [Synth 8-6155] done synthesizing module 'reg_latch' (25#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/reg_latch.v:32]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (26#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/reg_file.v:32]
INFO: [Synth 8-6157] synthesizing module 'reg_control' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/reg_control.v:32]
INFO: [Synth 8-6155] done synthesizing module 'reg_control' (27#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/reg_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'address_latch' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/address_latch.v:32]
INFO: [Synth 8-6157] synthesizing module 'address_mux' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/address_mux.v:32]
INFO: [Synth 8-6155] done synthesizing module 'address_mux' (28#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/address_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'inc_dec' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/inc_dec.v:32]
INFO: [Synth 8-6157] synthesizing module 'inc_dec_2bit' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/inc_dec_2bit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'inc_dec_2bit' (29#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/inc_dec_2bit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'inc_dec' (30#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/inc_dec.v:32]
INFO: [Synth 8-6155] done synthesizing module 'address_latch' (31#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/address_latch.v:32]
INFO: [Synth 8-6157] synthesizing module 'bus_control' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/bus_control.v:32]
INFO: [Synth 8-6155] done synthesizing module 'bus_control' (32#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/bus_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'bus_switch' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/bus_switch.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bus_switch' (33#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/bus_switch.v:25]
INFO: [Synth 8-6157] synthesizing module 'data_switch' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/data_switch.v:32]
INFO: [Synth 8-6155] done synthesizing module 'data_switch' (34#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/data_switch.v:32]
INFO: [Synth 8-6157] synthesizing module 'data_switch_mask' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/data_switch_mask.v:32]
INFO: [Synth 8-6155] done synthesizing module 'data_switch_mask' (35#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/data_switch_mask.v:32]
INFO: [Synth 8-6157] synthesizing module 'address_pins' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/address_pins.v:32]
INFO: [Synth 8-6155] done synthesizing module 'address_pins' (36#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/address_pins.v:32]
INFO: [Synth 8-6157] synthesizing module 'data_pins' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/data_pins.v:32]
INFO: [Synth 8-6155] done synthesizing module 'data_pins' (37#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/data_pins.v:32]
INFO: [Synth 8-6157] synthesizing module 'control_pins_n' [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/control_pins_n.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_pins_n' (38#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/control_pins_n.v:32]
INFO: [Synth 8-6155] done synthesizing module 'z80_top_direct_n' (39#1) [/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.srcs/sources_1/imports/rtl/z80_top_direct_n.v:19]
WARNING: [Synth 8-3331] design alu_prep_daa has unconnected port low[0]
WARNING: [Synth 8-3331] design execute has unconnected port pla[98]
WARNING: [Synth 8-3331] design execute has unconnected port pla[94]
WARNING: [Synth 8-3331] design execute has unconnected port pla[93]
WARNING: [Synth 8-3331] design execute has unconnected port pla[90]
WARNING: [Synth 8-3331] design execute has unconnected port pla[87]
WARNING: [Synth 8-3331] design execute has unconnected port pla[71]
WARNING: [Synth 8-3331] design execute has unconnected port pla[67]
WARNING: [Synth 8-3331] design execute has unconnected port pla[63]
WARNING: [Synth 8-3331] design execute has unconnected port pla[62]
WARNING: [Synth 8-3331] design execute has unconnected port pla[60]
WARNING: [Synth 8-3331] design execute has unconnected port pla[54]
WARNING: [Synth 8-3331] design execute has unconnected port pla[41]
WARNING: [Synth 8-3331] design execute has unconnected port pla[36]
WARNING: [Synth 8-3331] design execute has unconnected port pla[32]
WARNING: [Synth 8-3331] design execute has unconnected port pla[22]
WARNING: [Synth 8-3331] design execute has unconnected port pla[19]
WARNING: [Synth 8-3331] design execute has unconnected port pla[18]
WARNING: [Synth 8-3331] design execute has unconnected port pla[14]
WARNING: [Synth 8-3331] design execute has unconnected port pla[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1566.172 ; gain = 204.633 ; free physical = 16313 ; free virtual = 382410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1566.172 ; gain = 204.633 ; free physical = 16277 ; free virtual = 382374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1574.172 ; gain = 212.633 ; free physical = 16272 ; free virtual = 382369
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1609.531 ; gain = 247.992 ; free physical = 16381 ; free virtual = 382246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 41    
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 30    
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 73    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 86    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module z80_top_direct_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module decode_state 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module execute 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module interrupts 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module ir 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pla_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 86    
Module resets 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module memory_ifc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module sequencer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module alu_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module alu_flags 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 10    
Module alu_core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 5     
Module reg_latch 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
Module inc_dec_2bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module inc_dec 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
Module address_latch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module address_pins 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module data_pins 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design execute has unconnected port pla[98]
WARNING: [Synth 8-3331] design execute has unconnected port pla[94]
WARNING: [Synth 8-3331] design execute has unconnected port pla[93]
WARNING: [Synth 8-3331] design execute has unconnected port pla[90]
WARNING: [Synth 8-3331] design execute has unconnected port pla[87]
WARNING: [Synth 8-3331] design execute has unconnected port pla[71]
WARNING: [Synth 8-3331] design execute has unconnected port pla[67]
WARNING: [Synth 8-3331] design execute has unconnected port pla[63]
WARNING: [Synth 8-3331] design execute has unconnected port pla[62]
WARNING: [Synth 8-3331] design execute has unconnected port pla[60]
WARNING: [Synth 8-3331] design execute has unconnected port pla[54]
WARNING: [Synth 8-3331] design execute has unconnected port pla[41]
WARNING: [Synth 8-3331] design execute has unconnected port pla[36]
WARNING: [Synth 8-3331] design execute has unconnected port pla[32]
WARNING: [Synth 8-3331] design execute has unconnected port pla[22]
WARNING: [Synth 8-3331] design execute has unconnected port pla[19]
WARNING: [Synth 8-3331] design execute has unconnected port pla[18]
WARNING: [Synth 8-3331] design execute has unconnected port pla[14]
WARNING: [Synth 8-3331] design execute has unconnected port pla[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:04:20 . Memory (MB): peak = 2021.059 ; gain = 659.520 ; free physical = 16145 ; free virtual = 382153
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:04:20 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16145 ; free virtual = 382154
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:04:22 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16128 ; free virtual = 382139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:04:22 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16125 ; free virtual = 382137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:04:22 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16125 ; free virtual = 382137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:04:23 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16125 ; free virtual = 382137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:04:23 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16125 ; free virtual = 382136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:04:23 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16122 ; free virtual = 382133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:04:23 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16119 ; free virtual = 382131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     8|
|3     |LUT2  |   237|
|4     |LUT3  |   275|
|5     |LUT4  |   228|
|6     |LUT5  |   268|
|7     |LUT6  |  1080|
|8     |FDCE  |    76|
|9     |FDPE  |     6|
|10    |FDRE  |   284|
|11    |IBUF  |     6|
|12    |IOBUF |     8|
|13    |OBUF  |     4|
|14    |OBUFT |    20|
+------+------+------+

Report Instance Areas: 
+------+---------------------+--------------+------+
|      |Instance             |Module        |Cells |
+------+---------------------+--------------+------+
|1     |top                  |              |  2502|
|2     |  address_latch_     |address_latch |    45|
|3     |  address_pins_      |address_pins  |    16|
|4     |  alu_               |alu           |    38|
|5     |  alu_control_       |alu_control   |     2|
|6     |  alu_flags_         |alu_flags     |    19|
|7     |  clk_delay_         |clk_delay     |    12|
|8     |  data_pins_         |data_pins     |     8|
|9     |  decode_state_      |decode_state  |    49|
|10    |  interrupts_        |interrupts    |    26|
|11    |  ir_                |ir            |   744|
|12    |  memory_ifc_        |memory_ifc    |    29|
|13    |  reg_control_       |reg_control   |     7|
|14    |  reg_file_          |reg_file      |   353|
|15    |    b2v_latch_af2_hi |reg_latch     |     8|
|16    |    b2v_latch_af2_lo |reg_latch_0   |     8|
|17    |    b2v_latch_af_hi  |reg_latch_1   |     8|
|18    |    b2v_latch_af_lo  |reg_latch_2   |     8|
|19    |    b2v_latch_bc2_hi |reg_latch_3   |    16|
|20    |    b2v_latch_bc2_lo |reg_latch_4   |    16|
|21    |    b2v_latch_bc_hi  |reg_latch_5   |     8|
|22    |    b2v_latch_bc_lo  |reg_latch_6   |     8|
|23    |    b2v_latch_de2_hi |reg_latch_7   |     8|
|24    |    b2v_latch_de2_lo |reg_latch_8   |     8|
|25    |    b2v_latch_de_hi  |reg_latch_9   |    16|
|26    |    b2v_latch_de_lo  |reg_latch_10  |    16|
|27    |    b2v_latch_hl2_hi |reg_latch_11  |     8|
|28    |    b2v_latch_hl2_lo |reg_latch_12  |     8|
|29    |    b2v_latch_hl_hi  |reg_latch_13  |     8|
|30    |    b2v_latch_hl_lo  |reg_latch_14  |     8|
|31    |    b2v_latch_ir_hi  |reg_latch_15  |    16|
|32    |    b2v_latch_ir_lo  |reg_latch_16  |    16|
|33    |    b2v_latch_ix_hi  |reg_latch_17  |    16|
|34    |    b2v_latch_ix_lo  |reg_latch_18  |    16|
|35    |    b2v_latch_iy_hi  |reg_latch_19  |     8|
|36    |    b2v_latch_iy_lo  |reg_latch_20  |     8|
|37    |    b2v_latch_pc_hi  |reg_latch_21  |     8|
|38    |    b2v_latch_pc_lo  |reg_latch_22  |    26|
|39    |    b2v_latch_sp_hi  |reg_latch_23  |     8|
|40    |    b2v_latch_sp_lo  |reg_latch_24  |     8|
|41    |    b2v_latch_wz_hi  |reg_latch_25  |    32|
|42    |    b2v_latch_wz_lo  |reg_latch_26  |    31|
|43    |  resets_            |resets        |    29|
|44    |  sequencer_         |sequencer     |  1082|
+------+---------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:04:23 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16118 ; free virtual = 382130
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:04:23 . Memory (MB): peak = 2021.062 ; gain = 659.523 ; free physical = 16116 ; free virtual = 382128
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:04:23 . Memory (MB): peak = 2021.066 ; gain = 659.523 ; free physical = 16115 ; free virtual = 382126
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:04:28 . Memory (MB): peak = 2077.090 ; gain = 756.965 ; free physical = 16101 ; free virtual = 382113
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/a-z80/project_1/project_1.runs/synth_1/z80_top_direct_n.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file z80_top_direct_n_utilization_synth.rpt -pb z80_top_direct_n_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2101.105 ; gain = 0.000 ; free physical = 16099 ; free virtual = 382111
INFO: [Common 17-206] Exiting Vivado at Mon Mar  7 11:30:15 2022...
