
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126536                       # Number of seconds simulated
sim_ticks                                126536107803                       # Number of ticks simulated
final_tick                               1268171443434                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92046                       # Simulator instruction rate (inst/s)
host_op_rate                                   118500                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3338227                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912468                       # Number of bytes of host memory used
host_seconds                                 37905.18                       # Real time elapsed on the host
sim_insts                                  3489029081                       # Number of instructions simulated
sim_ops                                    4491766288                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       561152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       546304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2884480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1056512                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1056512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4384                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4268                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22535                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8254                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8254                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13995057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4434718                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4317376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22795707                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15174                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19220                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              48555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8349490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8349490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8349490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13995057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4434718                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4317376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               31145197                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151904092                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22318227                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19558823                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741599                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11038019                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10773555                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553499                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54375                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117677264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124044306                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22318227                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12327054                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25240764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5702141                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2102534                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13412064                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148970922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123730158     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270898      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327419      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947339      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567862      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3861524      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844790      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          664507      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10756425      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148970922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146923                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816596                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116746825                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3225109                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25028311                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25490                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3945179                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399816                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5183                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140028213                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3945179                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117217854                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1585743                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       795907                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24571054                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       855178                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139040379                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89924                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       518476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184650350                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630879787                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630879787                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35754139                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19858                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2701232                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23147856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83435                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001695                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137423718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129075936                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103901                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22873064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49098185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148970922                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866451                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95243104     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21888153     14.69%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10984546      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7201971      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7512560      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3881208      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1741714      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435114      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82552      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148970922                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322518     59.58%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138146     25.52%     85.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80642     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101904922     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081904      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21618527     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460662      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129075936                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849720                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541306                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004194                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407767997                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160316945                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126153206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129617242                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       243706                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4217785                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139618                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3945179                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1083364                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51839                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137443577                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23147856                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492973                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1039400                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877218                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127689643                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21284467                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386289                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25744930                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19665295                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460463                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840594                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126266522                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126153206                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72865356                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173058088                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830479                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421046                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23832928                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746364                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145025743                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102817807     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387958     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11835103      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648543      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3016594      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068264      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454878      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901936      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894660      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145025743                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894660                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280575600                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278834321                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2933170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.519041                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.519041                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658310                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658310                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590679455                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165740102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146822338                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151904092                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25525226                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20913499                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2169630                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10379351                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10083914                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2612886                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99370                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    113304917                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137056253                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25525226                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12696800                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29691149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6500928                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4047604                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13257474                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1696861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    151356271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121665122     80.38%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2396663      1.58%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4066386      2.69%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2362625      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1851898      1.22%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1634189      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1001344      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2504414      1.65%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13873630      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    151356271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168035                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902255                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112583068                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5321222                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29060984                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        78806                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4312179                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4180108                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165210608                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4312179                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113157502                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         651929                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3686725                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28546734                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1001191                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164081448                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        102173                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       577870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    231598681                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    763342149                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    763342149                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185308635                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46290046                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36824                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18437                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2910689                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15274235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7791143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        81669                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1815480                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158693243                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36823                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148917651                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        96284                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23713064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     52689404                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    151356271                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983888                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546040                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90592411     59.85%     59.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23296285     15.39%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12605769      8.33%     83.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9319743      6.16%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9081134      6.00%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3368066      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2556723      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       343725      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       192415      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    151356271                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         133173     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        177910     37.48%     65.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163610     34.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125675705     84.39%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2020776      1.36%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18387      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13440107      9.03%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7762676      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148917651                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.980340                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             474698                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003188                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    449762555                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182443506                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145740923                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149392349                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       304880                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3217416                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          382                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129964                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4312179                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         435699                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58503                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158730066                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       826501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15274235                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7791143                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18437                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47354                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          382                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1246872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2401829                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146600354                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13101865                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2317297                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20864209                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20737506                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7762344                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.965085                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145741038                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145740923                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86178479                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        238683870                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.959427                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361057                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107770017                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132838355                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25892025                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36772                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2187645                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    147044092                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.903391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713133                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     93335793     63.47%     63.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25880470     17.60%     81.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10121041      6.88%     87.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5326985      3.62%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4529224      3.08%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2180931      1.48%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1028042      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1587803      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3053803      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    147044092                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107770017                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132838355                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19717998                       # Number of memory references committed
system.switch_cpus1.commit.loads             12056819                       # Number of loads committed
system.switch_cpus1.commit.membars              18386                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19267282                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119589298                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2745072                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3053803                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           302720669                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          321774776                       # The number of ROB writes
system.switch_cpus1.timesIdled                  25396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 547821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107770017                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132838355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107770017                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.409521                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.409521                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709461                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709461                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       659277650                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203441211                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154242627                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36772                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151904092                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25480415                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20663848                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2173873                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10161123                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9779241                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2736802                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       100245                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    111170329                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139422471                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25480415                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12516043                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30665314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7095421                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2824130                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12987175                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1704462                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149553582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118888268     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2151514      1.44%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3952450      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3580019      2.39%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2299079      1.54%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1854971      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1080838      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1131605      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14614838      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149553582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167740                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.917832                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       110041163                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4304600                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30268988                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51319                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4887511                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4404954                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6283                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168607819                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49770                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4887511                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110933760                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1164038                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1876182                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29407251                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1284838                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166737607                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        244481                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       554190                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235850361                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    776464605                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    776464605                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186630296                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49220056                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36751                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18376                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4613265                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15790759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7842665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        90160                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1761584                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163597338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151951962                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       169529                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28771602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63342564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    149553582                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016037                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560826                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85906657     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26189751     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13769553      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7973967      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8810896      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3267157      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2903479      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       556015      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176107      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149553582                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         606907     68.85%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        124781     14.16%     83.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149762     16.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127953970     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2150602      1.42%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18375      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14024614      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7804401      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151951962                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000315                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             881450                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005801                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    454508485                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    192405918                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148629811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152833412                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       294959                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3624477                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       135590                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4887511                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         751274                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       115756                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163634091                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15790759                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7842665                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18376                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1217347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2424326                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149463712                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13471641                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2488250                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21275640                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21265045                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7803999                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983935                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148765900                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148629811                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86716750                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243576186                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978445                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356015                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108693385                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133833354                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29801145                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2195157                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144666071                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.925119                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694931                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89614818     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25503152     17.63%     79.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12665821      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4309994      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5308694      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1858431      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1307685      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1084271      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3013205      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144666071                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108693385                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133833354                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19873357                       # Number of memory references committed
system.switch_cpus2.commit.loads             12166282                       # Number of loads committed
system.switch_cpus2.commit.membars              18376                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19317592                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120573390                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2760359                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3013205                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305287365                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          332156724                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46032                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2350510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108693385                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133833354                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108693385                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397547                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397547                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715540                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715540                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       673007885                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208036428                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      157193602                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36752                       # number of misc regfile writes
system.l20.replacements                         13850                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215011                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24090                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.925322                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.149977                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.037775                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5364.848574                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4669.963674                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000785                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523911                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456051                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35709                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35709                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9379                       # number of Writeback hits
system.l20.Writeback_hits::total                 9379                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35709                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35709                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35709                       # number of overall hits
system.l20.overall_hits::total                  35709                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13835                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13850                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13835                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13850                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13835                       # number of overall misses
system.l20.overall_misses::total                13850                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4422340                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3996702221                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4001124561                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4422340                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3996702221                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4001124561                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4422340                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3996702221                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4001124561                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49544                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49559                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9379                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9379                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49544                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49559                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49544                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49559                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279247                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279465                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279247                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279465                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279247                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279465                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 294822.666667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288883.427611                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288889.860000                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 294822.666667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288883.427611                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288889.860000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 294822.666667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288883.427611                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288889.860000                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2215                       # number of writebacks
system.l20.writebacks::total                     2215                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13835                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13850                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13835                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13850                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13835                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13850                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3491662                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3139763917                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3143255579                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3491662                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3139763917                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3143255579                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3491662                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3139763917                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3143255579                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279247                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279465                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279247                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279465                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279247                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279465                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 232777.466667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226943.542971                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226949.861300                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 232777.466667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226943.542971                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226949.861300                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 232777.466667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226943.542971                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226949.861300                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4403                       # number of replacements
system.l21.tagsinuse                     10239.900498                       # Cycle average of tags in use
system.l21.total_refs                          345964                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14643                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.626579                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          465.603587                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.906540                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1974.281191                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    2                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7782.109179                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.045469                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001553                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.192801                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000195                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.759972                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999990                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31341                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31341                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l21.Writeback_hits::total                10353                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31341                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31341                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31341                       # number of overall hits
system.l21.overall_hits::total                  31341                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4365                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4384                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4384                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4403                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4384                       # number of overall misses
system.l21.overall_misses::total                 4403                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5707652                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1288426780                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1294134432                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      5438787                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      5438787                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5707652                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1293865567                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1299573219                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5707652                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1293865567                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1299573219                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35706                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35725                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35725                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35744                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35725                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35744                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.122248                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122715                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.122715                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.123182                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.122715                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.123182                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 300402.736842                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 295172.229095                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 295194.897810                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 286251.947368                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 286251.947368                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 300402.736842                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 295133.569115                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 295156.306836                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 300402.736842                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 295133.569115                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 295156.306836                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2885                       # number of writebacks
system.l21.writebacks::total                     2885                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4365                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4384                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4384                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4403                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4384                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4403                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4531457                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1018073630                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1022605087                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      4264301                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      4264301                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4531457                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1022337931                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1026869388                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4531457                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1022337931                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1026869388                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.122248                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122715                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.122715                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.123182                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.122715                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.123182                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 238497.736842                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 233235.654066                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 233258.459626                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 224436.894737                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 224436.894737                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 238497.736842                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 233197.520757                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 233220.392460                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 238497.736842                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 233197.520757                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 233220.392460                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4282                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          428608                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16570                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.866506                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          471.474541                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.522666                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2057.275033                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9745.727760                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.038369                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001100                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.167421                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.793109                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37984                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37984                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11433                       # number of Writeback hits
system.l22.Writeback_hits::total                11433                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37984                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37984                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37984                       # number of overall hits
system.l22.overall_hits::total                  37984                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4268                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4282                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4268                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4282                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4268                       # number of overall misses
system.l22.overall_misses::total                 4282                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3801448                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1258095737                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1261897185                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3801448                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1258095737                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1261897185                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3801448                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1258095737                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1261897185                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42252                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42266                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11433                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11433                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42252                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42266                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42252                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42266                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101013                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101311                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101013                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101311                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101013                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101311                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       271532                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 294774.071462                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 294698.081504                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       271532                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 294774.071462                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 294698.081504                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       271532                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 294774.071462                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 294698.081504                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3154                       # number of writebacks
system.l22.writebacks::total                     3154                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4268                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4282                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4268                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4282                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4268                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4282                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    993763521                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    996698959                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    993763521                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    996698959                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    993763521                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    996698959                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101013                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101311                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101013                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101311                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101013                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101311                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232840.562559                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 232764.819944                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 232840.562559                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 232764.819944                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 232840.562559                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 232764.819944                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.636811                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013444160                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1869823.173432                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.636811                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023456                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13412046                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13412046                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13412046                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13412046                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13412046                       # number of overall hits
system.cpu0.icache.overall_hits::total       13412046                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5472923                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5472923                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5472923                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5472923                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5472923                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5472923                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13412064                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13412064                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13412064                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13412064                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13412064                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13412064                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 304051.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 304051.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 304051.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 304051.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 304051.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 304051.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4546840                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4546840                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4546840                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4546840                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4546840                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4546840                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 303122.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 303122.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 303122.666667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 303122.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 303122.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 303122.666667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49544                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245035351                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49800                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4920.388574                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.384076                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.615924                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825719                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174281                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19252587                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19252587                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23586079                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23586079                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23586079                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23586079                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184885                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184885                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184885                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184885                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184885                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184885                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29345051614                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29345051614                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29345051614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29345051614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29345051614                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29345051614                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19437472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19437472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23770964                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23770964                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23770964                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23770964                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009512                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009512                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007778                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007778                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007778                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007778                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158720.564751                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158720.564751                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158720.564751                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158720.564751                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158720.564751                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158720.564751                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9379                       # number of writebacks
system.cpu0.dcache.writebacks::total             9379                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135341                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135341                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135341                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135341                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49544                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49544                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49544                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49544                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6437490681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6437490681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6437490681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6437490681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6437490681                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6437490681                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129934.819171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129934.819171                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129934.819171                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129934.819171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129934.819171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129934.819171                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.067037                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1101198741                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2368169.335484                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.067037                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027351                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742095                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13257454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13257454                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13257454                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13257454                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13257454                       # number of overall hits
system.cpu1.icache.overall_hits::total       13257454                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6311568                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6311568                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6311568                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6311568                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6311568                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6311568                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13257474                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13257474                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13257474                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13257474                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13257474                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13257474                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 315578.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 315578.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 315578.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 315578.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 315578.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 315578.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5865352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5865352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5865352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5865352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5865352                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5865352                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 308702.736842                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 308702.736842                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 308702.736842                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 308702.736842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 308702.736842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 308702.736842                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35725                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177023085                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35981                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4919.904533                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.178035                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.821965                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903039                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096961                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9776640                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9776640                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7623980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7623980                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18410                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18410                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18386                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18386                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17400620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17400620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17400620                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17400620                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        91459                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        91459                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          156                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          156                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        91615                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         91615                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        91615                       # number of overall misses
system.cpu1.dcache.overall_misses::total        91615                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9222206833                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9222206833                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     47064864                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     47064864                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9269271697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9269271697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9269271697                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9269271697                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9868099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9868099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7624136                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7624136                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18386                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18386                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17492235                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17492235                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17492235                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17492235                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009268                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009268                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005237                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005237                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005237                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005237                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100834.328311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100834.328311                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 301697.846154                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 301697.846154                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 101176.354276                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101176.354276                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 101176.354276                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101176.354276                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       464434                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       464434                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu1.dcache.writebacks::total            10353                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55753                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55753                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          137                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55890                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55890                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35706                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35706                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35725                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35725                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35725                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35725                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3369166997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3369166997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5599789                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5599789                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3374766786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3374766786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3374766786                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3374766786                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002042                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002042                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002042                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002042                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94358.567104                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94358.567104                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 294725.736842                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 294725.736842                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94465.130469                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94465.130469                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94465.130469                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94465.130469                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996757                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097626844                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370684.328294                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996757                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12987160                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12987160                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12987160                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12987160                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12987160                       # number of overall hits
system.cpu2.icache.overall_hits::total       12987160                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4452018                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4452018                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4452018                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4452018                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4452018                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4452018                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12987175                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12987175                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12987175                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12987175                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12987175                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12987175                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 296801.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 296801.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 296801.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3917648                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3917648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3917648                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       279832                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       279832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       279832                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42252                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182396300                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42508                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4290.869954                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.658400                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.341600                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908822                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091178                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10132200                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10132200                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7670906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7670906                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18376                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18376                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18376                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18376                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17803106                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17803106                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17803106                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17803106                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       128102                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       128102                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       128102                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        128102                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       128102                       # number of overall misses
system.cpu2.dcache.overall_misses::total       128102                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14830672160                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14830672160                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14830672160                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14830672160                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14830672160                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14830672160                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10260302                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10260302                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7670906                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7670906                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17931208                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17931208                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17931208                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17931208                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012485                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012485                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007144                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007144                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007144                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007144                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115772.370143                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115772.370143                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115772.370143                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115772.370143                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115772.370143                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115772.370143                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11433                       # number of writebacks
system.cpu2.dcache.writebacks::total            11433                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85850                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85850                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85850                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85850                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85850                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85850                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42252                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42252                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42252                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42252                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42252                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42252                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3765004081                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3765004081                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3765004081                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3765004081                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3765004081                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3765004081                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89108.304483                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89108.304483                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89108.304483                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89108.304483                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89108.304483                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89108.304483                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
