{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 18:46:29 2021 " "Info: Processing started: Mon May 10 18:46:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scan_led3 -c scan_led3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off scan_led3 -c scan_led3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Info: Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "D:/实验/数字系统实验/scan_led3/counter4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_3 " "Info: Found entity 1: decoder2_3" {  } { { "decoder2_3.bdf" "" { Schematic "D:/实验/数字系统实验/scan_led3/decoder2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_3_1-rtl " "Info: Found design unit 1: mux4_3_1-rtl" {  } { { "mux4_3_1.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_3_1 " "Info: Found entity 1: mux4_3_1" {  } { { "mux4_3_1.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/mux4_3_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_led3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file scan_led3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 scan_led3 " "Info: Found entity 1: scan_led3" {  } { { "scan_led3.bdf" "" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/实验/scan_led3/Vhdl1.vhd " "Warning: Can't analyze file -- file D:/实验/scan_led3/Vhdl1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "scan_led3 " "Info: Elaborating entity \"scan_led3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "n7449.vhd 2 1 " "Warning: Using design file n7449.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n7449-lpf " "Info: Found design unit 1: n7449-lpf" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/n7449.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 n7449 " "Info: Found entity 1: n7449" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/n7449.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n7449 n7449:inst5 " "Info: Elaborating entity \"n7449\" for hierarchy \"n7449:inst5\"" {  } { { "scan_led3.bdf" "inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[0\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[1\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[2\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[3\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[4\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[5\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[6\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/scan_led3/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_3_1 mux4_3_1:inst1 " "Info: Elaborating entity \"mux4_3_1\" for hierarchy \"mux4_3_1:inst1\"" {  } { { "scan_led3.bdf" "inst1" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 128 272 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:inst " "Info: Elaborating entity \"counter4\" for hierarchy \"counter4:inst\"" {  } { { "scan_led3.bdf" "inst" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 56 160 256 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter4:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"counter4:inst\|74161:inst\"" {  } { { "counter4.bdf" "inst" { Schematic "D:/实验/数字系统实验/scan_led3/counter4.bdf" { { 56 200 320 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter4:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"counter4:inst\|74161:inst\"" {  } { { "counter4.bdf" "" { Schematic "D:/实验/数字系统实验/scan_led3/counter4.bdf" { { 56 200 320 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 counter4:inst\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"counter4:inst\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter4:inst\|74161:inst\|f74161:sub counter4:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"counter4:inst\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"counter4:inst\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "counter4.bdf" "" { Schematic "D:/实验/数字系统实验/scan_led3/counter4.bdf" { { 56 200 320 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_3 decoder2_3:inst2 " "Info: Elaborating entity \"decoder2_3\" for hierarchy \"decoder2_3:inst2\"" {  } { { "scan_led3.bdf" "inst2" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 56 336 496 152 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 decoder2_3:inst2\|74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"decoder2_3:inst2\|74139:inst\"" {  } { { "decoder2_3.bdf" "inst" { Schematic "D:/实验/数字系统实验/scan_led3/decoder2_3.bdf" { { 104 296 416 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder2_3:inst2\|74139:inst " "Info: Elaborated megafunction instantiation \"decoder2_3:inst2\|74139:inst\"" {  } { { "decoder2_3.bdf" "" { Schematic "D:/实验/数字系统实验/scan_led3/decoder2_3.bdf" { { 104 296 416 264 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "n7449:inst5 dout\[0\] Input Output " "Error: Port direction mismatch for entity \"n7449:inst5\" at port \"dout\[0\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "scan_led3.bdf" "n7449:inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "n7449:inst5 dout\[1\] Input Output " "Error: Port direction mismatch for entity \"n7449:inst5\" at port \"dout\[1\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "scan_led3.bdf" "n7449:inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "n7449:inst5 dout\[2\] Input Output " "Error: Port direction mismatch for entity \"n7449:inst5\" at port \"dout\[2\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "scan_led3.bdf" "n7449:inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "n7449:inst5 dout\[3\] Input Output " "Error: Port direction mismatch for entity \"n7449:inst5\" at port \"dout\[3\]\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "scan_led3.bdf" "n7449:inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cout\[0\] inst5 " "Error: Port \"cout\[0\]\" does not exist in macrofunction \"inst5\"" {  } { { "scan_led3.bdf" "inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cout\[1\] inst5 " "Error: Port \"cout\[1\]\" does not exist in macrofunction \"inst5\"" {  } { { "scan_led3.bdf" "inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cout\[2\] inst5 " "Error: Port \"cout\[2\]\" does not exist in macrofunction \"inst5\"" {  } { { "scan_led3.bdf" "inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cout\[3\] inst5 " "Error: Port \"cout\[3\]\" does not exist in macrofunction \"inst5\"" {  } { { "scan_led3.bdf" "inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cout\[4\] inst5 " "Error: Port \"cout\[4\]\" does not exist in macrofunction \"inst5\"" {  } { { "scan_led3.bdf" "inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cout\[5\] inst5 " "Error: Port \"cout\[5\]\" does not exist in macrofunction \"inst5\"" {  } { { "scan_led3.bdf" "inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cout\[6\] inst5 " "Error: Port \"cout\[6\]\" does not exist in macrofunction \"inst5\"" {  } { { "scan_led3.bdf" "inst5" { Schematic "D:/实验/数字系统实验/scan_led3/scan_led3.bdf" { { 248 304 456 344 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 11 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 10 18:46:31 2021 " "Error: Processing ended: Mon May 10 18:46:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 13 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
