Running: /opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/m1/hembert/AEO/CTP/mainCompteur_isim_beh.exe -prj /home/m1/hembert/AEO/CTP/mainCompteur_beh.prj work.mainCompteur 
ISim M.81d (signature 0x9ca8bed6)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/m1/hembert/AEO/CTP/x7seg.vhd" into library work
Parsing VHDL file "/home/m1/hembert/AEO/CTP/Question1.vhd" into library work
Parsing VHDL file "/home/m1/hembert/AEO/CTP/increment.vhd" into library work
Parsing VHDL file "/home/m1/hembert/AEO/CTP/compteur.vhd" into library work
Parsing VHDL file "/home/m1/hembert/AEO/CTP/mainCompteur.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 74180 KB
Fuse CPU Usage: 60 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling architecture behavioral of entity x7seg [x7seg_default]
Compiling architecture behavioral of entity fsm [fsm_default]
Compiling architecture behavioral of entity compteur [compteur_default]
Compiling architecture behavioral of entity increment [increment_default]
Compiling architecture behavioral of entity maincompteur
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable /home/m1/hembert/AEO/CTP/mainCompteur_isim_beh.exe
Fuse Memory Usage: 635348 KB
Fuse CPU Usage: 80 ms
GCC CPU Usage: 170 ms
