--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 201130350 paths analyzed, 4176 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.979ns.
--------------------------------------------------------------------------------
Slack:                  1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.877ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.877ns (2.960ns logic, 15.917ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.834ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.834ns (2.986ns logic, 15.848ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_12 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.821ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_12 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.DMUX     Tshcko                0.518   M_index_counter_q[11]
                                                       M_index_counter_q_12
    SLICE_X2Y20.B2       net (fanout=2)        1.123   M_index_counter_q[12]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.821ns (3.048ns logic, 15.773ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_10 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.806ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.601 - 0.667)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_10 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BMUX     Tshcko                0.576   M_index_counter_q[2]
                                                       M_index_counter_q_10
    SLICE_X2Y20.D2       net (fanout=2)        0.813   M_index_counter_q[10]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.806ns (3.106ns logic, 15.700ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_12 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.778ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_12 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.DMUX     Tshcko                0.518   M_index_counter_q[11]
                                                       M_index_counter_q_12
    SLICE_X2Y20.B2       net (fanout=2)        1.123   M_index_counter_q[12]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.778ns (3.074ns logic, 15.704ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_10 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.763ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.601 - 0.667)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_10 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BMUX     Tshcko                0.576   M_index_counter_q[2]
                                                       M_index_counter_q_10
    SLICE_X2Y20.D2       net (fanout=2)        0.813   M_index_counter_q[10]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.763ns (3.132ns logic, 15.631ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg30_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.726ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (0.589 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg30_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X18Y24.AX      net (fanout=15)       0.816   M_wdsel_wdsel_out[0]
    SLICE_X18Y24.CLK     Tdick                 0.114   regfile/M_reg30_q[4]
                                                       regfile/M_reg30_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.726ns (2.989ns logic, 15.737ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg20_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.696ns (Levels of Logic = 9)
  Clock Path Skew:      -0.080ns (0.588 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg20_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X12Y23.AX      net (fanout=15)       0.815   M_wdsel_wdsel_out[0]
    SLICE_X12Y23.CLK     Tdick                 0.085   regfile/M_reg20_q[3]
                                                       regfile/M_reg20_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.696ns (2.960ns logic, 15.736ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  1.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_8 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.697ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_8 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.CQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_8
    SLICE_X2Y20.B3       net (fanout=2)        1.087   M_index_counter_q[8]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.697ns (2.960ns logic, 15.737ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg30_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.683ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (0.589 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg30_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X18Y24.AX      net (fanout=15)       0.816   M_wdsel_wdsel_out[0]
    SLICE_X18Y24.CLK     Tdick                 0.114   regfile/M_reg30_q[4]
                                                       regfile/M_reg30_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.683ns (3.015ns logic, 15.668ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_15 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.693ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.601 - 0.667)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_15 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.CMUX     Tshcko                0.576   M_index_counter_q[2]
                                                       M_index_counter_q_15
    SLICE_X2Y20.D4       net (fanout=2)        0.700   M_index_counter_q[15]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.693ns (3.106ns logic, 15.587ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_12 (FF)
  Destination:          regfile/M_reg30_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.670ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (0.589 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_12 to regfile/M_reg30_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.DMUX     Tshcko                0.518   M_index_counter_q[11]
                                                       M_index_counter_q_12
    SLICE_X2Y20.B2       net (fanout=2)        1.123   M_index_counter_q[12]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X18Y24.AX      net (fanout=15)       0.816   M_wdsel_wdsel_out[0]
    SLICE_X18Y24.CLK     Tdick                 0.114   regfile/M_reg30_q[4]
                                                       regfile/M_reg30_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.670ns (3.077ns logic, 15.593ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_10 (FF)
  Destination:          regfile/M_reg30_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.655ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.589 - 0.667)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_10 to regfile/M_reg30_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BMUX     Tshcko                0.576   M_index_counter_q[2]
                                                       M_index_counter_q_10
    SLICE_X2Y20.D2       net (fanout=2)        0.813   M_index_counter_q[10]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X18Y24.AX      net (fanout=15)       0.816   M_wdsel_wdsel_out[0]
    SLICE_X18Y24.CLK     Tdick                 0.114   regfile/M_reg30_q[4]
                                                       regfile/M_reg30_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.655ns (3.135ns logic, 15.520ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg20_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.653ns (Levels of Logic = 9)
  Clock Path Skew:      -0.080ns (0.588 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg20_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X12Y23.AX      net (fanout=15)       0.815   M_wdsel_wdsel_out[0]
    SLICE_X12Y23.CLK     Tdick                 0.085   regfile/M_reg20_q[3]
                                                       regfile/M_reg20_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.653ns (2.986ns logic, 15.667ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_8 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.654ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_8 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.CQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_8
    SLICE_X2Y20.B3       net (fanout=2)        1.087   M_index_counter_q[8]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.654ns (2.986ns logic, 15.668ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  1.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_12 (FF)
  Destination:          regfile/M_reg20_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.640ns (Levels of Logic = 9)
  Clock Path Skew:      -0.080ns (0.588 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_12 to regfile/M_reg20_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.DMUX     Tshcko                0.518   M_index_counter_q[11]
                                                       M_index_counter_q_12
    SLICE_X2Y20.B2       net (fanout=2)        1.123   M_index_counter_q[12]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X12Y23.AX      net (fanout=15)       0.815   M_wdsel_wdsel_out[0]
    SLICE_X12Y23.CLK     Tdick                 0.085   regfile/M_reg20_q[3]
                                                       regfile/M_reg20_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.640ns (3.048ns logic, 15.592ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_15 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.650ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.601 - 0.667)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_15 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.CMUX     Tshcko                0.576   M_index_counter_q[2]
                                                       M_index_counter_q_15
    SLICE_X2Y20.D4       net (fanout=2)        0.700   M_index_counter_q[15]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.650ns (3.132ns logic, 15.518ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  1.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_4 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.649ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_4 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.AQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_4
    SLICE_X2Y20.B1       net (fanout=2)        1.039   M_index_counter_q[4]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.649ns (2.960ns logic, 15.689ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.643ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.A6      net (fanout=14)       1.433   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topab                 0.456   M_regfile_radata[0]
                                                       regfile/mux_4
                                                       regfile/mux_3_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.643ns (2.961ns logic, 15.682ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg21_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.633ns (Levels of Logic = 9)
  Clock Path Skew:      -0.075ns (0.593 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg21_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X12Y26.AX      net (fanout=15)       0.752   M_wdsel_wdsel_out[0]
    SLICE_X12Y26.CLK     Tdick                 0.085   regfile/M_reg21_q[3]
                                                       regfile/M_reg21_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.633ns (2.960ns logic, 15.673ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_12 (FF)
  Destination:          regfile/M_reg30_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.627ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (0.589 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_12 to regfile/M_reg30_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.DMUX     Tshcko                0.518   M_index_counter_q[11]
                                                       M_index_counter_q_12
    SLICE_X2Y20.B2       net (fanout=2)        1.123   M_index_counter_q[12]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X18Y24.AX      net (fanout=15)       0.816   M_wdsel_wdsel_out[0]
    SLICE_X18Y24.CLK     Tdick                 0.114   regfile/M_reg30_q[4]
                                                       regfile/M_reg30_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.627ns (3.103ns logic, 15.524ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg13_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.626ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.590 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg13_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X13Y25.AX      net (fanout=15)       0.716   M_wdsel_wdsel_out[0]
    SLICE_X13Y25.CLK     Tdick                 0.114   regfile/M_reg13_q[3]
                                                       regfile/M_reg13_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.626ns (2.989ns logic, 15.637ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_10 (FF)
  Destination:          regfile/M_reg20_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.625ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (0.588 - 0.667)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_10 to regfile/M_reg20_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BMUX     Tshcko                0.576   M_index_counter_q[2]
                                                       M_index_counter_q_10
    SLICE_X2Y20.D2       net (fanout=2)        0.813   M_index_counter_q[10]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X12Y23.AX      net (fanout=15)       0.815   M_wdsel_wdsel_out[0]
    SLICE_X12Y23.CLK     Tdick                 0.085   regfile/M_reg20_q[3]
                                                       regfile/M_reg20_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.625ns (3.106ns logic, 15.519ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.631ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.B6      net (fanout=14)       1.433   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topbb                 0.444   M_regfile_radata[0]
                                                       regfile/mux_5
                                                       regfile/mux_3_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.631ns (2.949ns logic, 15.682ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_10 (FF)
  Destination:          regfile/M_reg30_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.612ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.589 - 0.667)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_10 to regfile/M_reg30_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BMUX     Tshcko                0.576   M_index_counter_q[2]
                                                       M_index_counter_q_10
    SLICE_X2Y20.D2       net (fanout=2)        0.813   M_index_counter_q[10]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X18Y24.AX      net (fanout=15)       0.816   M_wdsel_wdsel_out[0]
    SLICE_X18Y24.CLK     Tdick                 0.114   regfile/M_reg30_q[4]
                                                       regfile/M_reg30_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.612ns (3.161ns logic, 15.451ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_7 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.614ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_7 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BMUX     Tshcko                0.518   M_index_counter_q[11]
                                                       M_index_counter_q_7
    SLICE_X2Y20.D5       net (fanout=2)        0.679   M_index_counter_q[7]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.614ns (3.048ns logic, 15.566ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_12 (FF)
  Destination:          regfile/M_reg20_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.597ns (Levels of Logic = 9)
  Clock Path Skew:      -0.080ns (0.588 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_12 to regfile/M_reg20_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.DMUX     Tshcko                0.518   M_index_counter_q[11]
                                                       M_index_counter_q_12
    SLICE_X2Y20.B2       net (fanout=2)        1.123   M_index_counter_q[12]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X12Y23.AX      net (fanout=15)       0.815   M_wdsel_wdsel_out[0]
    SLICE_X12Y23.CLK     Tdick                 0.085   regfile/M_reg20_q[3]
                                                       regfile/M_reg20_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.597ns (3.074ns logic, 15.523ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  1.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_4 (FF)
  Destination:          regfile/M_reg23_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.606ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_4 to regfile/M_reg23_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.AQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_4
    SLICE_X2Y20.B1       net (fanout=2)        1.039   M_index_counter_q[4]
    SLICE_X2Y20.B        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o12
    SLICE_X9Y34.C5       net (fanout=9)        2.580   GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.D4      net (fanout=14)       1.599   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topdb                 0.481   M_regfile_radata[0]
                                                       regfile/mux_6
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X8Y33.B1       net (fanout=3)        1.665   M_regfile_radata[0]
    SLICE_X8Y33.B        Tilo                  0.254   regfile/M_reg31_q[12]
                                                       Mmux_M_alu_a16111
    SLICE_X15Y27.D2      net (fanout=13)       2.182   M_alu_a[0]
    SLICE_X15Y27.D       Tilo                  0.259   M_regfile_rbdata[7]
                                                       alu/Mmux_out31
    SLICE_X11Y30.C3      net (fanout=1)        1.096   alu/Mmux_out3
    SLICE_X11Y30.C       Tilo                  0.259   alu/Sh151
                                                       alu/Mmux_out32
    SLICE_X14Y25.A3      net (fanout=3)        1.785   Mmux_out32
    SLICE_X14Y25.A       Tilo                  0.235   M_regfile_rbdata[3]
                                                       wdsel/Mmux_wdsel_out161
    SLICE_X16Y29.AX      net (fanout=15)       0.996   M_wdsel_wdsel_out[0]
    SLICE_X16Y29.CLK     Tdick                 0.085   regfile/M_reg23_q[3]
                                                       regfile/M_reg23_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.606ns (2.986ns logic, 15.620ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnDeb13/M_bd_q (FF)
  Destination:          regfile/M_reg02_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.580ns (Levels of Logic = 10)
  Clock Path Skew:      -0.087ns (0.622 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnDeb13/M_bd_q to regfile/M_reg02_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.DQ      Tcko                  0.476   M_bd_q_7
                                                       btnDeb13/M_bd_q
    SLICE_X11Y54.A3      net (fanout=2)        0.584   M_bd_q_7
    SLICE_X11Y54.A       Tilo                  0.259   ledr2c1B_OBUF
                                                       btn_cond13/out4_SW0
    SLICE_X14Y56.A2      net (fanout=1)        1.368   N265
    SLICE_X14Y56.A       Tilo                  0.235   out1_7
                                                       M_btnDeb13_btn_out1
    SLICE_X14Y48.D4      net (fanout=8)        0.997   M_btnDeb13_btn_out
    SLICE_X14Y48.D       Tilo                  0.235   N193
                                                       _n18091_SW1
    SLICE_X9Y39.D1       net (fanout=1)        1.839   N193
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q_M_temp_reg_d<3>15
                                                       M_state_q_M_temp_reg_d<3>15
    SLICE_X11Y30.A3      net (fanout=2)        1.154   M_state_q_M_temp_reg_d<3>15
    SLICE_X11Y30.A       Tilo                  0.259   alu/Sh151
                                                       M_state_q_M_reg_addresses_out_a<3>1
    SLICE_X10Y30.BX      net (fanout=20)       1.551   M_control_unit_ra_out[3]
    SLICE_X10Y30.BMUX    Tbxb                  0.161   M_control_unit_bomb_signal
                                                       regfile/mux8_2_f8
    SLICE_X9Y36.D5       net (fanout=57)       2.242   M_control_unit_bomb_signal
    SLICE_X9Y36.D        Tilo                  0.259   regfile/M_reg11_q[11]
                                                       Mmux_M_alu_a5111
    SLICE_X16Y29.D1      net (fanout=11)       1.741   M_alu_a[11]
    SLICE_X16Y29.D       Tilo                  0.254   regfile/M_reg23_q[3]
                                                       alu/Sh411
    SLICE_X11Y38.B6      net (fanout=15)       1.715   alu/Sh41
    SLICE_X11Y38.B       Tilo                  0.259   M_score_display_q[9]
                                                       alu/Mmux_out331
    SLICE_X11Y33.B5      net (fanout=4)        0.869   Mmux_out33
    SLICE_X11Y33.B       Tilo                  0.259   M_regfile_rbdata[11]
                                                       wdsel/Mmux_wdsel_out71
    SLICE_X11Y37.BX      net (fanout=15)       1.491   M_wdsel_wdsel_out[9]
    SLICE_X11Y37.CLK     Tdick                 0.114   regfile/M_reg02_q[11]
                                                       regfile/M_reg02_q_9
    -------------------------------------------------  ---------------------------
    Total                                     18.580ns (3.029ns logic, 15.551ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_index_counter_q_6 (FF)
  Destination:          M_temp_reg2_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.588ns (Levels of Logic = 11)
  Clock Path Skew:      -0.078ns (0.590 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_index_counter_q_6 to M_temp_reg2_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.430   M_index_counter_q[11]
                                                       M_index_counter_q_6
    SLICE_X2Y20.D1       net (fanout=2)        1.030   M_index_counter_q[6]
    SLICE_X2Y20.D        Tilo                  0.235   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
                                                       GND_1_o_M_index_counter_q[15]_LessThan_93_o11
    SLICE_X9Y34.C2       net (fanout=9)        2.817   GND_1_o_M_index_counter_q[15]_LessThan_93_o1
    SLICE_X9Y34.C        Tilo                  0.259   regfile/M_reg23_q[11]
                                                       M_state_q_M_reg_addresses_out_a<0>1
    SLICE_X14Y37.B5      net (fanout=2)        1.042   M_state_q_M_reg_addresses_out_a[0]
    SLICE_X14Y37.B       Tilo                  0.235   out_12
                                                       M_state_q_M_reg_addresses_out_a<0>4_SW1
    SLICE_X8Y34.A3       net (fanout=3)        1.636   N144
    SLICE_X8Y34.A        Tilo                  0.254   M_state_q_M_reg_addresses_out_a<0>51
                                                       M_state_q_M_reg_addresses_out_a<0>5_2
    SLICE_X12Y24.C3      net (fanout=14)       1.668   M_state_q_M_reg_addresses_out_a<0>51
    SLICE_X12Y24.BMUX    Topcb                 0.455   M_regfile_radata[0]
                                                       regfile/mux_51
                                                       regfile/mux_4_f7
                                                       regfile/mux_2_f8
    SLICE_X13Y26.B2      net (fanout=3)        0.791   M_regfile_radata[0]
    SLICE_X13Y26.B       Tilo                  0.259   Mmux_M_alu_a16111
                                                       Mmux_M_alu_a16111_1
    SLICE_X14Y26.AX      net (fanout=2)        1.647   Mmux_M_alu_a16111
    SLICE_X14Y26.COUT    Taxcy                 0.281   alu/addMul/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alu/addMul/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   alu/addMul/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X14Y27.BMUX    Tcinb                 0.277   alu/addMul/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alu/addMul/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X6Y17.CX       net (fanout=13)       1.676   alu/M_addMul_out[5]
    SLICE_X6Y17.CMUX     Tcxc                  0.192   M_state_q_M_state_q<1>1
                                                       alu/Mmux_out253_SW6
    SLICE_X12Y22.C1      net (fanout=7)        1.846   alu/N284
    SLICE_X12Y22.CMUX    Tilo                  0.430   N388
                                                       alu/Mmux_out253_SW0_SW10_G
                                                       alu/Mmux_out253_SW0_SW10
    SLICE_X14Y22.D1      net (fanout=1)        0.776   N388
    SLICE_X14Y22.CLK     Tas                   0.349   M_temp_reg2_q[5]
                                                       M_state_q__n1828<5>1
                                                       M_temp_reg2_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.588ns (3.656ns logic, 14.932ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond30/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond20/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond31/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond21/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond32/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond22/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond33/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond23/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond10/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond00/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond11/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond01/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond12/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond02/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond13/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond03/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[3]/CLK
  Logical resource: btn_cond30/M_ctr_q_0/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[3]/CLK
  Logical resource: btn_cond30/M_ctr_q_1/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[3]/CLK
  Logical resource: btn_cond30/M_ctr_q_2/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[3]/CLK
  Logical resource: btn_cond30/M_ctr_q_3/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[7]/CLK
  Logical resource: btn_cond30/M_ctr_q_4/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[7]/CLK
  Logical resource: btn_cond30/M_ctr_q_5/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[7]/CLK
  Logical resource: btn_cond30/M_ctr_q_6/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[7]/CLK
  Logical resource: btn_cond30/M_ctr_q_7/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[11]/CLK
  Logical resource: btn_cond30/M_ctr_q_8/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[11]/CLK
  Logical resource: btn_cond30/M_ctr_q_9/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[11]/CLK
  Logical resource: btn_cond30/M_ctr_q_10/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[11]/CLK
  Logical resource: btn_cond30/M_ctr_q_11/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond30/M_ctr_q[15]/CLK
  Logical resource: btn_cond30/M_ctr_q_12/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.979|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 201130350 paths, 0 nets, and 6205 connections

Design statistics:
   Minimum period:  18.979ns{1}   (Maximum frequency:  52.690MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 01 01:09:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



