timestamp=1606886284100

[~A]
D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyectos/TutorialesFPGA/HelloWorld/testbench.v=0*2453*3035
D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyectos/TutorialesFPGA/HelloWorld/top.v=0*639*1439
LastVerilogToplevel=testbench
ModifyID=2
Version=74

[$root]
A/$root=22|||1*2804
BinI32/$root=3*1665
SLP=3*1769
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|c73a565f2ade592f8ac1c68f484c9216db617f882b7a3349fb92d9ac940c9532

[slow_counter]
A/slow_counter=22|./../../top.v|13|1*1583
BinI32/slow_counter=3*672
R=./../../top.v|13
SLP=3*1267
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|d8189bf677aba98b63c243aa2c02721401d0770966935e54f3dec3e28c456a029b231498093f4c5f19ea6eceed3acdb9

[testbench]
A/testbench=22|./../../testbench.v|3|1*3178
BinI32/testbench=3*1837
R=./../../testbench.v|3
SLP=3*2265
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|9c08cd30fe0f9550ac0d051aa32c9ba5030c5f4de3ffa3c97f58c5528f1d79132b53dd7a9ef02dbf0d29738cfacf6e82

[top]
A/top=22|./../../top.v|1|1*374
BinI32/top=3*172
R=./../../top.v|1
SLP=3*563
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|f1fdecad8dc292011c024b8d633bc5c7fffe1cbcaf1461794488f768979eb4a9

[~MFT]
0=4|0work.mgf|3035|0
1=3|1work.mgf|3178|374
3=6|3work.mgf|2265|172

[~U]
$root=12|0*2088|
slow_counter=12|0*412|
testbench=12|0*2286||0x10
top=12|0*182||0x10
