m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Estoppuhr
w1654086548
DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 3
dC:/Users/phili/Desktop/Git/vhdl/Stoppuhr
8C:/Users/phili/Desktop/Git/vhdl/Stoppuhr/stoppuhr.vhd
FC:/Users/phili/Desktop/Git/vhdl/Stoppuhr/stoppuhr.vhd
l0
L4 1
VEgL>21WkLUfXfg[?:<k[12
!s100 ZdFPLLoF:zUmA?8>24C:T0
OV;C;2020.1;71
32
!s110 1654086552
!i10b 1
!s108 1654086552.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/phili/Desktop/Git/vhdl/Stoppuhr/stoppuhr.vhd|
!s107 C:/Users/phili/Desktop/Git/vhdl/Stoppuhr/stoppuhr.vhd|
!i113 1
o-work work -2002 -explicit
tExplicit 1 CvgOpt 0
