<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;AkYNQn47eCl7ImA9WhdWFUQ.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/2238/comments/full/2</ns0:id><ns0:author>
			<ns0:name>mcgra...@google.com</ns0:name><ns0:uri>/u/100177598732114324016/</ns0:uri></ns0:author><ns0:content type="html">This applies to AVX registers too, which aren't available on every x86-64 CPU but might be on a particular one.  It also applies to the x87 register stack.  And all of that is true on x86-32 too, where there are even more variations of which registers are supported by a given CPU.</ns0:content><ns0:updated>2011-09-09T19:56:33.000Z</ns0:updated><ns0:published>2011-09-09T19:56:33.000Z</ns0:published><ns2:updates /><ns0:title>Comment 2 by mcgra...@google.com</ns0:title><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=2238#c2" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/2238/comments/full/2" rel="self" type="application/atom+xml" /></ns0:entry>