<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB CAT1 Peripheral driver library: Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB CAT1 Peripheral driver library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__autanalog__fifo__macros.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Macros<div class="ingroups"><a class="el" href="group__group__autanalog.html">AUTONOMOUS ANALOG (Autonomous Analog Block)</a> &raquo; <a class="el" href="group__group__autanalog__fifo.html">FIFO    (The buffer block to store collected data)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad024a68bc6d2ed1544d063109df5a784"><td class="memItemLeft" align="right" valign="top"><a id="gad024a68bc6d2ed1544d063109df5a784"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#gad024a68bc6d2ed1544d063109df5a784">CY_AUTANALOG_FIFO_BUFS_NUM</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="memdesc:gad024a68bc6d2ed1544d063109df5a784"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of FIFO buffers. <br /></td></tr>
<tr class="separator:gad024a68bc6d2ed1544d063109df5a784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7329a3b2646637f0e3a85e3e417f664d"><td class="memItemLeft" align="right" valign="top"><a id="ga7329a3b2646637f0e3a85e3e417f664d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga7329a3b2646637f0e3a85e3e417f664d">CY_AUTANALOG_INT_FIFO_OVERFLOW0</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_OVERFLOW0_INT_Msk)</td></tr>
<tr class="memdesc:ga7329a3b2646637f0e3a85e3e417f664d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 0 overflow interrupt mask. <br /></td></tr>
<tr class="separator:ga7329a3b2646637f0e3a85e3e417f664d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334b14e86aa3ec6251400dd92534ccc1"><td class="memItemLeft" align="right" valign="top"><a id="ga334b14e86aa3ec6251400dd92534ccc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga334b14e86aa3ec6251400dd92534ccc1">CY_AUTANALOG_INT_FIFO_OVERFLOW1</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_OVERFLOW1_INT_Msk)</td></tr>
<tr class="memdesc:ga334b14e86aa3ec6251400dd92534ccc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 1 overflow interrupt mask. <br /></td></tr>
<tr class="separator:ga334b14e86aa3ec6251400dd92534ccc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035d91b91d8cb713998d0c169b2975f2"><td class="memItemLeft" align="right" valign="top"><a id="ga035d91b91d8cb713998d0c169b2975f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga035d91b91d8cb713998d0c169b2975f2">CY_AUTANALOG_INT_FIFO_OVERFLOW2</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_OVERFLOW2_INT_Msk)</td></tr>
<tr class="memdesc:ga035d91b91d8cb713998d0c169b2975f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 2 overflow interrupt mask. <br /></td></tr>
<tr class="separator:ga035d91b91d8cb713998d0c169b2975f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4fc063b29b7ff383890ce946d9921a"><td class="memItemLeft" align="right" valign="top"><a id="ga2e4fc063b29b7ff383890ce946d9921a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga2e4fc063b29b7ff383890ce946d9921a">CY_AUTANALOG_INT_FIFO_OVERFLOW3</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_OVERFLOW3_INT_Msk)</td></tr>
<tr class="memdesc:ga2e4fc063b29b7ff383890ce946d9921a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 3 overflow interrupt mask. <br /></td></tr>
<tr class="separator:ga2e4fc063b29b7ff383890ce946d9921a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c770b3a2115c527d1d8ead40513c9f"><td class="memItemLeft" align="right" valign="top"><a id="ga00c770b3a2115c527d1d8ead40513c9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga00c770b3a2115c527d1d8ead40513c9f">CY_AUTANALOG_INT_FIFO_OVERFLOW4</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_OVERFLOW4_INT_Msk)</td></tr>
<tr class="memdesc:ga00c770b3a2115c527d1d8ead40513c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 4 overflow interrupt mask. <br /></td></tr>
<tr class="separator:ga00c770b3a2115c527d1d8ead40513c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6169f687d20c0e5eb8e9811fdd8882ec"><td class="memItemLeft" align="right" valign="top"><a id="ga6169f687d20c0e5eb8e9811fdd8882ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga6169f687d20c0e5eb8e9811fdd8882ec">CY_AUTANALOG_INT_FIFO_OVERFLOW5</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_OVERFLOW5_INT_Msk)</td></tr>
<tr class="memdesc:ga6169f687d20c0e5eb8e9811fdd8882ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 5 overflow interrupt mask. <br /></td></tr>
<tr class="separator:ga6169f687d20c0e5eb8e9811fdd8882ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4810ca2a7629fddb57703fea9ccee0"><td class="memItemLeft" align="right" valign="top"><a id="gaeb4810ca2a7629fddb57703fea9ccee0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#gaeb4810ca2a7629fddb57703fea9ccee0">CY_AUTANALOG_INT_FIFO_OVERFLOW6</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_OVERFLOW6_INT_Msk)</td></tr>
<tr class="memdesc:gaeb4810ca2a7629fddb57703fea9ccee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 6 overflow interrupt mask. <br /></td></tr>
<tr class="separator:gaeb4810ca2a7629fddb57703fea9ccee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2e53748eb4b04fe4ac069329d98e49"><td class="memItemLeft" align="right" valign="top"><a id="ga8a2e53748eb4b04fe4ac069329d98e49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga8a2e53748eb4b04fe4ac069329d98e49">CY_AUTANALOG_INT_FIFO_OVERFLOW7</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_OVERFLOW7_INT_Msk)</td></tr>
<tr class="memdesc:ga8a2e53748eb4b04fe4ac069329d98e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 7 overflow interrupt mask. <br /></td></tr>
<tr class="separator:ga8a2e53748eb4b04fe4ac069329d98e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5179ebffcaaad020c58a9467c07e92"><td class="memItemLeft" align="right" valign="top"><a id="ga1d5179ebffcaaad020c58a9467c07e92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga1d5179ebffcaaad020c58a9467c07e92">CY_AUTANALOG_INT_FIFO_LEVEL0</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_LEVEL0_INT_Msk)</td></tr>
<tr class="memdesc:ga1d5179ebffcaaad020c58a9467c07e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 0 cause interrupt mask. <br /></td></tr>
<tr class="separator:ga1d5179ebffcaaad020c58a9467c07e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa321a0ee46dec35f1ef23d98c892849f"><td class="memItemLeft" align="right" valign="top"><a id="gaa321a0ee46dec35f1ef23d98c892849f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#gaa321a0ee46dec35f1ef23d98c892849f">CY_AUTANALOG_INT_FIFO_LEVEL1</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_LEVEL1_INT_Msk)</td></tr>
<tr class="memdesc:gaa321a0ee46dec35f1ef23d98c892849f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 1 cause interrupt mask. <br /></td></tr>
<tr class="separator:gaa321a0ee46dec35f1ef23d98c892849f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fff7a9e687a877b7eb9c7f7a6daf8ea"><td class="memItemLeft" align="right" valign="top"><a id="ga8fff7a9e687a877b7eb9c7f7a6daf8ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga8fff7a9e687a877b7eb9c7f7a6daf8ea">CY_AUTANALOG_INT_FIFO_LEVEL2</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_LEVEL2_INT_Msk)</td></tr>
<tr class="memdesc:ga8fff7a9e687a877b7eb9c7f7a6daf8ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 2 cause interrupt mask. <br /></td></tr>
<tr class="separator:ga8fff7a9e687a877b7eb9c7f7a6daf8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61d4a93132fbd226f61ea67cf9f6b26"><td class="memItemLeft" align="right" valign="top"><a id="gae61d4a93132fbd226f61ea67cf9f6b26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#gae61d4a93132fbd226f61ea67cf9f6b26">CY_AUTANALOG_INT_FIFO_LEVEL3</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_LEVEL3_INT_Msk)</td></tr>
<tr class="memdesc:gae61d4a93132fbd226f61ea67cf9f6b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 3 cause interrupt mask. <br /></td></tr>
<tr class="separator:gae61d4a93132fbd226f61ea67cf9f6b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ccd02f3413054e5903f5562d0ee6be"><td class="memItemLeft" align="right" valign="top"><a id="gae0ccd02f3413054e5903f5562d0ee6be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#gae0ccd02f3413054e5903f5562d0ee6be">CY_AUTANALOG_INT_FIFO_LEVEL4</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_LEVEL4_INT_Msk)</td></tr>
<tr class="memdesc:gae0ccd02f3413054e5903f5562d0ee6be"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 4 cause interrupt mask. <br /></td></tr>
<tr class="separator:gae0ccd02f3413054e5903f5562d0ee6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fcedcb75770aded915ff9b124d68e2f"><td class="memItemLeft" align="right" valign="top"><a id="ga8fcedcb75770aded915ff9b124d68e2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga8fcedcb75770aded915ff9b124d68e2f">CY_AUTANALOG_INT_FIFO_LEVEL5</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_LEVEL5_INT_Msk)</td></tr>
<tr class="memdesc:ga8fcedcb75770aded915ff9b124d68e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 5 cause interrupt mask. <br /></td></tr>
<tr class="separator:ga8fcedcb75770aded915ff9b124d68e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeed67e5cf27209a83c3482c7cc49dd5"><td class="memItemLeft" align="right" valign="top"><a id="gadeed67e5cf27209a83c3482c7cc49dd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#gadeed67e5cf27209a83c3482c7cc49dd5">CY_AUTANALOG_INT_FIFO_LEVEL6</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_LEVEL6_INT_Msk)</td></tr>
<tr class="memdesc:gadeed67e5cf27209a83c3482c7cc49dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 6 cause interrupt mask. <br /></td></tr>
<tr class="separator:gadeed67e5cf27209a83c3482c7cc49dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad1d01ffc6c6c0fc4737525f6dcf657"><td class="memItemLeft" align="right" valign="top"><a id="gafad1d01ffc6c6c0fc4737525f6dcf657"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#gafad1d01ffc6c6c0fc4737525f6dcf657">CY_AUTANALOG_INT_FIFO_LEVEL7</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_LEVEL7_INT_Msk)</td></tr>
<tr class="memdesc:gafad1d01ffc6c6c0fc4737525f6dcf657"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 7 cause interrupt mask. <br /></td></tr>
<tr class="separator:gafad1d01ffc6c6c0fc4737525f6dcf657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e3e498d65fdbb806792d37355d59b6"><td class="memItemLeft" align="right" valign="top"><a id="gaf4e3e498d65fdbb806792d37355d59b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#gaf4e3e498d65fdbb806792d37355d59b6">CY_AUTANALOG_INT_FIFO_UNDERFLOW0</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_UNDERFLOW0_INT_Msk)</td></tr>
<tr class="memdesc:gaf4e3e498d65fdbb806792d37355d59b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 0 underflow interrupt mask. <br /></td></tr>
<tr class="separator:gaf4e3e498d65fdbb806792d37355d59b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91bc4a861441f58bf662acbe7c17694"><td class="memItemLeft" align="right" valign="top"><a id="gad91bc4a861441f58bf662acbe7c17694"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#gad91bc4a861441f58bf662acbe7c17694">CY_AUTANALOG_INT_FIFO_UNDERFLOW1</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_UNDERFLOW1_INT_Msk)</td></tr>
<tr class="memdesc:gad91bc4a861441f58bf662acbe7c17694"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 1 underflow interrupt mask. <br /></td></tr>
<tr class="separator:gad91bc4a861441f58bf662acbe7c17694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c2aa6c53ae5603d905e57052d35c65b"><td class="memItemLeft" align="right" valign="top"><a id="ga4c2aa6c53ae5603d905e57052d35c65b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga4c2aa6c53ae5603d905e57052d35c65b">CY_AUTANALOG_INT_FIFO_UNDERFLOW2</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_UNDERFLOW2_INT_Msk)</td></tr>
<tr class="memdesc:ga4c2aa6c53ae5603d905e57052d35c65b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 2 underflow interrupt mask. <br /></td></tr>
<tr class="separator:ga4c2aa6c53ae5603d905e57052d35c65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e270edd0b4798325b5f9df714f1dc21"><td class="memItemLeft" align="right" valign="top"><a id="ga7e270edd0b4798325b5f9df714f1dc21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga7e270edd0b4798325b5f9df714f1dc21">CY_AUTANALOG_INT_FIFO_UNDERFLOW3</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_UNDERFLOW3_INT_Msk)</td></tr>
<tr class="memdesc:ga7e270edd0b4798325b5f9df714f1dc21"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 3 underflow interrupt mask. <br /></td></tr>
<tr class="separator:ga7e270edd0b4798325b5f9df714f1dc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fdc27063606db2fa87588a679151f2"><td class="memItemLeft" align="right" valign="top"><a id="ga65fdc27063606db2fa87588a679151f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga65fdc27063606db2fa87588a679151f2">CY_AUTANALOG_INT_FIFO_UNDERFLOW4</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_UNDERFLOW4_INT_Msk)</td></tr>
<tr class="memdesc:ga65fdc27063606db2fa87588a679151f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 4 underflow interrupt mask. <br /></td></tr>
<tr class="separator:ga65fdc27063606db2fa87588a679151f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04757936c5436e0f19c7cb440925e9b0"><td class="memItemLeft" align="right" valign="top"><a id="ga04757936c5436e0f19c7cb440925e9b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga04757936c5436e0f19c7cb440925e9b0">CY_AUTANALOG_INT_FIFO_UNDERFLOW5</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_UNDERFLOW5_INT_Msk)</td></tr>
<tr class="memdesc:ga04757936c5436e0f19c7cb440925e9b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 5 underflow interrupt mask. <br /></td></tr>
<tr class="separator:ga04757936c5436e0f19c7cb440925e9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b23e5d2d2ea299108933cfe7b766f83"><td class="memItemLeft" align="right" valign="top"><a id="ga1b23e5d2d2ea299108933cfe7b766f83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga1b23e5d2d2ea299108933cfe7b766f83">CY_AUTANALOG_INT_FIFO_UNDERFLOW6</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_UNDERFLOW6_INT_Msk)</td></tr>
<tr class="memdesc:ga1b23e5d2d2ea299108933cfe7b766f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 6 underflow interrupt mask. <br /></td></tr>
<tr class="separator:ga1b23e5d2d2ea299108933cfe7b766f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f75fd6789a21241492d72c85abc0b13"><td class="memItemLeft" align="right" valign="top"><a id="ga9f75fd6789a21241492d72c85abc0b13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__fifo__macros.html#ga9f75fd6789a21241492d72c85abc0b13">CY_AUTANALOG_INT_FIFO_UNDERFLOW7</a>&#160;&#160;&#160;(LPPASS_MMIO_FIFO_INTR_CAUSE_FIFO_UNDERFLOW7_INT_Msk)</td></tr>
<tr class="memdesc:ga9f75fd6789a21241492d72c85abc0b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO LEVEL 7 underflow interrupt mask. <br /></td></tr>
<tr class="separator:ga9f75fd6789a21241492d72c85abc0b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB CAT1 Peripheral driver library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
