# Reset-Synchroniser-in-Verilog
De-asserting reset signal can cause metastability. This module fixes that, by asserting reset asynchronously and de-asserting it synchronously
