#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc6e8f000d0 .scope module, "tb" "tb" 2 8;
 .timescale -9 -9;
v0x7fc6e8f20ab0_0 .var "ALU", 2 0;
v0x7fc6e8f20b60_0 .var "A_bus", 7 0;
v0x7fc6e8f20c10_0 .var "B_bus", 7 0;
v0x7fc6e8f20ce0_0 .net "from_alu", 7 0, v0x7fc6e8f209a0_0;  1 drivers
v0x7fc6e8f20d90_0 .var/i "ii", 31 0;
v0x7fc6e8f20e60_0 .var/i "jj", 31 0;
v0x7fc6e8f20f10_0 .var/i "seed", 31 0;
S_0x7fc6e8f00240 .scope module, "DUT" "c3_alu" 2 18, 3 8 0, S_0x7fc6e8f000d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_alu";
    .port_info 1 /INPUT 8 "A_bus";
    .port_info 2 /INPUT 8 "B_bus";
    .port_info 3 /INPUT 3 "ALU";
P_0x7fc6e8f10b80 .param/l "A_add_B" 0 3 19, C4<100>;
P_0x7fc6e8f10bc0 .param/l "A_and_B" 0 3 16, C4<001>;
P_0x7fc6e8f10c00 .param/l "A_or_B" 0 3 17, C4<010>;
P_0x7fc6e8f10c40 .param/l "A_sub_B" 0 3 20, C4<101>;
P_0x7fc6e8f10c80 .param/l "dec_A" 0 3 22, C4<111>;
P_0x7fc6e8f10cc0 .param/l "inc_A" 0 3 21, C4<110>;
P_0x7fc6e8f10d00 .param/l "not_A" 0 3 18, C4<011>;
P_0x7fc6e8f10d40 .param/l "pass_A" 0 3 15, C4<000>;
v0x7fc6e8f01910_0 .net "ALU", 2 0, v0x7fc6e8f20ab0_0;  1 drivers
v0x7fc6e8f20830_0 .net "A_bus", 7 0, v0x7fc6e8f20b60_0;  1 drivers
v0x7fc6e8f208e0_0 .net "B_bus", 7 0, v0x7fc6e8f20c10_0;  1 drivers
v0x7fc6e8f209a0_0 .var "from_alu", 7 0;
E_0x7fc6e8f003b0 .event edge, v0x7fc6e8f01910_0, v0x7fc6e8f20830_0, v0x7fc6e8f208e0_0, v0x7fc6e8f209a0_0;
    .scope S_0x7fc6e8f00240;
T_0 ;
    %wait E_0x7fc6e8f003b0;
    %load/vec4 v0x7fc6e8f01910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x7fc6e8f20830_0;
    %store/vec4 v0x7fc6e8f209a0_0, 0, 8;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x7fc6e8f20830_0;
    %load/vec4 v0x7fc6e8f208e0_0;
    %and;
    %store/vec4 v0x7fc6e8f209a0_0, 0, 8;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x7fc6e8f20830_0;
    %load/vec4 v0x7fc6e8f208e0_0;
    %or;
    %store/vec4 v0x7fc6e8f209a0_0, 0, 8;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x7fc6e8f20830_0;
    %inv;
    %store/vec4 v0x7fc6e8f209a0_0, 0, 8;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x7fc6e8f20830_0;
    %load/vec4 v0x7fc6e8f208e0_0;
    %add;
    %store/vec4 v0x7fc6e8f209a0_0, 0, 8;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x7fc6e8f20830_0;
    %load/vec4 v0x7fc6e8f208e0_0;
    %sub;
    %store/vec4 v0x7fc6e8f209a0_0, 0, 8;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x7fc6e8f20830_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fc6e8f209a0_0, 0, 8;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x7fc6e8f20830_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7fc6e8f209a0_0, 0, 8;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %vpi_call 3 37 "$write", "\012 ************************************\012" {0 0 0};
    %vpi_call 3 38 "$write", " {c3_alu}\012" {0 0 0};
    %vpi_call 3 39 "$write", "              ALU:  %3b\012", v0x7fc6e8f01910_0 {0 0 0};
    %vpi_call 3 40 "$write", "           port_A:  %4b_%4b\012", &PV<v0x7fc6e8f20830_0, 4, 4>, &PV<v0x7fc6e8f20830_0, 0, 4> {0 0 0};
    %vpi_call 3 41 "$write", "           port_B:  %4b_%4b\012", &PV<v0x7fc6e8f208e0_0, 4, 4>, &PV<v0x7fc6e8f208e0_0, 0, 4> {0 0 0};
    %vpi_call 3 42 "$write", "              ---------------------\012" {0 0 0};
    %vpi_call 3 43 "$write", "       to_shifter:  %4b_%4b\012", &PV<v0x7fc6e8f209a0_0, 4, 4>, &PV<v0x7fc6e8f209a0_0, 0, 4> {0 0 0};
    %vpi_call 3 45 "$write", " ************************************\012" {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc6e8f000d0;
T_1 ;
    %vpi_call 2 27 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc6e8f000d0 {0 0 0};
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x7fc6e8f20f10_0, 0, 32;
    %vpi_call 2 31 "$write", "\012 test component 3 of 5, the ALU\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc6e8f20d90_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fc6e8f20d90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x7fc6e8f20d90_0;
    %pad/s 3;
    %store/vec4 v0x7fc6e8f20ab0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc6e8f20e60_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fc6e8f20e60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_func 2 36 "$random" 32, v0x7fc6e8f20f10_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7fc6e8f20e60_0;
    %store/vec4 v0x7fc6e8f20b60_0, 4, 1;
    %vpi_func 2 37 "$random" 32, v0x7fc6e8f20f10_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7fc6e8f20e60_0;
    %store/vec4 v0x7fc6e8f20c10_0, 4, 1;
    %load/vec4 v0x7fc6e8f20e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc6e8f20e60_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %delay 5, 0;
    %vpi_call 2 42 "$write", " operation =  %3b  ,  ", v0x7fc6e8f20ab0_0 {0 0 0};
    %load/vec4 v0x7fc6e8f20ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.4 ;
    %vpi_call 2 44 "$write", "pass through\012" {0 0 0};
    %jmp T_1.12;
T_1.5 ;
    %vpi_call 2 45 "$write", "AND\012" {0 0 0};
    %jmp T_1.12;
T_1.6 ;
    %vpi_call 2 46 "$write", "OR\012" {0 0 0};
    %jmp T_1.12;
T_1.7 ;
    %vpi_call 2 47 "$write", "NOT\012" {0 0 0};
    %jmp T_1.12;
T_1.8 ;
    %vpi_call 2 48 "$write", "addition\012" {0 0 0};
    %jmp T_1.12;
T_1.9 ;
    %vpi_call 2 49 "$write", "subtraction\012" {0 0 0};
    %jmp T_1.12;
T_1.10 ;
    %vpi_call 2 50 "$write", "increment\012" {0 0 0};
    %jmp T_1.12;
T_1.11 ;
    %vpi_call 2 51 "$write", "decrement\012" {0 0 0};
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %vpi_call 2 53 "$write", "         A =  %4b_%4b   \042%3d\042\012", &PV<v0x7fc6e8f20b60_0, 4, 4>, &PV<v0x7fc6e8f20b60_0, 0, 4>, v0x7fc6e8f20b60_0 {0 0 0};
    %vpi_call 2 55 "$write", "         B =  %4b_%4b   \042%3d\042\012", &PV<v0x7fc6e8f20c10_0, 4, 4>, &PV<v0x7fc6e8f20c10_0, 0, 4>, v0x7fc6e8f20c10_0 {0 0 0};
    %vpi_call 2 57 "$write", "      --------------------------\012" {0 0 0};
    %vpi_call 2 58 "$write", "  from_alu =  %4b_%4b   \042%3d\042\012\012", &PV<v0x7fc6e8f20ce0_0, 4, 4>, &PV<v0x7fc6e8f20ce0_0, 0, 4>, v0x7fc6e8f20ce0_0 {0 0 0};
    %load/vec4 v0x7fc6e8f20d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc6e8f20d90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 5, 0;
    %vpi_call 2 64 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./c3_alu.v";
