Info (10281): Verilog HDL Declaration information at cpu_1_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_1/submodules/cpu_1_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_1_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_1/submodules/cpu_1_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_1_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_1/submodules/cpu_1_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_1_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_1/submodules/cpu_1_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_1_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_1/submodules/cpu_1_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_1_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_1/submodules/cpu_1_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_1_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_1/submodules/cpu_1_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_1_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_1/submodules/cpu_1_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at main_system_cpu_0_0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_cpu_0_0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at main_system_cpu_0_0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_cpu_0_0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at main_system_cpu_0_0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_cpu_0_0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at main_system_cpu_0_0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_cpu_0_0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at main_system_cpu_0_0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_cpu_0_0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at main_system_cpu_0_0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_cpu_0_0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at main_system_cpu_0_0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_cpu_0_0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at main_system_cpu_0_0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_cpu_0_0_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at main_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at main_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_0/submodules/cpu_0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_0/submodules/cpu_0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_0/submodules/cpu_0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_0/submodules/cpu_0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_0/submodules/cpu_0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_0/submodules/cpu_0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_0/submodules/cpu_0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab3_1/hw/quartus/db/ip/cpu_0/submodules/cpu_0_mm_interconnect_0_router_003.sv Line: 49
