Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 10 00:52:06 2024
| Host         : P2-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  11          
TIMING-20  Warning           Non-clocked latch              18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: vga/ImageData/MemoryArray_reg_0_1/CASCADEOUTA (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/ImageData/MemoryArray_reg_0_2/CASCADEOUTA (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/ImageData/MemoryArray_reg_0_3/CASCADEOUTA (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/ImageData/MemoryArray_reg_0_4/CASCADEOUTA (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/ImageData/MemoryArray_reg_0_5/CASCADEOUTA (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/ImageData/MemoryArray_reg_0_6/CASCADEOUTA (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/ImageData/MemoryArray_reg_0_8/CASCADEOUTA (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.340        0.000                      0                   59        0.178        0.000                      0                   59        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.340        0.000                      0                   59        0.178        0.000                      0                   59        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 vga/Sprites/vga/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.580ns (26.477%)  route 1.611ns (73.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.682     5.284    vga/Sprites/clk_IBUF_BUFG
    SLICE_X72Y127        FDCE                                         r  vga/Sprites/vga/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127        FDCE (Prop_fdce_C_Q)         0.456     5.740 f  vga/Sprites/vga/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/Q
                         net (fo=1, routed)           0.510     6.250    vga/Sprites/vga/Sprites/MemoryArray_reg_4_cooolgate_en_sig_5
    SLICE_X72Y127        LUT4 (Prop_lut4_I3_O)        0.124     6.374 r  vga/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           1.101     7.475    vga/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y23         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.611    15.033    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y23         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.814    vga/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 vga/Sprites/vga/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.574ns (28.963%)  route 1.408ns (71.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599     5.201    vga/Sprites/clk_IBUF_BUFG
    SLICE_X64Y126        FDCE                                         r  vga/Sprites/vga/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDCE (Prop_fdce_C_Q)         0.456     5.657 f  vga/Sprites/vga/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=1, routed)           0.422     6.079    vga/Sprites/vga/Sprites/MemoryArray_reg_2_cooolgate_en_sig_3
    SLICE_X64Y127        LUT4 (Prop_lut4_I3_O)        0.118     6.197 r  vga/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.986     7.183    vga/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y23         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.527    14.949    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.528    vga/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 vga/p1/frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.898ns (34.658%)  route 1.693ns (65.342%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.696     5.298    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  vga/p1/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDRE (Prop_fdre_C_Q)         0.478     5.776 r  vga/p1/frame_reg[7]/Q
                         net (fo=2, routed)           1.289     7.065    vga/p1/CONV_INTEGER[6]
    SLICE_X85Y126        LUT6 (Prop_lut6_I2_O)        0.296     7.361 r  vga/p1/rx_parity_i_2/O
                         net (fo=1, routed)           0.404     7.765    vga/p1/rx_parity_i_2_n_0
    SLICE_X85Y127        LUT3 (Prop_lut3_I2_O)        0.124     7.889 r  vga/p1/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     7.889    vga/p1/rx_parity_i_1_n_0
    SLICE_X85Y127        FDRE                                         r  vga/p1/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.580    15.002    vga/p1/clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  vga/p1/rx_parity_reg/C
                         clock pessimism              0.275    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X85Y127        FDRE (Setup_fdre_C_D)        0.031    15.273    vga/p1/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 vga/Sprites/vga/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.608ns (33.730%)  route 1.195ns (66.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.682     5.284    vga/Sprites/clk_IBUF_BUFG
    SLICE_X72Y127        FDCE                                         r  vga/Sprites/vga/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127        FDCE (Prop_fdce_C_Q)         0.456     5.740 f  vga/Sprites/vga/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=1, routed)           0.658     6.398    vga/Sprites/vga/Sprites/MemoryArray_reg_6_cooolgate_en_sig_7
    SLICE_X72Y127        LUT4 (Prop_lut4_I3_O)        0.152     6.550 r  vga/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.537     7.087    vga/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y25         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.609    15.031    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y25         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.626    vga/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 vga/p1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_clk_h_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.842ns (36.669%)  route 1.454ns (63.331%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.698     5.300    vga/p1/clk_IBUF_BUFG
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  vga/p1/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.869     6.588    vga/p1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X87Y126        LUT6 (Prop_lut6_I2_O)        0.299     6.887 r  vga/p1/ps2_clk_h_i_2/O
                         net (fo=2, routed)           0.585     7.473    vga/p1/ps2_data_h
    SLICE_X88Y126        LUT3 (Prop_lut3_I0_O)        0.124     7.597 r  vga/p1/ps2_clk_h_i_1/O
                         net (fo=1, routed)           0.000     7.597    vga/p1/ps2_clk_h_i_1_n_0
    SLICE_X88Y126        FDRE                                         r  vga/p1/ps2_clk_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.581    15.003    vga/p1/clk_IBUF_BUFG
    SLICE_X88Y126        FDRE                                         r  vga/p1/ps2_clk_h_reg/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y126        FDRE (Setup_fdre_C_D)        0.077    15.320    vga/p1/ps2_clk_h_reg
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 vga/p1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_data_h_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.868ns (37.378%)  route 1.454ns (62.622%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.698     5.300    vga/p1/clk_IBUF_BUFG
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  vga/p1/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.869     6.588    vga/p1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X87Y126        LUT6 (Prop_lut6_I2_O)        0.299     6.887 r  vga/p1/ps2_clk_h_i_2/O
                         net (fo=2, routed)           0.585     7.473    vga/p1/ps2_data_h
    SLICE_X88Y126        LUT3 (Prop_lut3_I0_O)        0.150     7.623 r  vga/p1/ps2_data_h_i_1/O
                         net (fo=1, routed)           0.000     7.623    vga/p1/ps2_data_h_i_1_n_0
    SLICE_X88Y126        FDRE                                         r  vga/p1/ps2_data_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.581    15.003    vga/p1/clk_IBUF_BUFG
    SLICE_X88Y126        FDRE                                         r  vga/p1/ps2_data_h_reg/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y126        FDRE (Setup_fdre_C_D)        0.118    15.361    vga/p1/ps2_data_h_reg
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 vga/p1/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.839ns (39.472%)  route 1.287ns (60.528%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.696     5.298    vga/p1/clk_IBUF_BUFG
    SLICE_X85Y126        FDRE                                         r  vga/p1/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.419     5.717 r  vga/p1/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.683     6.400    vga/p1/bit_count_reg[2]
    SLICE_X85Y126        LUT4 (Prop_lut4_I2_O)        0.296     6.696 f  vga/p1/FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           0.603     7.300    vga/p1/eqOp__2
    SLICE_X86Y126        LUT4 (Prop_lut4_I0_O)        0.124     7.424 r  vga/p1/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.424    vga/p1/FSM_onehot_state[1]_i_1_n_0
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.581    15.003    vga/p1/clk_IBUF_BUFG
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X86Y126        FDCE (Setup_fdce_C_D)        0.029    15.256    vga/p1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 vga/p1/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.839ns (39.714%)  route 1.274ns (60.286%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.696     5.298    vga/p1/clk_IBUF_BUFG
    SLICE_X85Y126        FDRE                                         r  vga/p1/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.419     5.717 f  vga/p1/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.683     6.400    vga/p1/bit_count_reg[2]
    SLICE_X85Y126        LUT4 (Prop_lut4_I2_O)        0.296     6.696 r  vga/p1/FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           0.591     7.287    vga/p1/eqOp__2
    SLICE_X86Y126        LUT4 (Prop_lut4_I3_O)        0.124     7.411 r  vga/p1/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     7.411    vga/p1/FSM_onehot_state[4]_i_1_n_0
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.581    15.003    vga/p1/clk_IBUF_BUFG
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X86Y126        FDCE (Setup_fdce_C_D)        0.031    15.258    vga/p1/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 vga/p1/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.865ns (40.204%)  route 1.287ns (59.796%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.696     5.298    vga/p1/clk_IBUF_BUFG
    SLICE_X85Y126        FDRE                                         r  vga/p1/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.419     5.717 r  vga/p1/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.683     6.400    vga/p1/bit_count_reg[2]
    SLICE_X85Y126        LUT4 (Prop_lut4_I2_O)        0.296     6.696 f  vga/p1/FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           0.603     7.300    vga/p1/eqOp__2
    SLICE_X86Y126        LUT4 (Prop_lut4_I0_O)        0.150     7.450 r  vga/p1/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.450    vga/p1/FSM_onehot_state[3]_i_1_n_0
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.581    15.003    vga/p1/clk_IBUF_BUFG
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X86Y126        FDCE (Setup_fdce_C_D)        0.075    15.302    vga/p1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  7.852    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 vga/p1/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.834ns (39.571%)  route 1.274ns (60.429%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.696     5.298    vga/p1/clk_IBUF_BUFG
    SLICE_X85Y126        FDRE                                         r  vga/p1/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.419     5.717 f  vga/p1/bit_count_reg[2]/Q
                         net (fo=3, routed)           0.683     6.400    vga/p1/bit_count_reg[2]
    SLICE_X85Y126        LUT4 (Prop_lut4_I2_O)        0.296     6.696 r  vga/p1/FSM_onehot_state[5]_i_3/O
                         net (fo=4, routed)           0.591     7.287    vga/p1/eqOp__2
    SLICE_X86Y126        LUT4 (Prop_lut4_I3_O)        0.119     7.406 r  vga/p1/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     7.406    vga/p1/FSM_onehot_state[5]_i_1_n_0
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.581    15.003    vga/p1/clk_IBUF_BUFG
    SLICE_X86Y126        FDCE                                         r  vga/p1/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X86Y126        FDCE (Setup_fdce_C_D)        0.075    15.302    vga/p1/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  7.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/p1/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.509    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  vga/p1/data_count_reg[3]/Q
                         net (fo=5, routed)           0.073     1.747    vga/p1/data_count_reg[3]
    SLICE_X85Y127        LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  vga/p1/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga/p1/data_count[0]_i_1_n_0
    SLICE_X85Y127        FDRE                                         r  vga/p1/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.024    vga/p1/clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  vga/p1/data_count_reg[0]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.091     1.613    vga/p1/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/p1/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.507    vga/p1/clk_IBUF_BUFG
    SLICE_X89Y125        FDRE                                         r  vga/p1/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  vga/p1/clk_inter_reg/Q
                         net (fo=5, routed)           0.133     1.781    vga/p1/clk_inter
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  vga/p1/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/p1/clk_count[1]_i_1_n_0
    SLICE_X88Y125        FDRE                                         r  vga/p1/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     2.022    vga/p1/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  vga/p1/clk_count_reg[1]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X88Y125        FDRE (Hold_fdre_C_D)         0.120     1.640    vga/p1/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga/p1/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.507    vga/p1/clk_IBUF_BUFG
    SLICE_X89Y125        FDRE                                         r  vga/p1/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  vga/p1/clk_inter_reg/Q
                         net (fo=5, routed)           0.137     1.785    vga/p1/clk_inter
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  vga/p1/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga/p1/clk_count[2]_i_1_n_0
    SLICE_X88Y125        FDRE                                         r  vga/p1/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     2.022    vga/p1/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  vga/p1/clk_count_reg[2]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X88Y125        FDRE (Hold_fdre_C_D)         0.121     1.641    vga/p1/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga/p1/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.507    vga/p1/clk_IBUF_BUFG
    SLICE_X87Y125        FDRE                                         r  vga/p1/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  vga/p1/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.133     1.782    vga/p1/ps2_clk_clean
    SLICE_X86Y125        FDRE                                         r  vga/p1/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     2.022    vga/p1/clk_IBUF_BUFG
    SLICE_X86Y125        FDRE                                         r  vga/p1/ps2_clk_s_reg/C
                         clock pessimism             -0.501     1.520    
    SLICE_X86Y125        FDRE (Hold_fdre_C_D)         0.070     1.590    vga/p1/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga/p1/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.294%)  route 0.116ns (35.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.507    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  vga/p1/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  vga/p1/frame_reg[2]/Q
                         net (fo=2, routed)           0.116     1.787    vga/p1/CONV_INTEGER[1]
    SLICE_X85Y127        LUT3 (Prop_lut3_I0_O)        0.045     1.832 r  vga/p1/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga/p1/rx_parity_i_1_n_0
    SLICE_X85Y127        FDRE                                         r  vga/p1/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.024    vga/p1/clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  vga/p1/rx_parity_reg/C
                         clock pessimism             -0.501     1.522    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.092     1.614    vga/p1/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/p1/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.509    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.148     1.657 r  vga/p1/data_inter_reg/Q
                         net (fo=5, routed)           0.100     1.757    vga/p1/data_inter
    SLICE_X84Y127        LUT6 (Prop_lut6_I0_O)        0.098     1.855 r  vga/p1/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    vga/p1/data_count[2]_i_1_n_0
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.024    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_count_reg[2]/C
                         clock pessimism             -0.514     1.509    
    SLICE_X84Y127        FDRE (Hold_fdre_C_D)         0.121     1.630    vga/p1/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/p1/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.738%)  route 0.102ns (29.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.509    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.148     1.657 r  vga/p1/data_inter_reg/Q
                         net (fo=5, routed)           0.102     1.759    vga/p1/data_inter
    SLICE_X84Y127        LUT6 (Prop_lut6_I0_O)        0.098     1.857 r  vga/p1/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    vga/p1/data_count[1]_i_1_n_0
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.024    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_count_reg[1]/C
                         clock pessimism             -0.514     1.509    
    SLICE_X84Y127        FDRE (Hold_fdre_C_D)         0.120     1.629    vga/p1/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/p1/frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.908%)  route 0.188ns (57.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.508    vga/p1/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  vga/p1/frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  vga/p1/frame_reg[9]/Q
                         net (fo=3, routed)           0.188     1.837    vga/p1/frame_reg_n_0_[9]
    SLICE_X84Y126        FDRE                                         r  vga/p1/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     2.022    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  vga/p1/frame_reg[8]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X84Y126        FDRE (Hold_fdre_C_D)         0.064     1.606    vga/p1/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/p1/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.858%)  route 0.159ns (43.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.507    vga/p1/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  vga/p1/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  vga/p1/clk_count_reg[1]/Q
                         net (fo=5, routed)           0.159     1.830    vga/p1/clk_count_reg[1]
    SLICE_X88Y125        LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  vga/p1/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    vga/p1/clk_count[0]_i_1_n_0
    SLICE_X88Y125        FDRE                                         r  vga/p1/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     2.022    vga/p1/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  vga/p1/clk_count_reg[0]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X88Y125        FDRE (Hold_fdre_C_D)         0.121     1.628    vga/p1/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/p1/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.709%)  route 0.160ns (43.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.509    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  vga/p1/data_count_reg[3]/Q
                         net (fo=5, routed)           0.160     1.833    vga/p1/data_count_reg[3]
    SLICE_X84Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  vga/p1/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    vga/p1/data_count[3]_i_1_n_0
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.024    vga/p1/clk_IBUF_BUFG
    SLICE_X84Y127        FDRE                                         r  vga/p1/data_count_reg[3]/C
                         clock pessimism             -0.514     1.509    
    SLICE_X84Y127        FDRE (Hold_fdre_C_D)         0.121     1.630    vga/p1/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y30   vga/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y38   vga/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18   vga/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y23   vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21   vga/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y24   vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y36   vga/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y27   vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y27   vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y31   vga/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y121  vga/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y121  vga/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y121  vga/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y121  vga/pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y129  vga/Sprites/MemoryArray_reg_mux_sel/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y129  vga/Sprites/MemoryArray_reg_mux_sel/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y129  vga/Sprites/MemoryArray_reg_mux_sel__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y129  vga/Sprites/MemoryArray_reg_mux_sel__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y127  vga/Sprites/vga/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y127  vga/Sprites/vga/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y121  vga/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y121  vga/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y121  vga/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y121  vga/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y129  vga/Sprites/MemoryArray_reg_mux_sel/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y129  vga/Sprites/MemoryArray_reg_mux_sel/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y129  vga/Sprites/MemoryArray_reg_mux_sel__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y129  vga/Sprites/MemoryArray_reg_mux_sel__0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y127  vga/Sprites/vga/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y127  vga/Sprites/vga/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C



