// Seed: 2878480262
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_4 = 0;
  output wire id_1;
  assign id_3 = id_5;
endmodule
module module_0 (
    output tri0 module_1,
    input wand id_1,
    output supply0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    output wire id_6,
    output logic id_7,
    output supply1 id_8
    , id_11,
    output supply1 id_9
);
  assign id_4 = -1;
  assign id_7 = -1 - id_1;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_11,
      id_11,
      id_12
  );
  assign id_11 = -1;
  assign id_8#(
      .id_11(1),
      .id_3 (1),
      .id_11(1'h0),
      .id_1 (1)
  ) = id_12 == id_11;
  assign id_11 = 1;
  always @(posedge id_3) begin : LABEL_0
    id_7 <= -1;
  end
endmodule
