// Seed: 1545659607
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    output logic id_7
);
  assign id_1 = id_3;
  always_comb id_7 <= 1;
  module_0();
  wire id_9;
  assign id_9 = id_6;
endmodule
module module_2 (
    output supply0 id_0,
    input wand id_1,
    output wire id_2,
    input uwire id_3,
    input wand id_4,
    output wor id_5,
    output tri0 id_6,
    output wand id_7,
    output supply1 id_8
);
  wire id_10, id_11;
  module_0();
endmodule
