/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.11
Hash     : 37add59
Date     : Jun 19 2024
Type     : Engineering
Log Time   : Wed Jun 19 13:24:14 2024 GMT
#Timing report of worst 48 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 10

#Path 1
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[0].outpad[0] (.output at (1,3) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111719 L4 length:4 (8,4,0)-> (8,1,0))                                       0.119     1.167
| (CHANX:102733 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.286
| (CHANY:110631 L1 length:1 (6,3,0)-> (6,3,0))                                       0.061     1.347
| (CHANX:101851 L4 length:4 (6,2,0)-> (3,2,0))                                       0.119     1.466
| (CHANX:101623 L4 length:4 (4,2,0)-> (1,2,0))                                       0.119     1.585
| (CHANY:107572 L1 length:1 (1,3,0)-> (1,3,0))                                       0.061     1.646
| (IPIN:38374 side: (RIGHT,) (1,3,0)0))                                              0.101     1.747
| (intra 'io' routing)                                                               0.733     2.479
out:counter_output[0].outpad[0] (.output at (1,3))                                     0.000     2.479
data arrival time                                                                              2.479

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.479
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.479


#Path 2
Startpoint: counter_output[11].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[11].outpad[0] (.output at (1,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[11].C[0] (dffre at (3,5))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[11].Q[0] (dffre at (3,5)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:53148 side: (TOP,) (3,5,0)0))                                                0.000     1.048
| (CHANX:103845 L4 length:3 (3,5,0)-> (1,5,0))                                       0.119     1.167
| (CHANY:107711 L1 length:1 (1,5,0)-> (1,5,0))                                       0.061     1.228
| (CHANX:103161 L4 length:1 (1,4,0)-> (1,4,0))                                       0.119     1.347
| (CHANY:107126 L4 length:4 (0,5,0)-> (0,8,0))                                       0.119     1.466
| (CHANX:105286 L1 length:1 (1,7,0)-> (1,7,0))                                       0.061     1.527
| (CHANY:107930 L4 length:1 (1,8,0)-> (1,8,0))                                       0.119     1.646
| (IPIN:72948 side: (RIGHT,) (1,8,0)0))                                              0.101     1.747
| (intra 'io' routing)                                                               0.733     2.479
out:counter_output[11].outpad[0] (.output at (1,8))                                    0.000     2.479
data arrival time                                                                              2.479

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.479
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.479


#Path 3
Startpoint: counter_output[6].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[6].outpad[0] (.output at (1,6) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[6].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[6].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46488 side: (RIGHT,) (3,4,0)0))                                              0.000     1.048
| (CHANY:108904 L4 length:4 (3,4,0)-> (3,7,0))                                       0.119     1.167
| (CHANX:104765 L1 length:1 (3,6,0)-> (3,6,0))                                       0.061     1.228
| (CHANY:108225 L4 length:4 (2,6,0)-> (2,3,0))                                       0.119     1.347
| (CHANX:102435 L4 length:2 (2,3,0)-> (1,3,0))                                       0.119     1.466
| (CHANY:107692 L4 length:4 (1,4,0)-> (1,7,0))                                       0.119     1.585
| (IPIN:59630 side: (RIGHT,) (1,6,0)0))                                              0.101     1.686
| (intra 'io' routing)                                                               0.733     2.418
out:counter_output[6].outpad[0] (.output at (1,6))                                     0.000     2.418
data arrival time                                                                              2.418

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.418
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.418


#Path 4
Startpoint: counter_output[15].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[15].outpad[0] (.output at (10,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[15].C[0] (dffre at (8,4))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[15].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46931 side: (TOP,) (8,4,0)0))                                                0.000     1.048
| (CHANX:103612 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANY:111899 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.170
| (CHANX:102727 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.289
| (CHANY:110676 L1 length:1 (6,4,0)-> (6,4,0))                                       0.061     1.350
| (CHANX:103592 L4 length:4 (7,4,0)-> (10,4,0))                                      0.119     1.469
| (CHANY:113109 L1 length:1 (10,4,0)-> (10,4,0))                                     0.061     1.530
| (IPIN:48826 side: (RIGHT,) (10,4,0)0))                                             0.101     1.631
| (intra 'io' routing)                                                               0.733     2.363
out:counter_output[15].outpad[0] (.output at (10,4))                                   0.000     2.363
data arrival time                                                                              2.363

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.363
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.363


#Path 5
Startpoint: counter_output[3].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[3].outpad[0] (.output at (1,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[3].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[3].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46487 side: (RIGHT,) (3,4,0)0))                                              0.000     1.048
| (CHANY:108886 L4 length:4 (3,4,0)-> (3,7,0))                                       0.119     1.167
| (CHANX:104100 L1 length:1 (4,5,0)-> (4,5,0))                                       0.061     1.228
| (CHANY:109539 L1 length:1 (4,5,0)-> (4,5,0))                                       0.061     1.289
| (CHANX:103151 L4 length:4 (4,4,0)-> (1,4,0))                                       0.119     1.408
| (CHANY:107439 L4 length:4 (1,4,0)-> (1,1,0))                                       0.119     1.527
| (IPIN:45026 side: (RIGHT,) (1,4,0)0))                                              0.101     1.628
| (intra 'io' routing)                                                               0.733     2.360
out:counter_output[3].outpad[0] (.output at (1,4))                                     0.000     2.360
data arrival time                                                                              2.360

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.360
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.360


#Path 6
Startpoint: counter_output[7].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[7].outpad[0] (.output at (1,6) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[7].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[7].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46482 side: (TOP,) (3,4,0)0))                                                0.000     1.048
| (CHANX:103300 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.109
| (CHANY:108867 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.170
| (CHANX:102413 L4 length:3 (3,3,0)-> (1,3,0))                                       0.119     1.289
| (CHANY:107676 L4 length:4 (1,4,0)-> (1,7,0))                                       0.119     1.408
| (CHANY:107798 L4 length:3 (1,6,0)-> (1,8,0))                                       0.119     1.527
| (IPIN:59616 side: (RIGHT,) (1,6,0)0))                                              0.101     1.628
| (intra 'io' routing)                                                               0.733     2.360
out:counter_output[7].outpad[0] (.output at (1,6))                                     0.000     2.360
data arrival time                                                                              2.360

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.360
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.360


#Path 7
Startpoint: counter_output[4].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[4].outpad[0] (.output at (1,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[4].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[4].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46494 side: (RIGHT,) (3,4,0)0))                                              0.000     1.048
| (CHANY:108869 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.109
| (CHANX:102630 L1 length:1 (4,3,0)-> (4,3,0))                                       0.061     1.170
| (CHANY:109498 L4 length:4 (4,4,0)-> (4,7,0))                                       0.119     1.289
| (CHANX:103831 L4 length:4 (4,5,0)-> (1,5,0))                                       0.119     1.408
| (CHANY:107701 L1 length:1 (1,5,0)-> (1,5,0))                                       0.061     1.469
| (IPIN:51706 side: (RIGHT,) (1,5,0)0))                                              0.101     1.570
| (intra 'io' routing)                                                               0.733     2.303
out:counter_output[4].outpad[0] (.output at (1,5))                                    -0.000     2.303
data arrival time                                                                              2.303

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.303
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.303


#Path 8
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[12].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.000     1.861
| (OPIN:46479 side: (TOP,) (3,4,0)0))                                                0.000     1.861
| (CHANX:103295 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.922
| (CHANY:108316 L1 length:1 (2,5,0)-> (2,5,0))                                       0.061     1.983
| (CHANX:104064 L4 length:4 (3,5,0)-> (6,5,0))                                       0.119     2.101
| (IPIN:53173 side: (TOP,) (3,5,0)0))                                                0.101     2.202
| (intra 'clb' routing)                                                              0.085     2.287
$abc$2319$new_new_n59__.in[0] (.names at (3,5))                                      0.000     2.287
| (primitive '.names' combinational delay)                                           0.054     2.341
$abc$2319$new_new_n59__.out[0] (.names at (3,5))                                     0.000     2.341
| (intra 'clb' routing)                                                              0.000     2.341
| (OPIN:53155 side: (RIGHT,) (3,5,0)0))                                              0.000     2.341
| (CHANY:108763 L4 length:4 (3,5,0)-> (3,2,0))                                       0.119     2.460
| (CHANX:102640 L4 length:4 (4,3,0)-> (7,3,0))                                       0.119     2.579
| (CHANY:111312 L4 length:4 (7,4,0)-> (7,7,0))                                       0.119     2.698
| (CHANX:103600 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     2.759
| (IPIN:46952 side: (TOP,) (8,4,0)0))                                                0.101     2.860
| (intra 'clb' routing)                                                              0.085     2.945
$abc$1050$abc$916$li12_li12.in[1] (.names at (8,4))                                  0.000     2.945
| (primitive '.names' combinational delay)                                           0.218     3.163
$abc$1050$abc$916$li12_li12.out[0] (.names at (8,4))                                 0.000     3.163
| (intra 'clb' routing)                                                              0.000     3.163
counter_output[12].D[0] (dffre at (8,4))                                               0.000     3.163
data arrival time                                                                              3.163

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[12].C[0] (dffre at (8,4))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -3.163
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.300


#Path 9
Startpoint: counter_output[8].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[8].outpad[0] (.output at (1,7) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[8].C[0] (dffre at (3,5))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[8].Q[0] (dffre at (3,5)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:53150 side: (RIGHT,) (3,5,0)0))                                              0.000     1.048
| (CHANY:108960 L4 length:4 (3,5,0)-> (3,8,0))                                       0.119     1.167
| (CHANY:109090 L4 length:2 (3,7,0)-> (3,8,0))                                       0.119     1.286
| (CHANX:105389 L4 length:3 (3,7,0)-> (1,7,0))                                       0.119     1.405
| (CHANY:107829 L1 length:1 (1,7,0)-> (1,7,0))                                       0.061     1.466
| (IPIN:66296 side: (RIGHT,) (1,7,0)0))                                              0.101     1.567
| (intra 'io' routing)                                                               0.733     2.299
out:counter_output[8].outpad[0] (.output at (1,7))                                     0.000     2.299
data arrival time                                                                              2.299

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.299
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.299


#Path 10
Startpoint: counter_output[13].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[13].outpad[0] (.output at (10,3) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[13].C[0] (dffre at (8,4))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[13].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46935 side: (TOP,) (8,4,0)0))                                                0.000     1.048
| (CHANX:103620 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANY:111996 L4 length:4 (8,5,0)-> (8,8,0))                                       0.119     1.228
| (CHANX:104436 L4 length:2 (9,5,0)-> (10,5,0))                                      0.119     1.347
| (CHANY:113025 L4 length:4 (10,5,0)-> (10,2,0))                                     0.119     1.466
| (IPIN:42160 side: (RIGHT,) (10,3,0)0))                                             0.101     1.567
| (intra 'io' routing)                                                               0.733     2.299
out:counter_output[13].outpad[0] (.output at (10,3))                                   0.000     2.299
data arrival time                                                                              2.299

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.299
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.299


#Path 11
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[13].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.000     1.861
| (OPIN:46479 side: (TOP,) (3,4,0)0))                                                0.000     1.861
| (CHANX:103295 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.922
| (CHANY:108316 L1 length:1 (2,5,0)-> (2,5,0))                                       0.061     1.983
| (CHANX:104064 L4 length:4 (3,5,0)-> (6,5,0))                                       0.119     2.101
| (IPIN:53173 side: (TOP,) (3,5,0)0))                                                0.101     2.202
| (intra 'clb' routing)                                                              0.085     2.287
$abc$2319$new_new_n59__.in[0] (.names at (3,5))                                      0.000     2.287
| (primitive '.names' combinational delay)                                           0.054     2.341
$abc$2319$new_new_n59__.out[0] (.names at (3,5))                                     0.000     2.341
| (intra 'clb' routing)                                                              0.000     2.341
| (OPIN:53155 side: (RIGHT,) (3,5,0)0))                                              0.000     2.341
| (CHANY:108763 L4 length:4 (3,5,0)-> (3,2,0))                                       0.119     2.460
| (CHANX:102640 L4 length:4 (4,3,0)-> (7,3,0))                                       0.119     2.579
| (CHANY:111312 L4 length:4 (7,4,0)-> (7,7,0))                                       0.119     2.698
| (CHANX:103600 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     2.759
| (IPIN:46952 side: (TOP,) (8,4,0)0))                                                0.101     2.860
| (intra 'clb' routing)                                                              0.085     2.945
$abc$1050$abc$916$li13_li13.in[4] (.names at (8,4))                                  0.000     2.945
| (primitive '.names' combinational delay)                                           0.173     3.117
$abc$1050$abc$916$li13_li13.out[0] (.names at (8,4))                                 0.000     3.117
| (intra 'clb' routing)                                                              0.000     3.117
counter_output[13].D[0] (dffre at (8,4))                                               0.000     3.117
data arrival time                                                                              3.117

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[13].C[0] (dffre at (8,4))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -3.117
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.254


#Path 12
Startpoint: counter_output[14].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[14].outpad[0] (.output at (10,3) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[14].C[0] (dffre at (8,4))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[14].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46943 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111901 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102942 L1 length:1 (9,3,0)-> (9,3,0))                                       0.061     1.170
| (CHANY:112445 L1 length:1 (9,3,0)-> (9,3,0))                                       0.061     1.231
| (CHANX:102270 L1 length:1 (10,2,0)-> (10,2,0))                                     0.061     1.292
| (CHANY:113090 L4 length:4 (10,3,0)-> (10,6,0))                                     0.119     1.411
| (IPIN:42146 side: (RIGHT,) (10,3,0)0))                                             0.101     1.512
| (intra 'io' routing)                                                               0.733     2.245
out:counter_output[14].outpad[0] (.output at (10,3))                                   0.000     2.245
data arrival time                                                                              2.245

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.245
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.245


#Path 13
Startpoint: counter_output[12].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[12].outpad[0] (.output at (10,2) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[12].C[0] (dffre at (8,4))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[12].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46929 side: (TOP,) (8,4,0)0))                                                0.000     1.048
| (CHANX:103609 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANY:111350 L1 length:1 (7,5,0)-> (7,5,0))                                       0.061     1.170
| (CHANX:104390 L4 length:3 (8,5,0)-> (10,5,0))                                      0.119     1.289
| (CHANY:113035 L4 length:4 (10,5,0)-> (10,2,0))                                     0.119     1.408
| (IPIN:35499 side: (RIGHT,) (10,2,0)0))                                             0.101     1.509
| (intra 'io' routing)                                                               0.733     2.242
out:counter_output[12].outpad[0] (.output at (10,2))                                   0.000     2.242
data arrival time                                                                              2.242

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.242
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.242


#Path 14
Startpoint: counter_output[9].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[9].outpad[0] (.output at (1,7) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[9].C[0] (dffre at (3,5))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[9].Q[0] (dffre at (3,5)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:53157 side: (RIGHT,) (3,5,0)0))                                              0.000     1.048
| (CHANY:108958 L4 length:4 (3,5,0)-> (3,8,0))                                       0.119     1.167
| (CHANX:104613 L4 length:3 (3,6,0)-> (1,6,0))                                       0.119     1.286
| (CHANY:107862 L4 length:2 (1,7,0)-> (1,8,0))                                       0.119     1.405
| (IPIN:66282 side: (RIGHT,) (1,7,0)0))                                              0.101     1.506
| (intra 'io' routing)                                                               0.733     2.239
out:counter_output[9].outpad[0] (.output at (1,7))                                     0.000     2.239
data arrival time                                                                              2.239

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.239
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.239


#Path 15
Startpoint: counter_output[2].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[2].outpad[0] (.output at (1,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[2].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[2].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46491 side: (RIGHT,) (3,4,0)0))                                              0.000     1.048
| (CHANY:108655 L4 length:4 (3,4,0)-> (3,1,0))                                       0.119     1.167
| (CHANX:100941 L4 length:3 (3,1,0)-> (1,1,0))                                       0.119     1.286
| (CHANY:107548 L4 length:4 (1,2,0)-> (1,5,0))                                       0.119     1.405
| (IPIN:45040 side: (RIGHT,) (1,4,0)0))                                              0.101     1.506
| (intra 'io' routing)                                                               0.733     2.239
out:counter_output[2].outpad[0] (.output at (1,4))                                     0.000     2.239
data arrival time                                                                              2.239

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.239
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.239


#Path 16
Startpoint: counter_output[1].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[1].outpad[0] (.output at (1,3) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[1].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[1].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46484 side: (RIGHT,) (3,4,0)0))                                              0.000     1.048
| (CHANY:108663 L4 length:4 (3,4,0)-> (3,1,0))                                       0.119     1.167
| (CHANX:102421 L4 length:3 (3,3,0)-> (1,3,0))                                       0.119     1.286
| (CHANY:107453 L4 length:3 (1,3,0)-> (1,1,0))                                       0.119     1.405
| (IPIN:38360 side: (RIGHT,) (1,3,0)0))                                              0.101     1.506
| (intra 'io' routing)                                                               0.733     2.239
out:counter_output[1].outpad[0] (.output at (1,3))                                     0.000     2.239
data arrival time                                                                              2.239

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.239
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.239


#Path 17
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[14].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.000     1.861
| (OPIN:46479 side: (TOP,) (3,4,0)0))                                                0.000     1.861
| (CHANX:103295 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.922
| (CHANY:108316 L1 length:1 (2,5,0)-> (2,5,0))                                       0.061     1.983
| (CHANX:104064 L4 length:4 (3,5,0)-> (6,5,0))                                       0.119     2.101
| (IPIN:53173 side: (TOP,) (3,5,0)0))                                                0.101     2.202
| (intra 'clb' routing)                                                              0.085     2.287
$abc$2319$new_new_n59__.in[0] (.names at (3,5))                                      0.000     2.287
| (primitive '.names' combinational delay)                                           0.054     2.341
$abc$2319$new_new_n59__.out[0] (.names at (3,5))                                     0.000     2.341
| (intra 'clb' routing)                                                              0.000     2.341
| (OPIN:53155 side: (RIGHT,) (3,5,0)0))                                              0.000     2.341
| (CHANY:108763 L4 length:4 (3,5,0)-> (3,2,0))                                       0.119     2.460
| (CHANX:102640 L4 length:4 (4,3,0)-> (7,3,0))                                       0.119     2.579
| (CHANY:111312 L4 length:4 (7,4,0)-> (7,7,0))                                       0.119     2.698
| (CHANX:103600 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     2.759
| (IPIN:46952 side: (TOP,) (8,4,0)0))                                                0.101     2.860
| (intra 'clb' routing)                                                              0.085     2.945
$abc$1050$abc$916$li14_li14.in[3] (.names at (8,4))                                  0.000     2.945
| (primitive '.names' combinational delay)                                           0.148     3.092
$abc$1050$abc$916$li14_li14.out[0] (.names at (8,4))                                 0.000     3.092
| (intra 'clb' routing)                                                              0.000     3.092
counter_output[14].D[0] (dffre at (8,4))                                               0.000     3.092
data arrival time                                                                              3.092

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[14].C[0] (dffre at (8,4))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -3.092
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.230


#Path 18
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[15].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.000     1.861
| (OPIN:46479 side: (TOP,) (3,4,0)0))                                                0.000     1.861
| (CHANX:103295 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.922
| (CHANY:108316 L1 length:1 (2,5,0)-> (2,5,0))                                       0.061     1.983
| (CHANX:104064 L4 length:4 (3,5,0)-> (6,5,0))                                       0.119     2.101
| (IPIN:53173 side: (TOP,) (3,5,0)0))                                                0.101     2.202
| (intra 'clb' routing)                                                              0.085     2.287
$abc$2319$new_new_n59__.in[0] (.names at (3,5))                                      0.000     2.287
| (primitive '.names' combinational delay)                                           0.054     2.341
$abc$2319$new_new_n59__.out[0] (.names at (3,5))                                     0.000     2.341
| (intra 'clb' routing)                                                              0.000     2.341
| (OPIN:53155 side: (RIGHT,) (3,5,0)0))                                              0.000     2.341
| (CHANY:108763 L4 length:4 (3,5,0)-> (3,2,0))                                       0.119     2.460
| (CHANX:102640 L4 length:4 (4,3,0)-> (7,3,0))                                       0.119     2.579
| (CHANY:111312 L4 length:4 (7,4,0)-> (7,7,0))                                       0.119     2.698
| (CHANX:103600 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     2.759
| (IPIN:46952 side: (TOP,) (8,4,0)0))                                                0.101     2.860
| (intra 'clb' routing)                                                              0.085     2.945
$abc$1050$abc$916$li15_li15.in[3] (.names at (8,4))                                  0.000     2.945
| (primitive '.names' combinational delay)                                           0.148     3.092
$abc$1050$abc$916$li15_li15.out[0] (.names at (8,4))                                 0.000     3.092
| (intra 'clb' routing)                                                              0.000     3.092
counter_output[15].D[0] (dffre at (8,4))                                               0.000     3.092
data arrival time                                                                              3.092

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[15].C[0] (dffre at (8,4))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -3.092
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.230


#Path 19
Startpoint: counter_output[10].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[10].outpad[0] (.output at (1,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[10].C[0] (dffre at (3,5))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[10].Q[0] (dffre at (3,5)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:53139 side: (TOP,) (3,5,0)0))                                                0.000     1.048
| (CHANX:103901 L4 length:3 (3,5,0)-> (1,5,0))                                       0.119     1.167
| (CHANY:107816 L4 length:3 (1,6,0)-> (1,8,0))                                       0.119     1.286
| (IPIN:72962 side: (RIGHT,) (1,8,0)0))                                              0.101     1.387
| (intra 'io' routing)                                                               0.733     2.120
out:counter_output[10].outpad[0] (.output at (1,8))                                    0.000     2.120
data arrival time                                                                              2.120

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.120
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.120


#Path 20
Startpoint: counter_output[5].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[5].outpad[0] (.output at (1,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[5].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[5].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46473 side: (TOP,) (3,4,0)0))                                                0.000     1.048
| (CHANX:103101 L4 length:3 (3,4,0)-> (1,4,0))                                       0.119     1.167
| (CHANY:107704 L1 length:1 (1,5,0)-> (1,5,0))                                       0.061     1.228
| (IPIN:51692 side: (RIGHT,) (1,5,0)0))                                              0.101     1.329
| (intra 'io' routing)                                                               0.733     2.062
out:counter_output[5].outpad[0] (.output at (1,5))                                     0.000     2.062
data arrival time                                                                              2.062

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.062
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.062


#Path 21
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[10].D[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.000     1.861
| (OPIN:46479 side: (TOP,) (3,4,0)0))                                                0.000     1.861
| (CHANX:103294 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.922
| (CHANY:108962 L4 length:4 (3,5,0)-> (3,8,0))                                       0.119     2.040
| (IPIN:53197 side: (RIGHT,) (3,5,0)0))                                              0.101     2.141
| (intra 'clb' routing)                                                              0.085     2.226
$abc$2319$new_new_n56__.in[0] (.names at (3,5))                                      0.000     2.226
| (primitive '.names' combinational delay)                                           0.148     2.374
$abc$2319$new_new_n56__.out[0] (.names at (3,5))                                     0.000     2.374
| (intra 'clb' routing)                                                              0.085     2.459
$abc$1050$abc$916$li10_li10.in[1] (.names at (3,5))                                  0.000     2.459
| (primitive '.names' combinational delay)                                           0.197     2.656
$abc$1050$abc$916$li10_li10.out[0] (.names at (3,5))                                 0.000     2.656
| (intra 'clb' routing)                                                              0.000     2.656
counter_output[10].D[0] (dffre at (3,5))                                               0.000     2.656
data arrival time                                                                              2.656

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[10].C[0] (dffre at (3,5))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.656
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.793


#Path 22
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[11].D[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.000     1.861
| (OPIN:46479 side: (TOP,) (3,4,0)0))                                                0.000     1.861
| (CHANX:103294 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.922
| (CHANY:108962 L4 length:4 (3,5,0)-> (3,8,0))                                       0.119     2.040
| (IPIN:53197 side: (RIGHT,) (3,5,0)0))                                              0.101     2.141
| (intra 'clb' routing)                                                              0.085     2.226
$abc$2319$new_new_n56__.in[0] (.names at (3,5))                                      0.000     2.226
| (primitive '.names' combinational delay)                                           0.148     2.374
$abc$2319$new_new_n56__.out[0] (.names at (3,5))                                     0.000     2.374
| (intra 'clb' routing)                                                              0.085     2.459
$abc$1050$abc$916$li11_li11.in[4] (.names at (3,5))                                  0.000     2.459
| (primitive '.names' combinational delay)                                           0.152     2.611
$abc$1050$abc$916$li11_li11.out[0] (.names at (3,5))                                 0.000     2.611
| (intra 'clb' routing)                                                              0.000     2.611
counter_output[11].D[0] (dffre at (3,5))                                               0.000     2.611
data arrival time                                                                              2.611

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[11].C[0] (dffre at (3,5))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.611
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.748


#Path 23
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[8].D[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.000     1.861
| (OPIN:46479 side: (TOP,) (3,4,0)0))                                                0.000     1.861
| (CHANX:103294 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.922
| (CHANY:108962 L4 length:4 (3,5,0)-> (3,8,0))                                       0.119     2.040
| (IPIN:53197 side: (RIGHT,) (3,5,0)0))                                              0.101     2.141
| (intra 'clb' routing)                                                              0.085     2.226
$abc$2319$new_new_n76__.in[1] (.names at (3,5))                                      0.000     2.226
| (primitive '.names' combinational delay)                                           0.103     2.329
$abc$2319$new_new_n76__.out[0] (.names at (3,5))                                     0.000     2.329
| (intra 'clb' routing)                                                              0.085     2.414
$abc$1050$abc$916$li08_li08.in[1] (.names at (3,5))                                  0.000     2.414
| (primitive '.names' combinational delay)                                           0.148     2.562
$abc$1050$abc$916$li08_li08.out[0] (.names at (3,5))                                 0.000     2.562
| (intra 'clb' routing)                                                              0.000     2.562
counter_output[8].D[0] (dffre at (3,5))                                                0.000     2.562
data arrival time                                                                              2.562

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[8].C[0] (dffre at (3,5))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.562
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.699


#Path 24
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[6].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.085     1.946
$abc$2319$new_new_n73__.in[1] (.names at (3,4))                                      0.000     1.946
| (primitive '.names' combinational delay)                                           0.197     2.143
$abc$2319$new_new_n73__.out[0] (.names at (3,4))                                     0.000     2.143
| (intra 'clb' routing)                                                              0.000     2.143
| (OPIN:46476 side: (TOP,) (3,4,0)0))                                                0.000     2.143
| (CHANX:103288 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     2.204
| (IPIN:46519 side: (TOP,) (3,4,0)0))                                                0.101     2.304
| (intra 'clb' routing)                                                              0.085     2.389
$abc$1050$abc$916$li06_li06.in[2] (.names at (3,4))                                  0.000     2.389
| (primitive '.names' combinational delay)                                           0.136     2.525
$abc$1050$abc$916$li06_li06.out[0] (.names at (3,4))                                 0.000     2.525
| (intra 'clb' routing)                                                              0.000     2.525
counter_output[6].D[0] (dffre at (3,4))                                                0.000     2.525
data arrival time                                                                              2.525

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[6].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.525
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.662


#Path 25
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[9].D[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.000     1.861
| (OPIN:46479 side: (TOP,) (3,4,0)0))                                                0.000     1.861
| (CHANX:103294 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.922
| (CHANY:108962 L4 length:4 (3,5,0)-> (3,8,0))                                       0.119     2.040
| (IPIN:53197 side: (RIGHT,) (3,5,0)0))                                              0.101     2.141
| (intra 'clb' routing)                                                              0.085     2.226
$abc$2319$new_new_n76__.in[1] (.names at (3,5))                                      0.000     2.226
| (primitive '.names' combinational delay)                                           0.103     2.329
$abc$2319$new_new_n76__.out[0] (.names at (3,5))                                     0.000     2.329
| (intra 'clb' routing)                                                              0.085     2.414
$abc$1050$abc$916$li09_li09.in[4] (.names at (3,5))                                  0.000     2.414
| (primitive '.names' combinational delay)                                           0.103     2.517
$abc$1050$abc$916$li09_li09.out[0] (.names at (3,5))                                 0.000     2.517
| (intra 'clb' routing)                                                              0.000     2.517
counter_output[9].D[0] (dffre at (3,5))                                                0.000     2.517
data arrival time                                                                              2.517

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[9].C[0] (dffre at (3,5))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.517
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.654


#Path 26
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[7].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.085     1.946
$abc$2319$new_new_n73__.in[1] (.names at (3,4))                                      0.000     1.946
| (primitive '.names' combinational delay)                                           0.197     2.143
$abc$2319$new_new_n73__.out[0] (.names at (3,4))                                     0.000     2.143
| (intra 'clb' routing)                                                              0.085     2.228
$abc$1050$abc$916$li07_li07.in[1] (.names at (3,4))                                  0.000     2.228
| (primitive '.names' combinational delay)                                           0.152     2.379
$abc$1050$abc$916$li07_li07.out[0] (.names at (3,4))                                 0.000     2.379
| (intra 'clb' routing)                                                              0.000     2.379
counter_output[7].D[0] (dffre at (3,4))                                                0.000     2.379
data arrival time                                                                              2.379

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[7].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.379
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.517


#Path 27
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[3].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     2.066
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[3].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[3].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 28
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[0].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     2.066
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[0].R[0] (dffre at (8,4))                                                                                                                                                                                                                        0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 29
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[1].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     2.066
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[1].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[1].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 30
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[15].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     2.066
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[15].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[15].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 31
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[13].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     2.066
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[13].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[13].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 32
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[2].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     2.066
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[2].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[2].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 33
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[4].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     2.066
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[4].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[4].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 34
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[5].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     2.066
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[5].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[5].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 35
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[6].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     2.066
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[6].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[6].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 36
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[7].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     2.066
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[7].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[7].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 37
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[12].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     2.066
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[12].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[12].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 38
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[14].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.947
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     2.066
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     2.167
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.252
counter_output[14].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.252
data arrival time                                                                                                                                                                                                                                                      2.252

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[14].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.252
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.389


#Path 39
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[3].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n69__.in[3] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n69__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.085     1.946
$abc$1050$abc$916$li03_li03.in[2] (.names at (3,4))                                  0.000     1.946
| (primitive '.names' combinational delay)                                           0.197     2.143
$abc$1050$abc$916$li03_li03.out[0] (.names at (3,4))                                 0.000     2.143
| (intra 'clb' routing)                                                              0.000     2.143
counter_output[3].D[0] (dffre at (3,4))                                                0.000     2.143
data arrival time                                                                              2.143

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[3].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.143
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.280


#Path 40
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[4].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.085     1.946
$abc$1050$abc$916$li04_li04.in[1] (.names at (3,4))                                  0.000     1.946
| (primitive '.names' combinational delay)                                           0.197     2.143
$abc$1050$abc$916$li04_li04.out[0] (.names at (3,4))                                 0.000     2.143
| (intra 'clb' routing)                                                              0.000     2.143
counter_output[4].D[0] (dffre at (3,4))                                                0.000     2.143
data arrival time                                                                              2.143

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[4].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.143
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.280


#Path 41
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[5].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$2319$new_new_n55__.in[4] (.names at (3,4))                                      0.000     1.713
| (primitive '.names' combinational delay)                                           0.148     1.861
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.861
| (intra 'clb' routing)                                                              0.085     1.946
$abc$1050$abc$916$li05_li05.in[1] (.names at (3,4))                                  0.000     1.946
| (primitive '.names' combinational delay)                                           0.152     2.097
$abc$1050$abc$916$li05_li05.out[0] (.names at (3,4))                                 0.000     2.097
| (intra 'clb' routing)                                                              0.000     2.097
counter_output[5].D[0] (dffre at (3,4))                                                0.000     2.097
data arrival time                                                                              2.097

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[5].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.097
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.235


#Path 42
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[11].R[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:53189 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.101     1.987
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.072
counter_output[11].R[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     2.072
data arrival time                                                                                                                                                                                                                                                      2.072

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[11].C[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.072
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.210


#Path 43
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[10].R[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:53189 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.101     1.987
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.072
counter_output[10].R[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     2.072
data arrival time                                                                                                                                                                                                                                                      2.072

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[10].C[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.072
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.210


#Path 44
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[9].R[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:53189 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.101     1.987
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.072
counter_output[9].R[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     2.072
data arrival time                                                                                                                                                                                                                                                      2.072

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[9].C[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.072
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.210


#Path 45
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[8].R[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.894
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.955
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     1.016
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.135
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.254
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.373
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.434
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.535
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.620
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.768
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.768
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.768
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.768
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:53189 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.101     1.987
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.072
counter_output[8].R[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     2.072
data arrival time                                                                                                                                                                                                                                                      2.072

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[8].C[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.072
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.210


#Path 46
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[1].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46515 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$1050$abc$916$li01_li01.in[2] (.names at (3,4))                                  0.000     1.713
| (primitive '.names' combinational delay)                                           0.197     1.910
$abc$1050$abc$916$li01_li01.out[0] (.names at (3,4))                                 0.000     1.910
| (intra 'clb' routing)                                                              0.000     1.910
counter_output[1].D[0] (dffre at (3,4))                                                0.000     1.910
data arrival time                                                                              1.910

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[1].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.910
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.047


#Path 47
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[2].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     1.048
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.109
| (CHANX:102717 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.228
| (CHANX:102521 L4 length:4 (5,3,0)-> (2,3,0))                                       0.119     1.347
| (CHANY:108268 L1 length:1 (2,4,0)-> (2,4,0))                                       0.061     1.408
| (CHANX:103312 L4 length:4 (3,4,0)-> (6,4,0))                                       0.119     1.527
| (IPIN:46499 side: (TOP,) (3,4,0)0))                                                0.101     1.628
| (intra 'clb' routing)                                                              0.085     1.713
$abc$1050$abc$916$li02_li02.in[3] (.names at (3,4))                                  0.000     1.713
| (primitive '.names' combinational delay)                                           0.103     1.815
$abc$1050$abc$916$li02_li02.out[0] (.names at (3,4))                                 0.000     1.815
| (intra 'clb' routing)                                                              0.000     1.815
counter_output[2].D[0] (dffre at (3,4))                                                0.000     1.815
data arrival time                                                                              1.815

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[2].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.815
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.953


#Path 48
Startpoint: load.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[0].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
load.inpad[0] (.input at (10,5))                                           0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (OPIN:56569 side: (RIGHT,) (10,5,0)0))                                             0.000     0.894
| (CHANY:113027 L4 length:4 (10,5,0)-> (10,2,0))                                     0.119     1.013
| (CHANX:102839 L4 length:4 (10,3,0)-> (7,3,0))                                      0.119     1.132
| (CHANY:111908 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.193
| (CHANX:103623 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     1.254
| (IPIN:46963 side: (TOP,) (8,4,0)0))                                                0.101     1.355
| (intra 'clb' routing)                                                              0.085     1.440
$abc$1050$abc$916$li00_li00.in[0] (.names at (8,4))                                  0.000     1.440
| (primitive '.names' combinational delay)                                           0.148     1.588
$abc$1050$abc$916$li00_li00.out[0] (.names at (8,4))                                 0.000     1.588
| (intra 'clb' routing)                                                              0.000     1.588
counter_output[0].D[0] (dffre at (8,4))                                                0.000     1.588
data arrival time                                                                              1.588

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.588
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.725


#End of timing report
