// megafunction wizard: %SDI v9.0%
// GENERATION: XML

// ============================================================
// Megafunction Name(s):
// 			sdi_megacore_top
// ============================================================
// Generated by SDI 9.0 [Altera, IP Toolbench 1.3.0 Build 118]
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
// ************************************************************
// Copyright (C) 1991-2009 Altera Corporation
// Any megafunction design, and related net list (encrypted or decrypted),
// support information, device programming or simulation file, and any other
// associated documentation or information provided by Altera or a partner
// under Altera's Megafunction Partnership Program may be used only to
// program PLD devices (but not masked PLD devices) from Altera.  Any other
// use of such megafunction design, net list, support information, device
// programming or simulation file, or any other related documentation or
// information is prohibited for any other purpose, including, but not
// limited to modification, reverse engineering, de-compiling, or use with
// any other silicon devices, unless such use is explicitly licensed under
// a separate agreement with Altera or a megafunction partner.  Title to
// the intellectual property, including patents, copyrights, trademarks,
// trade secrets, or maskworks, embodied in any such megafunction design,
// net list, support information, device programming or simulation file, or
// any other related documentation or information provided by Altera or a
// megafunction partner, remains with Altera, the megafunction partner, or
// their respective licensors.  No other licenses, including any licenses
// needed under any third party's intellectual property, are provided herein.


module hd_dual_duplex (
	rst,
	rx_serial_refclk,
	tx_pclk,
	tx_serial_refclk,
	sdi_rx,
	txdata,
	tx_trs,
	tx_ln,
	enable_ln,
	enable_crc,
	gxb2_cal_clk,
	sdi_reconfig_clk,
	sdi_reconfig_togxb,
	sdi_gxb_powerdown,
	sdi_tx,
	rxdata,
	rx_data_valid_out,
	rx_anc_data,
	rx_anc_valid,
	rx_anc_error,
	rx_clk,
	rx_F,
	rx_V,
	rx_H,
	rx_AP,
	rx_status,
	tx_status,
	rx_ln,
	rx_xyz,
	xyz_valid,
	rx_eav,
	rx_trs,
	gxb_tx_clkout,
	sdi_reconfig_fromgxb);

	parameter QTB = "on";
	parameter QTB_direction = "Duplex";
	parameter QTB_test_pattern = "false";
	parameter QTB_num_channels = "2";
	parameter QTB_standard = "DL";
	parameter QTB_rate_flag = "false";
	parameter QTB_crc_flag = "false";
	parameter QTB_enable_soft_serdes = "false";
	parameter QTB_tx_clk_option = "no_pll";
	parameter QTB_rx_clk_option = "no_pll";
	parameter QTB_fvh_flag = "true";
	parameter QTB_os_mode = "false";
	parameter QTB_serdes_type = " ";
	parameter QTB_tcvr_protocol_select = "tcvr_protocol";
	parameter QTB_starting_channel_number = "0";
	parameter QTB_devicefamily = "Stratix II GX";
	parameter QTB_dlparam = "true";
	parameter QTB_dsparam = "false";
	parameter QTB_duplex = "true";
	parameter QTB_hdparam = "false";
	parameter QTB_mrparam = "false";
	parameter QTB_multiXcvrText0 = "Device Behavior for Multiple Transceivers";
	parameter QTB_multiXcvrText1 = "Stratix II GX devices have two transmit PLLs per quad allowing each";
	parameter QTB_multiXcvrText2 = "transmitter to run at one of two independent rates.";
	parameter QTB_multiXcvrText3 = "Receivers in a quad share a common training clock, but have independent";
	parameter QTB_multiXcvrText4 = "receiver PLLs. Because the same training clock is used for SD and HD SDI,";
	parameter QTB_multiXcvrText5 = "receivers can accommodate the different standards within a single quad.";
	parameter QTB_rx = "false";
	parameter QTB_sdparam = "false";
	parameter QTB_starting_channel_text_0 = "Each SDI core must have a unique starting channel number.";
	parameter QTB_starting_channel_text_1 = "See ALTERA GXB or SDI user guide for more info.";
	parameter QTB_threegparam = "false";
	parameter QTB_tx = "false";

	input		rst;
	input		rx_serial_refclk;
	input		tx_pclk;
	input		tx_serial_refclk;
	input	[1:0]	sdi_rx;
	input	[39:0]	txdata;
	input	[1:0]	tx_trs;
	input	[21:0]	tx_ln;
	input	[1:0]	enable_ln;
	input	[1:0]	enable_crc;
	input		gxb2_cal_clk;
	input		sdi_reconfig_clk;
	input	[3:0]	sdi_reconfig_togxb;
	input		sdi_gxb_powerdown;
	output	[1:0]	sdi_tx;
	output	[39:0]	rxdata;
	output	[1:0]	rx_data_valid_out;
	output	[39:0]	rx_anc_data;
	output	[3:0]	rx_anc_valid;
	output	[3:0]	rx_anc_error;
	output		rx_clk;
	output	[1:0]	rx_F;
	output	[1:0]	rx_V;
	output	[1:0]	rx_H;
	output	[1:0]	rx_AP;
	output	[10:0]	rx_status;
	output	[1:0]	tx_status;
	output	[21:0]	rx_ln;
	output	[1:0]	rx_xyz;
	output	[1:0]	xyz_valid;
	output	[1:0]	rx_eav;
	output	[1:0]	rx_trs;
	output	[1:0]	gxb_tx_clkout;
	output	[33:0]	sdi_reconfig_fromgxb;


	sdi_megacore_top	sdi_megacore_top_inst(
		.rst(rst),
		.rx_serial_refclk(rx_serial_refclk),
		.tx_pclk(tx_pclk),
		.tx_serial_refclk(tx_serial_refclk),
		.sdi_rx(sdi_rx),
		.txdata(txdata),
		.tx_trs(tx_trs),
		.tx_ln(tx_ln),
		.enable_ln(enable_ln),
		.enable_crc(enable_crc),
		.gxb2_cal_clk(gxb2_cal_clk),
		.sdi_reconfig_clk(sdi_reconfig_clk),
		.sdi_reconfig_togxb(sdi_reconfig_togxb),
		.sdi_gxb_powerdown(sdi_gxb_powerdown),
		.sdi_tx(sdi_tx),
		.rxdata(rxdata),
		.rx_data_valid_out(rx_data_valid_out),
		.rx_anc_data(rx_anc_data),
		.rx_anc_valid(rx_anc_valid),
		.rx_anc_error(rx_anc_error),
		.rx_clk(rx_clk),
		.rx_F(rx_F),
		.rx_V(rx_V),
		.rx_H(rx_H),
		.rx_AP(rx_AP),
		.rx_status(rx_status),
		.tx_status(tx_status),
		.rx_ln(rx_ln),
		.rx_xyz(rx_xyz),
		.xyz_valid(xyz_valid),
		.rx_eav(rx_eav),
		.rx_trs(rx_trs),
		.gxb_tx_clkout(gxb_tx_clkout),
		.sdi_reconfig_fromgxb(sdi_reconfig_fromgxb));

	defparam
		sdi_megacore_top_inst.ENABLE_TX_LOGIC = 1'b1,
		sdi_megacore_top_inst.ENABLE_RX_LOGIC = 1'b1,
		sdi_megacore_top_inst.enable_pattern_generator = 1'b0,
		sdi_megacore_top_inst.num_chs = 2,
		sdi_megacore_top_inst.enable_rate_flags = 1'b0,
		sdi_megacore_top_inst.generate_hd_blocks = 1'b1,
		sdi_megacore_top_inst.generate_sd_blocks = 1'b0,
		sdi_megacore_top_inst.enable_hard_serdes = 1'b1,
		sdi_megacore_top_inst.enable_crc_flag_port = 1'b0,
		sdi_megacore_top_inst.enable_soft_serdes = 1'b0,
		sdi_megacore_top_inst.INCLUDE_TX_PLL = 1'b1,
		sdi_megacore_top_inst.INCLUDE_RX_PLL = 1'b1,
		sdi_megacore_top_inst.enable_fvh_flag_port = 1'b1,
		sdi_megacore_top_inst.ENABLE_RX_GXB = 1'b1,
		sdi_megacore_top_inst.ENABLE_TX_GXB = 1'b1,
		sdi_megacore_top_inst.ENABLE_HD_DUAL_LINK = 1'b1,
		sdi_megacore_top_inst.ENABLE_2X_HD_TX = 1'b0,
		sdi_megacore_top_inst.ENABLE_3G = 1'b0,
		sdi_megacore_top_inst.ENABLE_RX_SS = 1'b0,
		sdi_megacore_top_inst.ENABLE_TX_SS = 1'b0,
		sdi_megacore_top_inst.USE_CYCLONE_CLOCKING = 1'b0,
		sdi_megacore_top_inst.SELECT_ALT2GXB = 1'b1,
		sdi_megacore_top_inst.SELECT_ALT4GXB = 1'b0,
		sdi_megacore_top_inst.STARTING_CHANNEL_NUMBER = 0,
		sdi_megacore_top_inst.STARTING_CHANNEL_NUMBER_LINK_B = 4;
endmodule

// =========================================================
// SDI Wizard Data
// ===============================
// DO NOT EDIT FOLLOWING DATA
// @Altera, IP Toolbench@
// Warning: If you modify this section, SDI Wizard may not be able to reproduce your chosen configuration.
// 
// Retrieval info: <?xml version="1.0"?>
// Retrieval info: <MEGACORE title="SDI MegaCore Function"  version="9.0"  build="118"  iptb_version="1.3.0 Build 118"  format_version="120" >
// Retrieval info:  <NETLIST_SECTION active_core="sdi_megacore_top" >
// Retrieval info:   <STATIC_SECTION>
// Retrieval info:    <PRIVATES>
// Retrieval info:     <NAMESPACE name = "parameterization">
// Retrieval info:      <PRIVATE name = "direction" value="Duplex"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "test_pattern" value="false"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "num_channels" value="2"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "standard" value="DL"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "rate_flag" value="false"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "crc_flag" value="false"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "enable_soft_serdes" value="false"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "tx_clk_option" value="no_pll"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "rx_clk_option" value="no_pll"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "fvh_flag" value="true"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "os_mode" value="false"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "serdes_type" value=" "  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "tcvr_protocol_select" value="tcvr_protocol"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "starting_channel_number" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "devicefamily" value="Stratix II GX"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "dlparam" value="true"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "dsparam" value="false"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "duplex" value="true"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "hdparam" value="false"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "mrparam" value="false"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "multiXcvrText0" value="Device Behavior for Multiple Transceivers"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "multiXcvrText1" value="Stratix II GX devices have two transmit PLLs per quad allowing each"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "multiXcvrText2" value="transmitter to run at one of two independent rates."  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "multiXcvrText3" value="Receivers in a quad share a common training clock, but have independent"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "multiXcvrText4" value="receiver PLLs. Because the same training clock is used for SD and HD SDI,"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "multiXcvrText5" value="receivers can accommodate the different standards within a single quad."  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "rx" value="false"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "sdparam" value="false"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "starting_channel_text_0" value="Each SDI core must have a unique starting channel number."  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "starting_channel_text_1" value="See ALTERA GXB or SDI user guide for more info."  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "threegparam" value="false"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "tx" value="false"  type="STRING"  enable="1" />
// Retrieval info:     </NAMESPACE>
// Retrieval info:     <NAMESPACE name = "simgen_enable">
// Retrieval info:      <PRIVATE name = "language" value="VERILOG"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "enabled" value="1"  type="STRING"  enable="1" />
// Retrieval info:     </NAMESPACE>
// Retrieval info:     <NAMESPACE name = "greybox">
// Retrieval info:      <PRIVATE name = "gb_enabled" value="0"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "filename" value="hd_dual_duplex_syn.v"  type="STRING"  enable="1" />
// Retrieval info:     </NAMESPACE>
// Retrieval info:     <NAMESPACE name = "simgen">
// Retrieval info:      <PRIVATE name = "filename" value="hd_dual_duplex.vo"  type="STRING"  enable="1" />
// Retrieval info:     </NAMESPACE>
// Retrieval info:     <NAMESPACE name = "quartus_settings">
// Retrieval info:      <PRIVATE name = "DEVICE" value="AUTO"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "FAMILY" value="Stratix GX"  type="STRING"  enable="1" />
// Retrieval info:     </NAMESPACE>
// Retrieval info:     <NAMESPACE name = "serializer"/>
// Retrieval info:    </PRIVATES>
// Retrieval info:    <FILES/>
// Retrieval info:    <CONSTANTS>
// Retrieval info:     <CONSTANT name = "ENABLE_TX_LOGIC" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "ENABLE_RX_LOGIC" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "enable_pattern_generator" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "num_chs" value="2"  type="INTEGER" />
// Retrieval info:     <CONSTANT name = "enable_rate_flags" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "generate_hd_blocks" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "generate_sd_blocks" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "enable_hard_serdes" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "enable_crc_flag_port" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "enable_soft_serdes" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "INCLUDE_TX_PLL" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "INCLUDE_RX_PLL" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "enable_fvh_flag_port" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "ENABLE_RX_GXB" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "ENABLE_TX_GXB" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "ENABLE_HD_DUAL_LINK" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "ENABLE_2X_HD_TX" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "ENABLE_3G" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "ENABLE_RX_SS" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "ENABLE_TX_SS" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "USE_CYCLONE_CLOCKING" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "SELECT_ALT2GXB" value="1"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "SELECT_ALT4GXB" value="0"  type="HDL_VECTOR"  radix="BINARY"  width="1"  vhdl_type="STD_LOGIC_VECTOR" />
// Retrieval info:     <CONSTANT name = "STARTING_CHANNEL_NUMBER" value="0"  type="INTEGER" />
// Retrieval info:     <CONSTANT name = "STARTING_CHANNEL_NUMBER_LINK_B" value="4"  type="INTEGER" />
// Retrieval info:    </CONSTANTS>
// Retrieval info:    <PORTS>
// Retrieval info:     <PORT name = "rst" direction="INPUT"  connect_to="rst"  default="NODEFVAL"  width="1"  description="" />
// Retrieval info:     <PORT name = "rx_serial_refclk" direction="INPUT"  connect_to="rx_serial_refclk"  default="NODEFVAL"  width="1"  description="" />
// Retrieval info:     <PORT name = "tx_pclk" direction="INPUT"  connect_to="tx_pclk"  default="NODEFVAL"  width="1"  description="" />
// Retrieval info:     <PORT name = "tx_serial_refclk" direction="INPUT"  connect_to="tx_serial_refclk"  default="NODEFVAL"  width="1"  description="" />
// Retrieval info:     <PORT name = "sdi_tx" direction="OUTPUT"  connect_to="sdi_tx"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "sdi_rx" direction="INPUT"  connect_to="sdi_rx"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rxdata" direction="OUTPUT"  connect_to="rxdata"  default="NODEFVAL"  high_width="39"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_data_valid_out" direction="OUTPUT"  connect_to="rx_data_valid_out"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "txdata" direction="INPUT"  connect_to="txdata"  default="NODEFVAL"  high_width="39"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "tx_trs" direction="INPUT"  connect_to="tx_trs"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "tx_ln" direction="INPUT"  connect_to="tx_ln"  default="NODEFVAL"  high_width="21"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_anc_data" direction="OUTPUT"  connect_to="rx_anc_data"  default="NODEFVAL"  high_width="39"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_anc_valid" direction="OUTPUT"  connect_to="rx_anc_valid"  default="NODEFVAL"  high_width="3"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_anc_error" direction="OUTPUT"  connect_to="rx_anc_error"  default="NODEFVAL"  high_width="3"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_clk" direction="OUTPUT"  connect_to="rx_clk"  default="NODEFVAL"  width="1"  description="" />
// Retrieval info:     <PORT name = "rx_F" direction="OUTPUT"  connect_to="rx_F"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_V" direction="OUTPUT"  connect_to="rx_V"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_H" direction="OUTPUT"  connect_to="rx_H"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_AP" direction="OUTPUT"  connect_to="rx_AP"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_status" direction="OUTPUT"  connect_to="rx_status"  default="NODEFVAL"  high_width="10"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "tx_status" direction="OUTPUT"  connect_to="tx_status"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "enable_ln" direction="INPUT"  connect_to="enable_ln"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "enable_crc" direction="INPUT"  connect_to="enable_crc"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_ln" direction="OUTPUT"  connect_to="rx_ln"  default="NODEFVAL"  high_width="21"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_xyz" direction="OUTPUT"  connect_to="rx_xyz"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "xyz_valid" direction="OUTPUT"  connect_to="xyz_valid"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_eav" direction="OUTPUT"  connect_to="rx_eav"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "rx_trs" direction="OUTPUT"  connect_to="rx_trs"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "gxb2_cal_clk" direction="INPUT"  connect_to="gxb2_cal_clk"  default="NODEFVAL"  width="1"  description="" />
// Retrieval info:     <PORT name = "gxb_tx_clkout" direction="OUTPUT"  connect_to="gxb_tx_clkout"  default="NODEFVAL"  high_width="1"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "sdi_reconfig_clk" direction="INPUT"  connect_to="sdi_reconfig_clk"  default="NODEFVAL"  width="1"  description="" />
// Retrieval info:     <PORT name = "sdi_reconfig_togxb" direction="INPUT"  connect_to="sdi_reconfig_togxb"  default="NODEFVAL"  high_width="3"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "sdi_reconfig_fromgxb" direction="OUTPUT"  connect_to="sdi_reconfig_fromgxb"  default="NODEFVAL"  high_width="33"  low_width="0"  description="" />
// Retrieval info:     <PORT name = "sdi_gxb_powerdown" direction="INPUT"  connect_to="sdi_gxb_powerdown"  default="NODEFVAL"  width="1"  description="" />
// Retrieval info:    </PORTS>
// Retrieval info:    <LIBRARIES/>
// Retrieval info:   </STATIC_SECTION>
// Retrieval info:  </NETLIST_SECTION>
// Retrieval info: </MEGACORE>
// =========================================================
// RELATED_FILES: hd_dual_duplex.v;
// IPFS_FILES: hd_dual_duplex.vo;
// =========================================================
