Classic Timing Analyzer report for Lab9b
Wed Mar 16 14:33:23 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.477 ns                                       ; Q         ; N1        ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.507 ns                                       ; state.R15 ; Z10       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.135 ns                                      ; D         ; D1        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S30 ; state.S30 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S30           ; state.S30           ; clk        ; clk      ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S15           ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 1.313 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S20~DUPLICATE ; state.S25           ; clk        ; clk      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N0                  ; state.S20           ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N0                  ; state.S20~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S25           ; state.S25           ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.R15           ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S20           ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 1.156 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S25           ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 1.156 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S15           ; state.S25           ; clk        ; clk      ; None                        ; None                      ; 1.153 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N0                  ; state.S25           ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S25           ; state.S30           ; clk        ; clk      ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S10           ; state.S30           ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; D0                  ; state.S25           ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S20~DUPLICATE ; state.S30           ; clk        ; clk      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; D0                  ; state.S20           ; clk        ; clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; D0                  ; state.S20~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; D0                  ; state.S30           ; clk        ; clk      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S5            ; state.S30           ; clk        ; clk      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S0            ; state.S25           ; clk        ; clk      ; None                        ; None                      ; 1.100 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N0                  ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; D0                  ; state.S15           ; clk        ; clk      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; D0                  ; state.S10           ; clk        ; clk      ; None                        ; None                      ; 0.999 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S20~DUPLICATE ; state.S20           ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S20~DUPLICATE ; state.S20~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N0                  ; state.S15           ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.R5            ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S15           ; state.S30           ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; D0                  ; state.S5            ; clk        ; clk      ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; D0                  ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q0                  ; state.S20           ; clk        ; clk      ; None                        ; None                      ; 0.930 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q0                  ; state.S20~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.930 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S15           ; state.S15           ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S15           ; state.S20~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S15           ; state.S20           ; clk        ; clk      ; None                        ; None                      ; 0.914 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N0                  ; state.S30           ; clk        ; clk      ; None                        ; None                      ; 0.912 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S10           ; state.S15           ; clk        ; clk      ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q0                  ; state.S25           ; clk        ; clk      ; None                        ; None                      ; 0.899 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S30           ; state.R10           ; clk        ; clk      ; None                        ; None                      ; 0.891 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q0                  ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 0.891 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S5            ; state.S15           ; clk        ; clk      ; None                        ; None                      ; 0.878 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.R10           ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S0            ; state.S5            ; clk        ; clk      ; None                        ; None                      ; 0.859 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q0                  ; state.S10           ; clk        ; clk      ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q0                  ; state.S5            ; clk        ; clk      ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q0                  ; state.S30           ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q0                  ; state.S15           ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; D1                  ; D0                  ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S0            ; state.S10           ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S5            ; state.S10           ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S10           ; state.S20           ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S10           ; state.S20~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q1                  ; Q0                  ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N1                  ; N0                  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S25           ; state.R5            ; clk        ; clk      ; None                        ; None                      ; 0.696 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N0                  ; state.S10           ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N0                  ; state.S5            ; clk        ; clk      ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S20           ; state.R5            ; clk        ; clk      ; None                        ; None                      ; 0.614 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S30           ; state.R5            ; clk        ; clk      ; None                        ; None                      ; 0.513 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S30           ; state.R15           ; clk        ; clk      ; None                        ; None                      ; 0.513 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S0            ; state.S0            ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S5            ; state.S5            ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S25           ; state.R10           ; clk        ; clk      ; None                        ; None                      ; 0.445 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.S10           ; state.S10           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                  ; To Clock ;
+-------+--------------+------------+------+---------------------+----------+
; N/A   ; None         ; 4.477 ns   ; Q    ; N0                  ; clk      ;
; N/A   ; None         ; 4.477 ns   ; Q    ; N1                  ; clk      ;
; N/A   ; None         ; 4.294 ns   ; Q    ; D0                  ; clk      ;
; N/A   ; None         ; 3.943 ns   ; Q    ; D1                  ; clk      ;
; N/A   ; None         ; 3.933 ns   ; N    ; D0                  ; clk      ;
; N/A   ; None         ; 3.719 ns   ; N    ; N0                  ; clk      ;
; N/A   ; None         ; 3.719 ns   ; N    ; N1                  ; clk      ;
; N/A   ; None         ; 3.648 ns   ; P20  ; state.S0            ; clk      ;
; N/A   ; None         ; 3.582 ns   ; N    ; D1                  ; clk      ;
; N/A   ; None         ; 3.548 ns   ; D    ; D0                  ; clk      ;
; N/A   ; None         ; 3.546 ns   ; P25  ; state.S25           ; clk      ;
; N/A   ; None         ; 3.542 ns   ; P20  ; state.S30           ; clk      ;
; N/A   ; None         ; 3.534 ns   ; P20  ; state.S25           ; clk      ;
; N/A   ; None         ; 3.532 ns   ; P25  ; state.S30           ; clk      ;
; N/A   ; None         ; 3.512 ns   ; P15  ; state.S25           ; clk      ;
; N/A   ; None         ; 3.401 ns   ; P20  ; state.S20           ; clk      ;
; N/A   ; None         ; 3.401 ns   ; P20  ; state.S20~DUPLICATE ; clk      ;
; N/A   ; None         ; 3.397 ns   ; P15  ; state.S30           ; clk      ;
; N/A   ; None         ; 3.396 ns   ; P25  ; state.S0            ; clk      ;
; N/A   ; None         ; 3.391 ns   ; P25  ; state.S20           ; clk      ;
; N/A   ; None         ; 3.391 ns   ; P25  ; state.S20~DUPLICATE ; clk      ;
; N/A   ; None         ; 3.390 ns   ; Q    ; Q0                  ; clk      ;
; N/A   ; None         ; 3.315 ns   ; P15  ; state.S0            ; clk      ;
; N/A   ; None         ; 3.310 ns   ; P25  ; state.S15           ; clk      ;
; N/A   ; None         ; 3.304 ns   ; D    ; N0                  ; clk      ;
; N/A   ; None         ; 3.304 ns   ; D    ; N1                  ; clk      ;
; N/A   ; None         ; 3.298 ns   ; P20  ; state.S15           ; clk      ;
; N/A   ; None         ; 3.262 ns   ; P15  ; state.S15           ; clk      ;
; N/A   ; None         ; 3.262 ns   ; P15  ; state.S20~DUPLICATE ; clk      ;
; N/A   ; None         ; 3.258 ns   ; P15  ; state.S20           ; clk      ;
; N/A   ; None         ; 3.197 ns   ; D    ; D1                  ; clk      ;
; N/A   ; None         ; 3.121 ns   ; Q    ; Q1                  ; clk      ;
; N/A   ; None         ; 2.995 ns   ; P15  ; state.R5            ; clk      ;
; N/A   ; None         ; 2.887 ns   ; P25  ; state.R5            ; clk      ;
; N/A   ; None         ; 2.825 ns   ; P15  ; state.R10           ; clk      ;
; N/A   ; None         ; 2.808 ns   ; P25  ; state.R15           ; clk      ;
; N/A   ; None         ; 2.808 ns   ; P15  ; state.R15           ; clk      ;
; N/A   ; None         ; 2.807 ns   ; P25  ; state.R10           ; clk      ;
; N/A   ; None         ; 2.794 ns   ; P20  ; state.R5            ; clk      ;
; N/A   ; None         ; 2.783 ns   ; P20  ; state.R10           ; clk      ;
; N/A   ; None         ; 2.783 ns   ; P20  ; state.R15           ; clk      ;
; N/A   ; None         ; 2.772 ns   ; N    ; Q0                  ; clk      ;
; N/A   ; None         ; 2.768 ns   ; D    ; Q0                  ; clk      ;
; N/A   ; None         ; 2.760 ns   ; N    ; Q1                  ; clk      ;
; N/A   ; None         ; 2.375 ns   ; D    ; Q1                  ; clk      ;
+-------+--------------+------------+------+---------------------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+-----------+-----+------------+
; Slack ; Required tco ; Actual tco ; From      ; To  ; From Clock ;
+-------+--------------+------------+-----------+-----+------------+
; N/A   ; None         ; 7.507 ns   ; state.R15 ; Z10 ; clk        ;
; N/A   ; None         ; 7.383 ns   ; state.R15 ; Z5  ; clk        ;
; N/A   ; None         ; 7.284 ns   ; state.R10 ; Z10 ; clk        ;
; N/A   ; None         ; 7.246 ns   ; D0        ; Do  ; clk        ;
; N/A   ; None         ; 7.160 ns   ; state.R5  ; Z5  ; clk        ;
; N/A   ; None         ; 6.688 ns   ; Q0        ; Qo  ; clk        ;
; N/A   ; None         ; 6.355 ns   ; N0        ; No  ; clk        ;
+-------+--------------+------------+-----------+-----+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                  ; To Clock ;
+---------------+-------------+-----------+------+---------------------+----------+
; N/A           ; None        ; -2.135 ns ; D    ; D1                  ; clk      ;
; N/A           ; None        ; -2.136 ns ; D    ; Q1                  ; clk      ;
; N/A           ; None        ; -2.295 ns ; N    ; N1                  ; clk      ;
; N/A           ; None        ; -2.314 ns ; D    ; D0                  ; clk      ;
; N/A           ; None        ; -2.372 ns ; N    ; N0                  ; clk      ;
; N/A           ; None        ; -2.393 ns ; N    ; D0                  ; clk      ;
; N/A           ; None        ; -2.521 ns ; N    ; D1                  ; clk      ;
; N/A           ; None        ; -2.521 ns ; N    ; Q1                  ; clk      ;
; N/A           ; None        ; -2.529 ns ; D    ; Q0                  ; clk      ;
; N/A           ; None        ; -2.533 ns ; N    ; Q0                  ; clk      ;
; N/A           ; None        ; -2.544 ns ; P20  ; state.R10           ; clk      ;
; N/A           ; None        ; -2.544 ns ; P20  ; state.R15           ; clk      ;
; N/A           ; None        ; -2.555 ns ; P20  ; state.R5            ; clk      ;
; N/A           ; None        ; -2.568 ns ; P25  ; state.R10           ; clk      ;
; N/A           ; None        ; -2.569 ns ; P25  ; state.R15           ; clk      ;
; N/A           ; None        ; -2.569 ns ; P15  ; state.R15           ; clk      ;
; N/A           ; None        ; -2.586 ns ; P15  ; state.R10           ; clk      ;
; N/A           ; None        ; -2.648 ns ; P25  ; state.R5            ; clk      ;
; N/A           ; None        ; -2.756 ns ; P15  ; state.R5            ; clk      ;
; N/A           ; None        ; -2.882 ns ; Q    ; Q1                  ; clk      ;
; N/A           ; None        ; -2.944 ns ; P15  ; state.S20           ; clk      ;
; N/A           ; None        ; -2.944 ns ; P15  ; state.S20~DUPLICATE ; clk      ;
; N/A           ; None        ; -3.023 ns ; P15  ; state.S15           ; clk      ;
; N/A           ; None        ; -3.055 ns ; P20  ; state.S20           ; clk      ;
; N/A           ; None        ; -3.059 ns ; P20  ; state.S15           ; clk      ;
; N/A           ; None        ; -3.059 ns ; P20  ; state.S20~DUPLICATE ; clk      ;
; N/A           ; None        ; -3.065 ns ; D    ; N0                  ; clk      ;
; N/A           ; None        ; -3.065 ns ; D    ; N1                  ; clk      ;
; N/A           ; None        ; -3.066 ns ; P15  ; state.S30           ; clk      ;
; N/A           ; None        ; -3.067 ns ; P25  ; state.S20           ; clk      ;
; N/A           ; None        ; -3.070 ns ; P20  ; state.S25           ; clk      ;
; N/A           ; None        ; -3.071 ns ; P25  ; state.S15           ; clk      ;
; N/A           ; None        ; -3.071 ns ; P25  ; state.S20~DUPLICATE ; clk      ;
; N/A           ; None        ; -3.076 ns ; P15  ; state.S0            ; clk      ;
; N/A           ; None        ; -3.102 ns ; P20  ; state.S30           ; clk      ;
; N/A           ; None        ; -3.114 ns ; P25  ; state.S30           ; clk      ;
; N/A           ; None        ; -3.151 ns ; Q    ; Q0                  ; clk      ;
; N/A           ; None        ; -3.157 ns ; P25  ; state.S0            ; clk      ;
; N/A           ; None        ; -3.160 ns ; P25  ; state.S25           ; clk      ;
; N/A           ; None        ; -3.259 ns ; P15  ; state.S25           ; clk      ;
; N/A           ; None        ; -3.409 ns ; P20  ; state.S0            ; clk      ;
; N/A           ; None        ; -3.704 ns ; Q    ; D1                  ; clk      ;
; N/A           ; None        ; -4.055 ns ; Q    ; D0                  ; clk      ;
; N/A           ; None        ; -4.238 ns ; Q    ; N0                  ; clk      ;
; N/A           ; None        ; -4.238 ns ; Q    ; N1                  ; clk      ;
+---------------+-------------+-----------+------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Mar 16 14:33:23 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab9b -c Lab9b --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "state.S30" and destination register "state.S30"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.339 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 5; REG Node = 'state.S30'
            Info: 2: + IC(0.336 ns) + CELL(0.228 ns) = 0.564 ns; Loc. = LCCOMB_X18_Y3_N6; Fanout = 1; COMB Node = 'Selector6~1'
            Info: 3: + IC(0.348 ns) + CELL(0.272 ns) = 1.184 ns; Loc. = LCCOMB_X18_Y3_N26; Fanout = 1; COMB Node = 'Selector6~0'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.339 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 5; REG Node = 'state.S30'
            Info: Total cell delay = 0.655 ns ( 48.92 % )
            Info: Total interconnect delay = 0.684 ns ( 51.08 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.470 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 5; REG Node = 'state.S30'
                Info: Total cell delay = 1.472 ns ( 59.60 % )
                Info: Total interconnect delay = 0.998 ns ( 40.40 % )
            Info: - Longest clock path from clock "clk" to source register is 2.470 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 5; REG Node = 'state.S30'
                Info: Total cell delay = 1.472 ns ( 59.60 % )
                Info: Total interconnect delay = 0.998 ns ( 40.40 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "N0" (data pin = "Q", clock pin = "clk") is 4.477 ns
    Info: + Longest pin to register delay is 6.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 3; PIN Node = 'Q'
        Info: 2: + IC(4.714 ns) + CELL(0.225 ns) = 5.796 ns; Loc. = LCCOMB_X17_Y3_N2; Fanout = 2; COMB Node = 'N1~0'
        Info: 3: + IC(0.315 ns) + CELL(0.746 ns) = 6.857 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 11; REG Node = 'N0'
        Info: Total cell delay = 1.828 ns ( 26.66 % )
        Info: Total interconnect delay = 5.029 ns ( 73.34 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 11; REG Node = 'N0'
        Info: Total cell delay = 1.472 ns ( 59.60 % )
        Info: Total interconnect delay = 0.998 ns ( 40.40 % )
Info: tco from clock "clk" to destination pin "Z10" through register "state.R15" is 7.507 ns
    Info: + Longest clock path from clock "clk" to source register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X17_Y3_N27; Fanout = 2; REG Node = 'state.R15'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N27; Fanout = 2; REG Node = 'state.R15'
        Info: 2: + IC(0.351 ns) + CELL(0.346 ns) = 0.697 ns; Loc. = LCCOMB_X17_Y3_N30; Fanout = 1; COMB Node = 'Z10~0'
        Info: 3: + IC(2.295 ns) + CELL(1.952 ns) = 4.944 ns; Loc. = PIN_E11; Fanout = 0; PIN Node = 'Z10'
        Info: Total cell delay = 2.298 ns ( 46.48 % )
        Info: Total interconnect delay = 2.646 ns ( 53.52 % )
Info: th for register "D1" (data pin = "D", clock pin = "clk") is -2.135 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N19; Fanout = 1; REG Node = 'D1'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 5; PIN Node = 'D'
        Info: 2: + IC(3.740 ns) + CELL(0.053 ns) = 4.602 ns; Loc. = LCCOMB_X18_Y2_N18; Fanout = 1; COMB Node = 'D1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.757 ns; Loc. = LCFF_X18_Y2_N19; Fanout = 1; REG Node = 'D1'
        Info: Total cell delay = 1.017 ns ( 21.38 % )
        Info: Total interconnect delay = 3.740 ns ( 78.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Wed Mar 16 14:33:23 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


