// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module keygen_zint_bezout_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        vla18_address0,
        vla18_ce0,
        vla18_we0,
        vla18_d0,
        vla18_q0,
        vla18_address1,
        vla18_ce1,
        vla18_we1,
        vla18_d1,
        vla18_q1,
        ap_return
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] vla18_address0;
output   vla18_ce0;
output  [3:0] vla18_we0;
output  [31:0] vla18_d0;
input  [31:0] vla18_q0;
output  [12:0] vla18_address1;
output   vla18_ce1;
output  [3:0] vla18_we1;
output  [31:0] vla18_d1;
input  [31:0] vla18_q1;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[12:0] vla18_address0;
reg vla18_ce0;
reg[3:0] vla18_we0;
reg[31:0] vla18_d0;
reg[12:0] vla18_address1;
reg vla18_ce1;
reg[3:0] vla18_we1;
reg[31:0] vla18_d1;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [12:0] vla18_addr_reg_2667;
wire   [12:0] vla18_addr_28_reg_2672;
wire  signed [30:0] trunc_ln651_fu_702_p1;
reg  signed [30:0] trunc_ln651_reg_2677;
wire    ap_CS_fsm_state2;
wire  signed [30:0] y_7_fu_742_p2;
reg  signed [30:0] y_7_reg_2682;
wire   [30:0] mul_ln658_fu_748_p2;
reg   [30:0] mul_ln658_reg_2687;
wire  signed [30:0] trunc_ln651_1_fu_754_p1;
reg  signed [30:0] trunc_ln651_1_reg_2692;
wire  signed [30:0] y_12_fu_794_p2;
reg  signed [30:0] y_12_reg_2697;
wire   [30:0] mul_ln658_2_fu_800_p2;
reg   [30:0] mul_ln658_2_reg_2702;
wire   [9:0] tmp_fu_809_p3;
reg   [9:0] tmp_reg_2710;
wire    ap_CS_fsm_state3;
wire  signed [30:0] sub_ln658_1_fu_886_p2;
reg  signed [30:0] sub_ln658_1_reg_2730;
wire    ap_CS_fsm_state4;
wire   [0:0] exitcond97_fu_871_p2;
wire  signed [30:0] y_15_fu_891_p2;
reg  signed [30:0] y_15_reg_2735;
wire   [30:0] mul_ln659_fu_896_p2;
reg   [30:0] mul_ln659_reg_2740;
wire   [9:0] tmp_3_fu_909_p3;
reg   [9:0] tmp_3_reg_2748;
wire    ap_CS_fsm_state5;
wire  signed [30:0] y_17_fu_981_p2;
reg  signed [30:0] y_17_reg_2768;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond96_fu_971_p2;
wire  signed [30:0] sub_ln659_1_fu_990_p2;
reg  signed [30:0] sub_ln659_1_reg_2773;
wire  signed [30:0] sub_ln659_fu_1001_p2;
reg  signed [30:0] sub_ln659_reg_2778;
wire    ap_CS_fsm_state7;
wire   [30:0] x0i_fu_1094_p2;
reg   [30:0] x0i_reg_2803;
wire    ap_CS_fsm_state9;
wire   [0:0] exitcond94_fu_1078_p2;
wire   [9:0] tmp_8_fu_1107_p3;
reg   [9:0] tmp_8_reg_2811;
wire    ap_CS_fsm_state10;
wire   [30:0] y0i_fu_1184_p2;
reg   [30:0] y0i_reg_2831;
wire    ap_CS_fsm_state11;
wire   [0:0] exitcond93_fu_1169_p2;
wire   [9:0] tmp_10_fu_1197_p3;
reg   [9:0] tmp_10_reg_2839;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state17;
wire   [31:0] a0_1_fu_1361_p2;
wire    ap_CS_fsm_state18;
wire   [31:0] a1_1_fu_1379_p2;
wire   [31:0] b0_1_fu_1397_p2;
wire   [31:0] b1_1_fu_1415_p2;
wire   [31:0] c0_fu_1455_p2;
wire   [7:0] j_5_fu_1461_p2;
wire   [63:0] a_hi_fu_1531_p2;
reg   [63:0] a_hi_reg_2948;
wire   [0:0] icmp_ln2066_fu_1467_p2;
wire   [63:0] b_hi_fu_1553_p2;
reg   [63:0] b_hi_reg_2953;
wire    ap_CS_fsm_state19;
wire   [4:0] i_1_fu_1569_p2;
wire    ap_CS_fsm_state20;
wire   [31:0] a_lo_3_fu_1829_p2;
wire   [0:0] icmp_ln2107_fu_1563_p2;
wire   [63:0] pa_2_fu_1849_p2;
wire   [63:0] pb_2_fu_1861_p2;
wire   [63:0] a_hi_3_fu_1901_p2;
wire   [31:0] b_lo_3_fu_1921_p2;
wire   [63:0] qa_2_fu_1933_p2;
wire   [63:0] qb_2_fu_1945_p2;
wire   [63:0] b_hi_3_fu_1977_p2;
wire   [7:0] u_34_fu_1989_p2;
reg   [7:0] u_34_reg_3019;
wire    ap_CS_fsm_state21;
wire   [12:0] zext_ln1753_1_fu_2003_p1;
reg   [12:0] zext_ln1753_1_reg_3024;
wire   [0:0] icmp_ln1749_fu_1983_p2;
wire   [0:0] icmp_ln1757_fu_2049_p2;
reg   [0:0] icmp_ln1757_reg_3040;
wire   [0:0] nega_fu_2065_p3;
reg   [0:0] nega_reg_3044;
wire   [31:0] select_ln1707_fu_2073_p3;
reg   [31:0] select_ln1707_reg_3050;
wire   [30:0] select_ln1720_fu_2081_p3;
reg   [30:0] select_ln1720_reg_3055;
wire    ap_CS_fsm_state22;
wire   [7:0] u_33_fu_2237_p2;
reg   [7:0] u_33_reg_3073;
wire    ap_CS_fsm_state23;
reg   [12:0] vla18_addr_52_reg_3078;
wire   [0:0] icmp_ln1716_fu_2231_p2;
wire   [0:0] negb_fu_2276_p3;
reg   [0:0] negb_reg_3084;
wire   [31:0] select_ln1707_1_fu_2284_p3;
reg   [31:0] select_ln1707_1_reg_3090;
wire   [30:0] select_ln1720_1_fu_2292_p3;
reg   [30:0] select_ln1720_1_reg_3095;
wire    ap_CS_fsm_state24;
wire   [7:0] u_35_fu_2353_p2;
reg   [7:0] u_35_reg_3108;
wire    ap_CS_fsm_state25;
reg   [12:0] vla18_addr_53_reg_3113;
wire   [0:0] icmp_ln1716_1_fu_2347_p2;
wire   [63:0] pa_3_fu_2411_p2;
reg   [63:0] pa_3_reg_3119;
wire   [63:0] pb_3_fu_2430_p2;
reg   [63:0] pb_3_reg_3124;
wire   [63:0] qa_3_fu_2456_p2;
reg   [63:0] qa_3_reg_3129;
wire   [63:0] qb_3_fu_2475_p2;
reg   [63:0] qb_3_reg_3134;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln2193_fu_2553_p2;
wire    grp_zint_co_reduce_mod_1_fu_674_ap_start;
wire    grp_zint_co_reduce_mod_1_fu_674_ap_done;
wire    grp_zint_co_reduce_mod_1_fu_674_ap_idle;
wire    grp_zint_co_reduce_mod_1_fu_674_ap_ready;
wire   [12:0] grp_zint_co_reduce_mod_1_fu_674_vla18_address0;
wire    grp_zint_co_reduce_mod_1_fu_674_vla18_ce0;
wire   [3:0] grp_zint_co_reduce_mod_1_fu_674_vla18_we0;
wire   [31:0] grp_zint_co_reduce_mod_1_fu_674_vla18_d0;
wire   [12:0] grp_zint_co_reduce_mod_1_fu_674_vla18_address1;
wire    grp_zint_co_reduce_mod_1_fu_674_vla18_ce1;
wire   [3:0] grp_zint_co_reduce_mod_1_fu_674_vla18_we1;
wire   [31:0] grp_zint_co_reduce_mod_1_fu_674_vla18_d1;
reg   [8:0] grp_zint_co_reduce_mod_1_fu_674_a;
reg   [12:0] grp_zint_co_reduce_mod_1_fu_674_b;
reg   [11:0] grp_zint_co_reduce_mod_1_fu_674_m;
reg   [30:0] grp_zint_co_reduce_mod_1_fu_674_m0i;
reg   [7:0] j_reg_410;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln2043_fu_1284_p2;
reg   [7:0] j_1_reg_421;
reg   [31:0] b1_reg_434;
reg   [31:0] b0_reg_445;
reg   [31:0] a1_reg_456;
reg   [31:0] a0_reg_467;
reg   [31:0] c1_reg_478;
reg   [31:0] c0_2_reg_489;
reg   [4:0] i_reg_502;
reg  signed [63:0] qb_reg_513;
reg  signed [63:0] qa_reg_525;
reg  signed [63:0] pb_reg_537;
reg  signed [63:0] pa_reg_549;
reg   [31:0] b_lo_1_reg_561;
reg   [31:0] a_lo_1_reg_570;
reg   [63:0] b_hi_1_reg_579;
reg   [63:0] a_hi_1_reg_588;
reg  signed [32:0] ccb_reg_597;
reg  signed [32:0] cca_reg_609;
reg   [7:0] u_reg_621;
reg   [0:0] cc_reg_632;
reg   [7:0] u_20_reg_642;
reg   [0:0] cc_12_reg_653;
reg   [7:0] u_23_reg_663;
reg    grp_zint_co_reduce_mod_1_fu_674_ap_start_reg;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state29;
wire   [63:0] p_cast9_fu_837_p1;
wire   [63:0] p_cast10_fu_861_p1;
wire   [63:0] p_cast11_fu_937_p1;
wire   [63:0] p_cast12_fu_961_p1;
wire   [63:0] p_cast13_fu_1043_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] p_cast14_fu_1067_p1;
wire   [63:0] p_cast15_fu_1135_p1;
wire   [63:0] p_cast16_fu_1159_p1;
wire   [63:0] p_cast17_fu_1225_p1;
wire   [63:0] p_cast18_fu_1249_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln2069_fu_1323_p1;
wire   [63:0] zext_ln2070_fu_1344_p1;
wire   [63:0] zext_ln1753_fu_2023_p1;
wire   [63:0] zext_ln1754_fu_2044_p1;
wire   [63:0] zext_ln1758_fu_2177_p1;
wire   [63:0] zext_ln1759_fu_2206_p1;
wire   [63:0] zext_ln1719_fu_2271_p1;
wire   [63:0] zext_ln1719_1_fu_2387_p1;
wire   [63:0] zext_ln2194_fu_2587_p1;
reg   [7:0] loop_index28_fu_154;
wire   [7:0] empty_194_fu_866_p2;
reg   [7:0] loop_index22_fu_158;
wire   [7:0] empty_197_fu_966_p2;
reg   [7:0] empty_207_fu_162;
wire   [7:0] add_ptr7_sum_fu_1009_p2;
wire   [0:0] exitcond95_fu_1048_p2;
reg   [7:0] empty_199_fu_166;
wire   [7:0] empty_200_fu_1072_p2;
reg   [7:0] loop_index16_fu_170;
wire   [7:0] empty_203_fu_1164_p2;
reg   [7:0] loop_index_fu_174;
wire   [7:0] empty_206_fu_1254_p2;
wire   [0:0] exitcond92_fu_1259_p2;
reg   [13:0] num_fu_178;
wire   [13:0] num_3_fu_2482_p2;
reg   [7:0] j_3_fu_182;
wire   [7:0] j_7_fu_2592_p2;
reg   [31:0] rc_1_fu_186;
wire   [31:0] rc_2_fu_2603_p2;
wire   [31:0] rc_fu_2539_p2;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state33;
wire   [31:0] add_ln2037_fu_1274_p2;
wire   [31:0] trunc_ln1764_fu_2055_p1;
wire   [31:0] trunc_ln1765_fu_2060_p1;
wire   [31:0] zext_ln1758_1_fu_2157_p1;
wire   [31:0] zext_ln1759_1_fu_2186_p1;
wire   [31:0] zext_ln1721_fu_2334_p1;
wire   [31:0] zext_ln1721_1_fu_2526_p1;
wire  signed [30:0] y_fu_706_p2;
wire   [30:0] mul_ln656_fu_712_p2;
wire  signed [30:0] y_6_fu_724_p0;
wire  signed [30:0] y_6_fu_724_p2;
wire   [30:0] mul_ln657_fu_730_p2;
wire  signed [30:0] y_7_fu_742_p0;
wire  signed [30:0] y_10_fu_758_p2;
wire   [30:0] mul_ln656_3_fu_764_p2;
wire  signed [30:0] y_11_fu_776_p0;
wire  signed [30:0] y_11_fu_776_p2;
wire   [30:0] mul_ln657_3_fu_782_p2;
wire  signed [30:0] y_12_fu_794_p0;
wire   [11:0] p_cast_fu_817_p1;
wire   [11:0] empty_fu_821_p2;
wire   [9:0] tmp_1_fu_827_p4;
wire   [12:0] p_cast1_fu_842_p1;
wire   [12:0] empty_193_fu_845_p2;
wire   [10:0] tmp_2_fu_851_p4;
wire  signed [30:0] y_15_fu_891_p0;
wire   [11:0] p_cast2_fu_917_p1;
wire   [11:0] empty_195_fu_921_p2;
wire   [9:0] tmp_4_fu_927_p4;
wire   [12:0] p_cast3_fu_942_p1;
wire   [12:0] empty_196_fu_945_p2;
wire   [10:0] tmp_5_fu_951_p4;
wire   [30:0] mul_ln659_1_fu_985_p2;
wire   [9:0] tmp_6_fu_1015_p3;
wire   [10:0] p_cast4_fu_1023_p1;
wire   [10:0] empty_198_fu_1027_p2;
wire   [8:0] tmp_7_fu_1033_p4;
wire  signed [30:0] x0i_fu_1094_p1;
wire   [11:0] p_cast5_fu_1115_p1;
wire   [11:0] empty_201_fu_1119_p2;
wire   [9:0] tmp_9_fu_1125_p4;
wire   [12:0] p_cast6_fu_1140_p1;
wire   [12:0] empty_202_fu_1143_p2;
wire   [10:0] tmp_s_fu_1149_p4;
wire  signed [30:0] y0i_fu_1184_p1;
wire   [11:0] p_cast7_fu_1205_p1;
wire   [11:0] empty_204_fu_1209_p2;
wire   [9:0] tmp_11_fu_1215_p4;
wire   [12:0] p_cast8_fu_1230_p1;
wire   [12:0] empty_205_fu_1233_p2;
wire   [10:0] tmp_12_fu_1239_p4;
wire   [9:0] shl_ln_fu_1295_p3;
wire   [12:0] zext_ln2069_1_fu_1303_p1;
wire   [12:0] add_ln2069_fu_1307_p2;
wire   [10:0] lshr_ln_fu_1313_p4;
wire   [12:0] add_ln2070_fu_1328_p2;
wire   [10:0] lshr_ln10_fu_1334_p4;
wire   [31:0] xor_ln2071_fu_1349_p2;
wire   [31:0] and_ln2071_fu_1355_p2;
wire   [31:0] xor_ln2072_fu_1367_p2;
wire   [31:0] and_ln2072_fu_1373_p2;
wire   [31:0] xor_ln2073_fu_1385_p2;
wire   [31:0] and_ln2073_fu_1391_p2;
wire   [31:0] xor_ln2074_fu_1403_p2;
wire   [31:0] and_ln2074_fu_1409_p2;
wire   [31:0] or_ln2076_fu_1421_p2;
wire   [31:0] add_ln2076_fu_1427_p2;
wire   [0:0] tmp_16_fu_1433_p3;
wire   [0:0] xor_ln2076_fu_1441_p2;
wire   [31:0] select_ln2076_fu_1447_p3;
wire   [31:0] and_ln2085_fu_1473_p2;
wire   [31:0] xor_ln2086_fu_1485_p2;
wire   [31:0] and_ln2087_fu_1497_p2;
wire   [31:0] a0_2_fu_1491_p2;
wire   [62:0] shl_ln14_fu_1515_p3;
wire   [31:0] a1_2_fu_1479_p2;
wire   [63:0] zext_ln2089_fu_1523_p1;
wire   [63:0] zext_ln2089_1_fu_1527_p1;
wire   [31:0] b0_2_fu_1509_p2;
wire   [62:0] shl_ln15_fu_1537_p3;
wire   [31:0] b1_2_fu_1503_p2;
wire   [63:0] zext_ln2090_fu_1545_p1;
wire   [63:0] zext_ln2090_1_fu_1549_p1;
wire   [63:0] rz_fu_1575_p2;
wire   [63:0] xor_ln2128_fu_1587_p2;
wire   [63:0] xor_ln2127_fu_1581_p2;
wire   [63:0] and_ln2128_fu_1593_p2;
wire   [63:0] xor_ln2127_1_fu_1599_p2;
wire   [31:0] zext_ln2107_fu_1559_p1;
wire   [31:0] lshr_ln2140_fu_1613_p2;
wire   [31:0] lshr_ln2141_fu_1623_p2;
wire   [0:0] trunc_ln2142_fu_1629_p1;
wire   [0:0] rt_fu_1605_p3;
wire   [0:0] and_ln2142_fu_1633_p2;
wire   [0:0] oa_fu_1619_p1;
wire   [0:0] and_ln2143_fu_1645_p2;
wire   [0:0] xor_ln2143_fu_1651_p2;
wire   [0:0] xor_ln2144_fu_1663_p2;
wire   [0:0] cAB_fu_1639_p2;
wire   [31:0] select_ln2149_fu_1675_p3;
wire   [31:0] and_ln2149_fu_1683_p2;
wire   [63:0] select_ln2150_fu_1695_p3;
wire   [63:0] and_ln2150_fu_1703_p2;
wire   [63:0] and_ln2151_fu_1715_p2;
wire   [63:0] and_ln2152_fu_1727_p2;
wire   [0:0] cBA_fu_1657_p2;
wire   [31:0] a_lo_2_fu_1689_p2;
wire   [31:0] select_ln2153_fu_1739_p3;
wire   [31:0] and_ln2153_fu_1747_p2;
wire   [63:0] a_hi_2_fu_1709_p2;
wire   [63:0] select_ln2154_fu_1759_p3;
wire   [63:0] and_ln2154_fu_1767_p2;
wire   [63:0] pa_1_fu_1721_p2;
wire   [63:0] and_ln2155_fu_1779_p2;
wire   [63:0] pb_1_fu_1733_p2;
wire   [63:0] and_ln2156_fu_1791_p2;
wire   [0:0] xor_ln2161_fu_1803_p2;
wire   [0:0] and_ln2161_1_fu_1809_p2;
wire   [31:0] select_ln2161_fu_1815_p3;
wire   [31:0] and_ln2161_fu_1823_p2;
wire   [63:0] select_ln2162_fu_1835_p3;
wire   [63:0] and_ln2162_fu_1843_p2;
wire   [63:0] and_ln2163_fu_1855_p2;
wire   [62:0] lshr_ln12_fu_1867_p4;
wire   [63:0] zext_ln2164_fu_1877_p1;
wire   [0:0] cA_fu_1669_p2;
wire   [63:0] xor_ln2164_fu_1881_p2;
wire   [63:0] select_ln2164_fu_1887_p3;
wire   [63:0] and_ln2164_fu_1895_p2;
wire   [31:0] b_lo_2_fu_1753_p2;
wire   [31:0] select_ln2165_fu_1907_p3;
wire   [31:0] and_ln2165_fu_1915_p2;
wire   [63:0] qa_1_fu_1785_p2;
wire   [63:0] and_ln2166_fu_1927_p2;
wire   [63:0] qb_1_fu_1797_p2;
wire   [63:0] and_ln2167_fu_1939_p2;
wire   [63:0] b_hi_2_fu_1773_p2;
wire   [62:0] lshr_ln13_fu_1951_p4;
wire   [63:0] zext_ln2168_fu_1961_p1;
wire   [63:0] xor_ln2168_fu_1965_p2;
wire   [63:0] and_ln2168_fu_1971_p2;
wire   [9:0] shl_ln17_fu_1995_p3;
wire   [12:0] add_ln1753_fu_2007_p2;
wire   [10:0] lshr_ln14_fu_2013_p4;
wire   [12:0] add_ln1754_fu_2028_p2;
wire   [10:0] lshr_ln15_fu_2034_p4;
wire   [31:0] mul_ln1755_fu_2093_p1;
wire   [63:0] zext_ln1755_fu_2089_p1;
wire   [31:0] mul_ln1755_1_fu_2103_p1;
wire   [63:0] zext_ln1755_1_fu_2099_p1;
wire  signed [63:0] sext_ln1749_fu_2109_p1;
wire   [63:0] mul_ln1755_1_fu_2103_p2;
wire   [63:0] add_ln1755_fu_2113_p2;
wire   [63:0] mul_ln1755_fu_2093_p2;
wire   [31:0] mul_ln1756_fu_2125_p1;
wire   [31:0] mul_ln1756_1_fu_2131_p1;
wire  signed [63:0] sext_ln1749_1_fu_2137_p1;
wire   [63:0] mul_ln1756_1_fu_2131_p2;
wire   [63:0] add_ln1756_fu_2141_p2;
wire   [63:0] mul_ln1756_fu_2125_p2;
wire   [63:0] za_fu_2119_p2;
wire   [30:0] trunc_ln1758_fu_2153_p1;
wire   [12:0] add_ln1758_fu_2162_p2;
wire   [10:0] lshr_ln16_fu_2167_p4;
wire   [63:0] zb_fu_2147_p2;
wire   [30:0] trunc_ln1759_fu_2182_p1;
wire   [12:0] add_ln1759_fu_2191_p2;
wire   [10:0] lshr_ln17_fu_2196_p4;
wire   [9:0] shl_ln18_fu_2243_p3;
wire   [12:0] zext_ln1719_2_fu_2251_p1;
wire   [12:0] add_ln1719_fu_2255_p2;
wire   [10:0] lshr_ln18_fu_2261_p4;
wire   [30:0] trunc_ln1720_fu_2300_p1;
wire   [31:0] xor_ln1720_fu_2304_p2;
wire   [31:0] zext_ln1716_fu_2318_p1;
wire   [30:0] xor_ln1720_2_fu_2313_p2;
wire   [30:0] zext_ln1720_fu_2309_p1;
wire   [30:0] add_ln1717_fu_2328_p2;
wire   [31:0] aw_6_fu_2322_p2;
wire   [9:0] shl_ln1719_1_fu_2359_p3;
wire   [12:0] zext_ln1719_3_fu_2367_p1;
wire   [12:0] add_ln1719_1_fu_2371_p2;
wire   [10:0] lshr_ln1719_1_fu_2377_p4;
wire   [63:0] shl_ln2178_fu_2392_p2;
wire   [63:0] select_ln2178_fu_2398_p3;
wire   [63:0] and_ln2178_fu_2405_p2;
wire   [63:0] shl_ln2179_fu_2418_p2;
wire   [63:0] and_ln2179_fu_2424_p2;
wire   [63:0] shl_ln2180_fu_2437_p2;
wire   [63:0] select_ln2180_fu_2443_p3;
wire   [63:0] and_ln2180_fu_2450_p2;
wire   [63:0] shl_ln2181_fu_2463_p2;
wire   [63:0] and_ln2181_fu_2469_p2;
wire   [30:0] trunc_ln1720_1_fu_2492_p1;
wire   [31:0] xor_ln1720_1_fu_2496_p2;
wire   [31:0] zext_ln1716_1_fu_2510_p1;
wire   [30:0] xor_ln1720_3_fu_2505_p2;
wire   [30:0] zext_ln1720_1_fu_2501_p1;
wire   [30:0] add_ln1717_1_fu_2520_p2;
wire   [31:0] aw_8_fu_2514_p2;
wire   [9:0] shl_ln16_fu_2559_p3;
wire   [12:0] zext_ln2194_1_fu_2567_p1;
wire   [12:0] add_ln2194_fu_2571_p2;
wire   [10:0] lshr_ln11_fu_2577_p4;
wire   [31:0] sub_ln2196_fu_2614_p2;
wire   [31:0] or_ln2196_fu_2620_p2;
wire   [0:0] tmp_17_fu_2626_p3;
wire   [0:0] trunc_ln2196_fu_2640_p1;
wire   [0:0] xor_ln2196_fu_2634_p2;
wire   [0:0] and_ln2196_fu_2648_p2;
wire   [0:0] trunc_ln2196_1_fu_2644_p1;
wire   [0:0] and_ln2196_1_fu_2654_p2;
reg   [0:0] ap_return_preg;
reg   [32:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 grp_zint_co_reduce_mod_1_fu_674_ap_start_reg = 1'b0;
#0 ap_return_preg = 1'd0;
end

keygen_zint_co_reduce_mod_1 grp_zint_co_reduce_mod_1_fu_674(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_zint_co_reduce_mod_1_fu_674_ap_start),
    .ap_done(grp_zint_co_reduce_mod_1_fu_674_ap_done),
    .ap_idle(grp_zint_co_reduce_mod_1_fu_674_ap_idle),
    .ap_ready(grp_zint_co_reduce_mod_1_fu_674_ap_ready),
    .vla18_address0(grp_zint_co_reduce_mod_1_fu_674_vla18_address0),
    .vla18_ce0(grp_zint_co_reduce_mod_1_fu_674_vla18_ce0),
    .vla18_we0(grp_zint_co_reduce_mod_1_fu_674_vla18_we0),
    .vla18_d0(grp_zint_co_reduce_mod_1_fu_674_vla18_d0),
    .vla18_q0(vla18_q0),
    .vla18_address1(grp_zint_co_reduce_mod_1_fu_674_vla18_address1),
    .vla18_ce1(grp_zint_co_reduce_mod_1_fu_674_vla18_ce1),
    .vla18_we1(grp_zint_co_reduce_mod_1_fu_674_vla18_we1),
    .vla18_d1(grp_zint_co_reduce_mod_1_fu_674_vla18_d1),
    .vla18_q1(vla18_q1),
    .a(grp_zint_co_reduce_mod_1_fu_674_a),
    .b(grp_zint_co_reduce_mod_1_fu_674_b),
    .m(grp_zint_co_reduce_mod_1_fu_674_m),
    .m0i(grp_zint_co_reduce_mod_1_fu_674_m0i),
    .xa(pa_3_reg_3119),
    .xb(pb_3_reg_3124),
    .ya(qa_3_reg_3129),
    .yb(qb_3_reg_3134)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U343(
    .din0(trunc_ln651_fu_702_p1),
    .din1(y_fu_706_p2),
    .dout(mul_ln656_fu_712_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U344(
    .din0(y_6_fu_724_p0),
    .din1(y_fu_706_p2),
    .dout(y_6_fu_724_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U345(
    .din0(trunc_ln651_fu_702_p1),
    .din1(y_6_fu_724_p2),
    .dout(mul_ln657_fu_730_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U346(
    .din0(y_7_fu_742_p0),
    .din1(y_6_fu_724_p2),
    .dout(y_7_fu_742_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U347(
    .din0(trunc_ln651_fu_702_p1),
    .din1(y_7_fu_742_p2),
    .dout(mul_ln658_fu_748_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U348(
    .din0(trunc_ln651_1_fu_754_p1),
    .din1(y_10_fu_758_p2),
    .dout(mul_ln656_3_fu_764_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U349(
    .din0(y_11_fu_776_p0),
    .din1(y_10_fu_758_p2),
    .dout(y_11_fu_776_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U350(
    .din0(trunc_ln651_1_fu_754_p1),
    .din1(y_11_fu_776_p2),
    .dout(mul_ln657_3_fu_782_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U351(
    .din0(y_12_fu_794_p0),
    .din1(y_11_fu_776_p2),
    .dout(y_12_fu_794_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U352(
    .din0(trunc_ln651_1_fu_754_p1),
    .din1(y_12_fu_794_p2),
    .dout(mul_ln658_2_fu_800_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U353(
    .din0(y_15_fu_891_p0),
    .din1(y_7_reg_2682),
    .dout(y_15_fu_891_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U354(
    .din0(trunc_ln651_reg_2677),
    .din1(y_15_fu_891_p2),
    .dout(mul_ln659_fu_896_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U355(
    .din0(sub_ln658_1_reg_2730),
    .din1(y_12_reg_2697),
    .dout(y_17_fu_981_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U356(
    .din0(trunc_ln651_1_reg_2692),
    .din1(y_17_fu_981_p2),
    .dout(mul_ln659_1_fu_985_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U357(
    .din0(sub_ln659_reg_2778),
    .din1(x0i_fu_1094_p1),
    .dout(x0i_fu_1094_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U358(
    .din0(sub_ln659_1_reg_2773),
    .din1(y0i_fu_1184_p1),
    .dout(y0i_fu_1184_p2)
);

keygen_mul_64s_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32ns_64_1_1_U359(
    .din0(pa_reg_549),
    .din1(mul_ln1755_fu_2093_p1),
    .dout(mul_ln1755_fu_2093_p2)
);

keygen_mul_64s_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32ns_64_1_1_U360(
    .din0(pb_reg_537),
    .din1(mul_ln1755_1_fu_2103_p1),
    .dout(mul_ln1755_1_fu_2103_p2)
);

keygen_mul_64s_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32ns_64_1_1_U361(
    .din0(qa_reg_525),
    .din1(mul_ln1756_fu_2125_p1),
    .dout(mul_ln1756_fu_2125_p2)
);

keygen_mul_64s_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32ns_64_1_1_U362(
    .din0(qb_reg_513),
    .din1(mul_ln1756_1_fu_2131_p1),
    .dout(mul_ln1756_1_fu_2131_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_preg <= and_ln2196_1_fu_2654_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_zint_co_reduce_mod_1_fu_674_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state28) | ((icmp_ln1716_1_fu_2347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
            grp_zint_co_reduce_mod_1_fu_674_ap_start_reg <= 1'b1;
        end else if ((grp_zint_co_reduce_mod_1_fu_674_ap_ready == 1'b1)) begin
            grp_zint_co_reduce_mod_1_fu_674_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2066_fu_1467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        a0_reg_467 <= a0_1_fu_1361_p2;
    end else if (((icmp_ln2043_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        a0_reg_467 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2066_fu_1467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        a1_reg_456 <= a1_1_fu_1379_p2;
    end else if (((icmp_ln2043_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        a1_reg_456 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        a_hi_1_reg_588 <= a_hi_3_fu_1901_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        a_hi_1_reg_588 <= a_hi_reg_2948;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        a_lo_1_reg_570 <= a_lo_3_fu_1829_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        a_lo_1_reg_570 <= vla18_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2066_fu_1467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        b0_reg_445 <= b0_1_fu_1397_p2;
    end else if (((icmp_ln2043_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        b0_reg_445 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2066_fu_1467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        b1_reg_434 <= b1_1_fu_1415_p2;
    end else if (((icmp_ln2043_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        b1_reg_434 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        b_hi_1_reg_579 <= b_hi_3_fu_1977_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        b_hi_1_reg_579 <= b_hi_reg_2953;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        b_lo_1_reg_561 <= b_lo_3_fu_1921_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        b_lo_1_reg_561 <= vla18_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2066_fu_1467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c0_2_reg_489 <= c0_fu_1455_p2;
    end else if (((icmp_ln2043_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c0_2_reg_489 <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2066_fu_1467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c1_reg_478 <= c0_2_reg_489;
    end else if (((icmp_ln2043_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c1_reg_478 <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        cc_12_reg_653 <= aw_8_fu_2514_p2[32'd31];
    end else if (((icmp_ln1716_fu_2231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        cc_12_reg_653 <= ccb_reg_597[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        cc_reg_632 <= aw_6_fu_2322_p2[32'd31];
    end else if (((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        cc_reg_632 <= cca_reg_609[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        cca_reg_609 <= 33'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        cca_reg_609 <= {{za_fu_2119_p2[63:31]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ccb_reg_597 <= 33'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ccb_reg_597 <= {{zb_fu_2147_p2[63:31]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond95_fu_1048_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        empty_199_fu_166 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond94_fu_1078_p2 == 1'd0))) begin
        empty_199_fu_166 <= empty_200_fu_1072_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond96_fu_971_p2 == 1'd1))) begin
        empty_207_fu_162 <= 8'd0;
    end else if (((exitcond95_fu_1048_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        empty_207_fu_162 <= add_ptr7_sum_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        i_reg_502 <= i_1_fu_1569_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        i_reg_502 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2066_fu_1467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        j_1_reg_421 <= j_5_fu_1461_p2;
    end else if (((icmp_ln2043_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        j_1_reg_421 <= 8'd208;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2043_fu_1284_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        j_3_fu_182 <= 8'd1;
    end else if (((icmp_ln2193_fu_2553_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        j_3_fu_182 <= j_7_fu_2592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2066_fu_1467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        j_reg_410 <= j_1_reg_421;
    end else if (((icmp_ln2043_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        j_reg_410 <= 8'd209;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (exitcond94_fu_1078_p2 == 1'd1))) begin
        loop_index16_fu_170 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (exitcond93_fu_1169_p2 == 1'd0))) begin
        loop_index16_fu_170 <= empty_203_fu_1164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond97_fu_871_p2 == 1'd1))) begin
        loop_index22_fu_158 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond96_fu_971_p2 == 1'd0))) begin
        loop_index22_fu_158 <= empty_197_fu_966_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        loop_index28_fu_154 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (exitcond97_fu_871_p2 == 1'd0))) begin
        loop_index28_fu_154 <= empty_194_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (exitcond93_fu_1169_p2 == 1'd1))) begin
        loop_index_fu_174 <= 8'd0;
    end else if (((exitcond92_fu_1259_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        loop_index_fu_174 <= empty_206_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond92_fu_1259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        num_fu_178 <= 14'd12988;
    end else if (((icmp_ln1716_1_fu_2347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        num_fu_178 <= num_3_fu_2482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        pa_reg_549 <= pa_2_fu_1849_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        pa_reg_549 <= 64'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        pb_reg_537 <= pb_2_fu_1861_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        pb_reg_537 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        qa_reg_525 <= qa_2_fu_1933_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        qa_reg_525 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        qb_reg_513 <= qb_2_fu_1945_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        qb_reg_513 <= 64'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        rc_1_fu_186 <= rc_fu_2539_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        rc_1_fu_186 <= rc_2_fu_2603_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        u_20_reg_642 <= u_33_reg_3073;
    end else if (((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        u_20_reg_642 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        u_23_reg_663 <= u_35_reg_3108;
    end else if (((icmp_ln1716_fu_2231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        u_23_reg_663 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2107_fu_1563_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        u_reg_621 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        u_reg_621 <= u_34_reg_3019;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2066_fu_1467_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        a_hi_reg_2948 <= a_hi_fu_1531_p2;
        b_hi_reg_2953 <= b_hi_fu_1553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1749_fu_1983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        icmp_ln1757_reg_3040 <= icmp_ln1757_fu_2049_p2;
        zext_ln1753_1_reg_3024[9 : 2] <= zext_ln1753_1_fu_2003_p1[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_ln658_2_reg_2702 <= mul_ln658_2_fu_800_p2;
        mul_ln658_reg_2687 <= mul_ln658_fu_748_p2;
        trunc_ln651_1_reg_2692 <= trunc_ln651_1_fu_754_p1;
        trunc_ln651_reg_2677 <= trunc_ln651_fu_702_p1;
        y_12_reg_2697 <= y_12_fu_794_p2;
        y_7_reg_2682 <= y_7_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond97_fu_871_p2 == 1'd1))) begin
        mul_ln659_reg_2740 <= mul_ln659_fu_896_p2;
        sub_ln658_1_reg_2730 <= sub_ln658_1_fu_886_p2;
        y_15_reg_2735 <= y_15_fu_891_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        nega_reg_3044 <= cca_reg_609[32'd32];
        select_ln1707_reg_3050[30 : 0] <= select_ln1707_fu_2073_p3[30 : 0];
        select_ln1720_reg_3055 <= select_ln1720_fu_2081_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1716_fu_2231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        negb_reg_3084 <= ccb_reg_597[32'd32];
        select_ln1707_1_reg_3090[30 : 0] <= select_ln1707_1_fu_2284_p3[30 : 0];
        select_ln1720_1_reg_3095 <= select_ln1720_1_fu_2292_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1716_1_fu_2347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        pa_3_reg_3119 <= pa_3_fu_2411_p2;
        pb_3_reg_3124 <= pb_3_fu_2430_p2;
        qa_3_reg_3129 <= qa_3_fu_2456_p2;
        qb_3_reg_3134 <= qb_3_fu_2475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond96_fu_971_p2 == 1'd1))) begin
        sub_ln659_1_reg_2773 <= sub_ln659_1_fu_990_p2;
        y_17_reg_2768 <= y_17_fu_981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sub_ln659_reg_2778 <= sub_ln659_fu_1001_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_10_reg_2839[9 : 2] <= tmp_10_fu_1197_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_3_reg_2748[9 : 2] <= tmp_3_fu_909_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_8_reg_2811[9 : 2] <= tmp_8_fu_1107_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_reg_2710[9 : 2] <= tmp_fu_809_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        u_33_reg_3073 <= u_33_fu_2237_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        u_34_reg_3019 <= u_34_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        u_35_reg_3108 <= u_35_fu_2353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1716_fu_2231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        vla18_addr_52_reg_3078[10 : 0] <= zext_ln1719_fu_2271_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1716_1_fu_2347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        vla18_addr_53_reg_3113[10 : 0] <= zext_ln1719_1_fu_2387_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (exitcond94_fu_1078_p2 == 1'd1))) begin
        x0i_reg_2803 <= x0i_fu_1094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (exitcond93_fu_1169_p2 == 1'd1))) begin
        y0i_reg_2831 <= y0i_fu_1184_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_zint_co_reduce_mod_1_fu_674_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_zint_co_reduce_mod_1_fu_674_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return = and_ln2196_1_fu_2654_p2;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_zint_co_reduce_mod_1_fu_674_a = 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_zint_co_reduce_mod_1_fu_674_a = 9'd324;
    end else begin
        grp_zint_co_reduce_mod_1_fu_674_a = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_zint_co_reduce_mod_1_fu_674_b = 13'd4180;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_zint_co_reduce_mod_1_fu_674_b = 13'd3344;
    end else begin
        grp_zint_co_reduce_mod_1_fu_674_b = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_zint_co_reduce_mod_1_fu_674_m = 12'd1672;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_zint_co_reduce_mod_1_fu_674_m = 12'd2508;
    end else begin
        grp_zint_co_reduce_mod_1_fu_674_m = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_zint_co_reduce_mod_1_fu_674_m0i = x0i_reg_2803;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_zint_co_reduce_mod_1_fu_674_m0i = y0i_reg_2831;
    end else begin
        grp_zint_co_reduce_mod_1_fu_674_m0i = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln2193_fu_2553_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        vla18_address0 = vla18_addr_28_reg_2672;
    end else if (((icmp_ln2193_fu_2553_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        vla18_address0 = zext_ln2194_fu_2587_p1;
    end else if (((icmp_ln1716_1_fu_2347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        vla18_address0 = zext_ln1719_1_fu_2387_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        vla18_address0 = zext_ln1719_fu_2271_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        vla18_address0 = zext_ln1759_fu_2206_p1;
    end else if (((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        vla18_address0 = 64'd1671;
    end else if (((icmp_ln1749_fu_1983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        vla18_address0 = zext_ln1754_fu_2044_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        vla18_address0 = 64'd1463;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        vla18_address0 = zext_ln2070_fu_1344_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        vla18_address0 = 64'd1045;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        vla18_address0 = p_cast18_fu_1249_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vla18_address0 = p_cast16_fu_1159_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        vla18_address0 = p_cast14_fu_1067_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        vla18_address0 = 64'd209;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        vla18_address0 = p_cast11_fu_937_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        vla18_address0 = p_cast9_fu_837_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        vla18_address0 = 64'd627;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27))) begin
        vla18_address0 = grp_zint_co_reduce_mod_1_fu_674_vla18_address0;
    end else begin
        vla18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        vla18_address1 = vla18_addr_reg_2667;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        vla18_address1 = vla18_addr_53_reg_3113;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        vla18_address1 = vla18_addr_52_reg_3078;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        vla18_address1 = zext_ln1758_fu_2177_p1;
    end else if (((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        vla18_address1 = 64'd1462;
    end else if (((icmp_ln1749_fu_1983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        vla18_address1 = zext_ln1753_fu_2023_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        vla18_address1 = zext_ln2069_fu_1323_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18))) begin
        vla18_address1 = 64'd1254;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        vla18_address1 = 64'd1045;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vla18_address1 = p_cast17_fu_1225_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        vla18_address1 = p_cast15_fu_1135_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        vla18_address1 = p_cast13_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        vla18_address1 = p_cast12_fu_961_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        vla18_address1 = p_cast10_fu_861_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        vla18_address1 = 64'd418;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27))) begin
        vla18_address1 = grp_zint_co_reduce_mod_1_fu_674_vla18_address1;
    end else begin
        vla18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((icmp_ln2193_fu_2553_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln2193_fu_2553_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)) | ((icmp_ln1716_1_fu_2347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln1749_fu_1983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        vla18_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27))) begin
        vla18_ce0 = grp_zint_co_reduce_mod_1_fu_674_vla18_ce0;
    end else begin
        vla18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln1749_fu_1983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        vla18_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27))) begin
        vla18_ce1 = grp_zint_co_reduce_mod_1_fu_674_vla18_ce1;
    end else begin
        vla18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        vla18_d0 = zext_ln1759_1_fu_2186_p1;
    end else if (((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        vla18_d0 = trunc_ln1765_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        vla18_d0 = add_ln2037_fu_1274_p2;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11))) begin
        vla18_d0 = vla18_q1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        vla18_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        vla18_d0 = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27))) begin
        vla18_d0 = grp_zint_co_reduce_mod_1_fu_674_vla18_d0;
    end else begin
        vla18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        vla18_d1 = zext_ln1721_1_fu_2526_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        vla18_d1 = zext_ln1721_fu_2334_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        vla18_d1 = zext_ln1758_1_fu_2157_p1;
    end else if (((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        vla18_d1 = trunc_ln1764_fu_2055_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        vla18_d1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        vla18_d1 = vla18_q0;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27))) begin
        vla18_d1 = grp_zint_co_reduce_mod_1_fu_674_vla18_d1;
    end else begin
        vla18_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | ((icmp_ln1757_reg_3040 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        vla18_we0 = 4'd15;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27))) begin
        vla18_we0 = grp_zint_co_reduce_mod_1_fu_674_vla18_we0;
    end else begin
        vla18_we0 = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | ((icmp_ln1757_reg_3040 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        vla18_we1 = 4'd15;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27))) begin
        vla18_we1 = grp_zint_co_reduce_mod_1_fu_674_vla18_we1;
    end else begin
        vla18_we1 = 4'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond97_fu_871_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond96_fu_971_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((exitcond95_fu_1048_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond94_fu_1078_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (exitcond93_fu_1169_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((exitcond92_fu_1259_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln2043_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln2066_fu_1467_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln2107_fu_1563_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln1749_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln1716_fu_2231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln1716_1_fu_2347_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_zint_co_reduce_mod_1_fu_674_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_zint_co_reduce_mod_1_fu_674_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln2193_fu_2553_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_1_fu_1361_p2 = (and_ln2071_fu_1355_p2 ^ a0_reg_467);

assign a0_2_fu_1491_p2 = (xor_ln2086_fu_1485_p2 & a0_reg_467);

assign a1_1_fu_1379_p2 = (and_ln2072_fu_1373_p2 ^ a1_reg_456);

assign a1_2_fu_1479_p2 = (and_ln2085_fu_1473_p2 | a1_1_fu_1379_p2);

assign a_hi_2_fu_1709_p2 = (a_hi_1_reg_588 - and_ln2150_fu_1703_p2);

assign a_hi_3_fu_1901_p2 = (and_ln2164_fu_1895_p2 ^ a_hi_2_fu_1709_p2);

assign a_hi_fu_1531_p2 = (zext_ln2089_fu_1523_p1 + zext_ln2089_1_fu_1527_p1);

assign a_lo_2_fu_1689_p2 = (a_lo_1_reg_570 - and_ln2149_fu_1683_p2);

assign a_lo_3_fu_1829_p2 = (and_ln2161_fu_1823_p2 + a_lo_2_fu_1689_p2);

assign add_ln1717_1_fu_2520_p2 = (xor_ln1720_3_fu_2505_p2 + zext_ln1720_1_fu_2501_p1);

assign add_ln1717_fu_2328_p2 = (xor_ln1720_2_fu_2313_p2 + zext_ln1720_fu_2309_p1);

assign add_ln1719_1_fu_2371_p2 = ($signed(zext_ln1719_3_fu_2367_p1) + $signed(13'd5852));

assign add_ln1719_fu_2255_p2 = ($signed(zext_ln1719_2_fu_2251_p1) + $signed(13'd5016));

assign add_ln1753_fu_2007_p2 = ($signed(zext_ln1753_1_fu_2003_p1) + $signed(13'd5016));

assign add_ln1754_fu_2028_p2 = ($signed(zext_ln1753_1_fu_2003_p1) + $signed(13'd5852));

assign add_ln1755_fu_2113_p2 = ($signed(sext_ln1749_fu_2109_p1) + $signed(mul_ln1755_1_fu_2103_p2));

assign add_ln1756_fu_2141_p2 = ($signed(sext_ln1749_1_fu_2137_p1) + $signed(mul_ln1756_1_fu_2131_p2));

assign add_ln1758_fu_2162_p2 = ($signed(zext_ln1753_1_reg_3024) + $signed(13'd5012));

assign add_ln1759_fu_2191_p2 = ($signed(zext_ln1753_1_reg_3024) + $signed(13'd5848));

assign add_ln2037_fu_1274_p2 = ($signed(vla18_q1) + $signed(32'd4294967295));

assign add_ln2069_fu_1307_p2 = ($signed(zext_ln2069_1_fu_1303_p1) + $signed(13'd5012));

assign add_ln2070_fu_1328_p2 = ($signed(zext_ln2069_1_fu_1303_p1) + $signed(13'd5848));

assign add_ln2076_fu_1427_p2 = (or_ln2076_fu_1421_p2 + 32'd2147483647);

assign add_ln2194_fu_2571_p2 = ($signed(zext_ln2194_1_fu_2567_p1) + $signed(13'd5016));

assign add_ptr7_sum_fu_1009_p2 = (empty_207_fu_162 + 8'd1);

assign and_ln2071_fu_1355_p2 = (xor_ln2071_fu_1349_p2 & c0_2_reg_489);

assign and_ln2072_fu_1373_p2 = (xor_ln2072_fu_1367_p2 & c1_reg_478);

assign and_ln2073_fu_1391_p2 = (xor_ln2073_fu_1385_p2 & c0_2_reg_489);

assign and_ln2074_fu_1409_p2 = (xor_ln2074_fu_1403_p2 & c1_reg_478);

assign and_ln2085_fu_1473_p2 = (c0_2_reg_489 & a0_1_fu_1361_p2);

assign and_ln2087_fu_1497_p2 = (c0_2_reg_489 & b0_1_fu_1397_p2);

assign and_ln2128_fu_1593_p2 = (xor_ln2128_fu_1587_p2 & xor_ln2127_fu_1581_p2);

assign and_ln2142_fu_1633_p2 = (trunc_ln2142_fu_1629_p1 & rt_fu_1605_p3);

assign and_ln2143_fu_1645_p2 = (trunc_ln2142_fu_1629_p1 & oa_fu_1619_p1);

assign and_ln2149_fu_1683_p2 = (select_ln2149_fu_1675_p3 & b_lo_1_reg_561);

assign and_ln2150_fu_1703_p2 = (select_ln2150_fu_1695_p3 & b_hi_1_reg_579);

assign and_ln2151_fu_1715_p2 = (select_ln2150_fu_1695_p3 & qa_reg_525);

assign and_ln2152_fu_1727_p2 = (select_ln2150_fu_1695_p3 & qb_reg_513);

assign and_ln2153_fu_1747_p2 = (select_ln2153_fu_1739_p3 & a_lo_2_fu_1689_p2);

assign and_ln2154_fu_1767_p2 = (select_ln2154_fu_1759_p3 & a_hi_2_fu_1709_p2);

assign and_ln2155_fu_1779_p2 = (select_ln2154_fu_1759_p3 & pa_1_fu_1721_p2);

assign and_ln2156_fu_1791_p2 = (select_ln2154_fu_1759_p3 & pb_1_fu_1733_p2);

assign and_ln2161_1_fu_1809_p2 = (xor_ln2161_fu_1803_p2 & oa_fu_1619_p1);

assign and_ln2161_fu_1823_p2 = (select_ln2161_fu_1815_p3 & a_lo_2_fu_1689_p2);

assign and_ln2162_fu_1843_p2 = (select_ln2162_fu_1835_p3 & pa_1_fu_1721_p2);

assign and_ln2163_fu_1855_p2 = (select_ln2162_fu_1835_p3 & pb_1_fu_1733_p2);

assign and_ln2164_fu_1895_p2 = (xor_ln2164_fu_1881_p2 & select_ln2164_fu_1887_p3);

assign and_ln2165_fu_1915_p2 = (select_ln2165_fu_1907_p3 & b_lo_2_fu_1753_p2);

assign and_ln2166_fu_1927_p2 = (select_ln2164_fu_1887_p3 & qa_1_fu_1785_p2);

assign and_ln2167_fu_1939_p2 = (select_ln2164_fu_1887_p3 & qb_1_fu_1797_p2);

assign and_ln2168_fu_1971_p2 = (xor_ln2168_fu_1965_p2 & select_ln2162_fu_1835_p3);

assign and_ln2178_fu_2405_p2 = (shl_ln2178_fu_2392_p2 & select_ln2178_fu_2398_p3);

assign and_ln2179_fu_2424_p2 = (shl_ln2179_fu_2418_p2 & select_ln2178_fu_2398_p3);

assign and_ln2180_fu_2450_p2 = (shl_ln2180_fu_2437_p2 & select_ln2180_fu_2443_p3);

assign and_ln2181_fu_2469_p2 = (shl_ln2181_fu_2463_p2 & select_ln2180_fu_2443_p3);

assign and_ln2196_1_fu_2654_p2 = (trunc_ln2196_1_fu_2644_p1 & and_ln2196_fu_2648_p2);

assign and_ln2196_fu_2648_p2 = (xor_ln2196_fu_2634_p2 & trunc_ln2196_fu_2640_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign aw_6_fu_2322_p2 = (xor_ln1720_fu_2304_p2 + zext_ln1716_fu_2318_p1);

assign aw_8_fu_2514_p2 = (xor_ln1720_1_fu_2496_p2 + zext_ln1716_1_fu_2510_p1);

assign b0_1_fu_1397_p2 = (b0_reg_445 ^ and_ln2073_fu_1391_p2);

assign b0_2_fu_1509_p2 = (xor_ln2086_fu_1485_p2 & b0_reg_445);

assign b1_1_fu_1415_p2 = (b1_reg_434 ^ and_ln2074_fu_1409_p2);

assign b1_2_fu_1503_p2 = (b1_1_fu_1415_p2 | and_ln2087_fu_1497_p2);

assign b_hi_2_fu_1773_p2 = (b_hi_1_reg_579 - and_ln2154_fu_1767_p2);

assign b_hi_3_fu_1977_p2 = (b_hi_2_fu_1773_p2 ^ and_ln2168_fu_1971_p2);

assign b_hi_fu_1553_p2 = (zext_ln2090_fu_1545_p1 + zext_ln2090_1_fu_1549_p1);

assign b_lo_2_fu_1753_p2 = (b_lo_1_reg_561 - and_ln2153_fu_1747_p2);

assign b_lo_3_fu_1921_p2 = (and_ln2165_fu_1915_p2 + b_lo_2_fu_1753_p2);

assign c0_fu_1455_p2 = (select_ln2076_fu_1447_p3 & c0_2_reg_489);

assign cAB_fu_1639_p2 = (oa_fu_1619_p1 & and_ln2142_fu_1633_p2);

assign cA_fu_1669_p2 = (xor_ln2144_fu_1663_p2 | and_ln2142_fu_1633_p2);

assign cBA_fu_1657_p2 = (xor_ln2143_fu_1651_p2 & and_ln2143_fu_1645_p2);

assign empty_193_fu_845_p2 = ($signed(p_cast1_fu_842_p1) + $signed(13'd5016));

assign empty_194_fu_866_p2 = (loop_index28_fu_154 + 8'd1);

assign empty_195_fu_921_p2 = ($signed(p_cast2_fu_917_p1) + $signed(12'd2508));

assign empty_196_fu_945_p2 = ($signed(p_cast3_fu_942_p1) + $signed(13'd5852));

assign empty_197_fu_966_p2 = (loop_index22_fu_158 + 8'd1);

assign empty_198_fu_1027_p2 = (p_cast4_fu_1023_p1 + 11'd836);

assign empty_200_fu_1072_p2 = (empty_199_fu_166 + 8'd1);

assign empty_201_fu_1119_p2 = ($signed(p_cast5_fu_1115_p1) + $signed(12'd2508));

assign empty_202_fu_1143_p2 = (p_cast6_fu_1140_p1 + 13'd3344);

assign empty_203_fu_1164_p2 = (loop_index16_fu_170 + 8'd1);

assign empty_204_fu_1209_p2 = (p_cast7_fu_1205_p1 + 12'd1672);

assign empty_205_fu_1233_p2 = ($signed(p_cast8_fu_1230_p1) + $signed(13'd4180));

assign empty_206_fu_1254_p2 = (loop_index_fu_174 + 8'd1);

assign empty_fu_821_p2 = (p_cast_fu_817_p1 + 12'd1672);

assign exitcond92_fu_1259_p2 = ((loop_index_fu_174 == 8'd208) ? 1'b1 : 1'b0);

assign exitcond93_fu_1169_p2 = ((loop_index16_fu_170 == 8'd208) ? 1'b1 : 1'b0);

assign exitcond94_fu_1078_p2 = ((empty_199_fu_166 == 8'd208) ? 1'b1 : 1'b0);

assign exitcond95_fu_1048_p2 = ((empty_207_fu_162 == 8'd207) ? 1'b1 : 1'b0);

assign exitcond96_fu_971_p2 = ((loop_index22_fu_158 == 8'd208) ? 1'b1 : 1'b0);

assign exitcond97_fu_871_p2 = ((loop_index28_fu_154 == 8'd208) ? 1'b1 : 1'b0);

assign grp_zint_co_reduce_mod_1_fu_674_ap_start = grp_zint_co_reduce_mod_1_fu_674_ap_start_reg;

assign i_1_fu_1569_p2 = (i_reg_502 + 5'd1);

assign icmp_ln1716_1_fu_2347_p2 = ((u_23_reg_663 == 8'd209) ? 1'b1 : 1'b0);

assign icmp_ln1716_fu_2231_p2 = ((u_20_reg_642 == 8'd209) ? 1'b1 : 1'b0);

assign icmp_ln1749_fu_1983_p2 = ((u_reg_621 == 8'd209) ? 1'b1 : 1'b0);

assign icmp_ln1757_fu_2049_p2 = ((u_reg_621 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln2043_fu_1284_p2 = ((num_fu_178 > 14'd29) ? 1'b1 : 1'b0);

assign icmp_ln2066_fu_1467_p2 = ((j_1_reg_421 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln2107_fu_1563_p2 = ((i_reg_502 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln2193_fu_2553_p2 = ((j_3_fu_182 == 8'd209) ? 1'b1 : 1'b0);

assign j_5_fu_1461_p2 = ($signed(j_1_reg_421) + $signed(8'd255));

assign j_7_fu_2592_p2 = (j_3_fu_182 + 8'd1);

assign lshr_ln10_fu_1334_p4 = {{add_ln2070_fu_1328_p2[12:2]}};

assign lshr_ln11_fu_2577_p4 = {{add_ln2194_fu_2571_p2[12:2]}};

assign lshr_ln12_fu_1867_p4 = {{a_hi_2_fu_1709_p2[63:1]}};

assign lshr_ln13_fu_1951_p4 = {{b_hi_2_fu_1773_p2[63:1]}};

assign lshr_ln14_fu_2013_p4 = {{add_ln1753_fu_2007_p2[12:2]}};

assign lshr_ln15_fu_2034_p4 = {{add_ln1754_fu_2028_p2[12:2]}};

assign lshr_ln16_fu_2167_p4 = {{add_ln1758_fu_2162_p2[12:2]}};

assign lshr_ln1719_1_fu_2377_p4 = {{add_ln1719_1_fu_2371_p2[12:2]}};

assign lshr_ln17_fu_2196_p4 = {{add_ln1759_fu_2191_p2[12:2]}};

assign lshr_ln18_fu_2261_p4 = {{add_ln1719_fu_2255_p2[12:2]}};

assign lshr_ln2140_fu_1613_p2 = a_lo_1_reg_570 >> zext_ln2107_fu_1559_p1;

assign lshr_ln2141_fu_1623_p2 = b_lo_1_reg_561 >> zext_ln2107_fu_1559_p1;

assign lshr_ln_fu_1313_p4 = {{add_ln2069_fu_1307_p2[12:2]}};

assign mul_ln1755_1_fu_2103_p1 = zext_ln1755_1_fu_2099_p1;

assign mul_ln1755_fu_2093_p1 = zext_ln1755_fu_2089_p1;

assign mul_ln1756_1_fu_2131_p1 = zext_ln1755_1_fu_2099_p1;

assign mul_ln1756_fu_2125_p1 = zext_ln1755_fu_2089_p1;

assign nega_fu_2065_p3 = cca_reg_609[32'd32];

assign negb_fu_2276_p3 = ccb_reg_597[32'd32];

assign num_3_fu_2482_p2 = ($signed(num_fu_178) + $signed(14'd16354));

assign oa_fu_1619_p1 = lshr_ln2140_fu_1613_p2[0:0];

assign or_ln2076_fu_1421_p2 = (vla18_q1 | vla18_q0);

assign or_ln2196_fu_2620_p2 = (sub_ln2196_fu_2614_p2 | rc_1_fu_186);

assign p_cast10_fu_861_p1 = tmp_2_fu_851_p4;

assign p_cast11_fu_937_p1 = tmp_4_fu_927_p4;

assign p_cast12_fu_961_p1 = tmp_5_fu_951_p4;

assign p_cast13_fu_1043_p1 = tmp_7_fu_1033_p4;

assign p_cast14_fu_1067_p1 = empty_199_fu_166;

assign p_cast15_fu_1135_p1 = tmp_9_fu_1125_p4;

assign p_cast16_fu_1159_p1 = tmp_s_fu_1149_p4;

assign p_cast17_fu_1225_p1 = tmp_11_fu_1215_p4;

assign p_cast18_fu_1249_p1 = tmp_12_fu_1239_p4;

assign p_cast1_fu_842_p1 = tmp_reg_2710;

assign p_cast2_fu_917_p1 = tmp_3_fu_909_p3;

assign p_cast3_fu_942_p1 = tmp_3_reg_2748;

assign p_cast4_fu_1023_p1 = tmp_6_fu_1015_p3;

assign p_cast5_fu_1115_p1 = tmp_8_fu_1107_p3;

assign p_cast6_fu_1140_p1 = tmp_8_reg_2811;

assign p_cast7_fu_1205_p1 = tmp_10_fu_1197_p3;

assign p_cast8_fu_1230_p1 = tmp_10_reg_2839;

assign p_cast9_fu_837_p1 = tmp_1_fu_827_p4;

assign p_cast_fu_817_p1 = tmp_fu_809_p3;

assign pa_1_fu_1721_p2 = ($signed(pa_reg_549) - $signed(and_ln2151_fu_1715_p2));

assign pa_2_fu_1849_p2 = (and_ln2162_fu_1843_p2 + pa_1_fu_1721_p2);

assign pa_3_fu_2411_p2 = ($signed(pa_reg_549) - $signed(and_ln2178_fu_2405_p2));

assign pb_1_fu_1733_p2 = ($signed(pb_reg_537) - $signed(and_ln2152_fu_1727_p2));

assign pb_2_fu_1861_p2 = (and_ln2163_fu_1855_p2 + pb_1_fu_1733_p2);

assign pb_3_fu_2430_p2 = ($signed(pb_reg_537) - $signed(and_ln2179_fu_2424_p2));

assign qa_1_fu_1785_p2 = ($signed(qa_reg_525) - $signed(and_ln2155_fu_1779_p2));

assign qa_2_fu_1933_p2 = (and_ln2166_fu_1927_p2 + qa_1_fu_1785_p2);

assign qa_3_fu_2456_p2 = ($signed(qa_reg_525) - $signed(and_ln2180_fu_2450_p2));

assign qb_1_fu_1797_p2 = ($signed(qb_reg_513) - $signed(and_ln2156_fu_1791_p2));

assign qb_2_fu_1945_p2 = (and_ln2167_fu_1939_p2 + qb_1_fu_1797_p2);

assign qb_3_fu_2475_p2 = ($signed(qb_reg_513) - $signed(and_ln2181_fu_2469_p2));

assign rc_2_fu_2603_p2 = (vla18_q0 | rc_1_fu_186);

assign rc_fu_2539_p2 = (vla18_q1 ^ 32'd1);

assign rt_fu_1605_p3 = xor_ln2127_1_fu_1599_p2[32'd63];

assign rz_fu_1575_p2 = (b_hi_1_reg_579 - a_hi_1_reg_588);

assign select_ln1707_1_fu_2284_p3 = ((negb_fu_2276_p3[0:0] == 1'b1) ? 32'd2147483647 : 32'd0);

assign select_ln1707_fu_2073_p3 = ((nega_fu_2065_p3[0:0] == 1'b1) ? 32'd2147483647 : 32'd0);

assign select_ln1720_1_fu_2292_p3 = ((negb_fu_2276_p3[0:0] == 1'b1) ? 31'd2147483647 : 31'd0);

assign select_ln1720_fu_2081_p3 = ((nega_fu_2065_p3[0:0] == 1'b1) ? 31'd2147483647 : 31'd0);

assign select_ln2076_fu_1447_p3 = ((xor_ln2076_fu_1441_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln2149_fu_1675_p3 = ((cAB_fu_1639_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln2150_fu_1695_p3 = ((cAB_fu_1639_p2[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln2153_fu_1739_p3 = ((cBA_fu_1657_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln2154_fu_1759_p3 = ((cBA_fu_1657_p2[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln2161_fu_1815_p3 = ((and_ln2161_1_fu_1809_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln2162_fu_1835_p3 = ((and_ln2161_1_fu_1809_p2[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln2164_fu_1887_p3 = ((cA_fu_1669_p2[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln2165_fu_1907_p3 = ((cA_fu_1669_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln2178_fu_2398_p3 = ((nega_reg_3044[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln2180_fu_2443_p3 = ((negb_reg_3084[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign sext_ln1749_1_fu_2137_p1 = ccb_reg_597;

assign sext_ln1749_fu_2109_p1 = cca_reg_609;

assign shl_ln14_fu_1515_p3 = {{a0_2_fu_1491_p2}, {31'd0}};

assign shl_ln15_fu_1537_p3 = {{b0_2_fu_1509_p2}, {31'd0}};

assign shl_ln16_fu_2559_p3 = {{j_3_fu_182}, {2'd0}};

assign shl_ln1719_1_fu_2359_p3 = {{u_23_reg_663}, {2'd0}};

assign shl_ln17_fu_1995_p3 = {{u_reg_621}, {2'd0}};

assign shl_ln18_fu_2243_p3 = {{u_20_reg_642}, {2'd0}};

assign shl_ln2178_fu_2392_p2 = pa_reg_549 << 64'd1;

assign shl_ln2179_fu_2418_p2 = pb_reg_537 << 64'd1;

assign shl_ln2180_fu_2437_p2 = qa_reg_525 << 64'd1;

assign shl_ln2181_fu_2463_p2 = qb_reg_513 << 64'd1;

assign shl_ln_fu_1295_p3 = {{j_reg_410}, {2'd0}};

assign sub_ln2196_fu_2614_p2 = (32'd0 - rc_1_fu_186);

assign sub_ln658_1_fu_886_p2 = (31'd2 - mul_ln658_2_reg_2702);

assign sub_ln659_1_fu_990_p2 = (31'd2 - mul_ln659_1_fu_985_p2);

assign sub_ln659_fu_1001_p2 = (31'd2 - mul_ln659_reg_2740);

assign tmp_10_fu_1197_p3 = {{loop_index_fu_174}, {2'd0}};

assign tmp_11_fu_1215_p4 = {{empty_204_fu_1209_p2[11:2]}};

assign tmp_12_fu_1239_p4 = {{empty_205_fu_1233_p2[12:2]}};

assign tmp_16_fu_1433_p3 = add_ln2076_fu_1427_p2[32'd31];

assign tmp_17_fu_2626_p3 = or_ln2196_fu_2620_p2[32'd31];

assign tmp_1_fu_827_p4 = {{empty_fu_821_p2[11:2]}};

assign tmp_2_fu_851_p4 = {{empty_193_fu_845_p2[12:2]}};

assign tmp_3_fu_909_p3 = {{loop_index22_fu_158}, {2'd0}};

assign tmp_4_fu_927_p4 = {{empty_195_fu_921_p2[11:2]}};

assign tmp_5_fu_951_p4 = {{empty_196_fu_945_p2[12:2]}};

assign tmp_6_fu_1015_p3 = {{add_ptr7_sum_fu_1009_p2}, {2'd0}};

assign tmp_7_fu_1033_p4 = {{empty_198_fu_1027_p2[10:2]}};

assign tmp_8_fu_1107_p3 = {{loop_index16_fu_170}, {2'd0}};

assign tmp_9_fu_1125_p4 = {{empty_201_fu_1119_p2[11:2]}};

assign tmp_fu_809_p3 = {{loop_index28_fu_154}, {2'd0}};

assign tmp_s_fu_1149_p4 = {{empty_202_fu_1143_p2[12:2]}};

assign trunc_ln1720_1_fu_2492_p1 = vla18_q0[30:0];

assign trunc_ln1720_fu_2300_p1 = vla18_q0[30:0];

assign trunc_ln1758_fu_2153_p1 = za_fu_2119_p2[30:0];

assign trunc_ln1759_fu_2182_p1 = zb_fu_2147_p2[30:0];

assign trunc_ln1764_fu_2055_p1 = cca_reg_609[31:0];

assign trunc_ln1765_fu_2060_p1 = ccb_reg_597[31:0];

assign trunc_ln2142_fu_1629_p1 = lshr_ln2141_fu_1623_p2[0:0];

assign trunc_ln2196_1_fu_2644_p1 = vla18_q0[0:0];

assign trunc_ln2196_fu_2640_p1 = vla18_q1[0:0];

assign trunc_ln651_1_fu_754_p1 = vla18_q0[30:0];

assign trunc_ln651_fu_702_p1 = vla18_q1[30:0];

assign u_33_fu_2237_p2 = (u_20_reg_642 + 8'd1);

assign u_34_fu_1989_p2 = (u_reg_621 + 8'd1);

assign u_35_fu_2353_p2 = (u_23_reg_663 + 8'd1);

assign vla18_addr_28_reg_2672 = 64'd627;

assign vla18_addr_reg_2667 = 64'd418;

assign x0i_fu_1094_p1 = ($signed(31'd0) - $signed(y_15_reg_2735));

assign xor_ln1720_1_fu_2496_p2 = (vla18_q0 ^ select_ln1707_1_reg_3090);

assign xor_ln1720_2_fu_2313_p2 = (trunc_ln1720_fu_2300_p1 ^ select_ln1720_reg_3055);

assign xor_ln1720_3_fu_2505_p2 = (trunc_ln1720_1_fu_2492_p1 ^ select_ln1720_1_reg_3095);

assign xor_ln1720_fu_2304_p2 = (vla18_q0 ^ select_ln1707_reg_3050);

assign xor_ln2071_fu_1349_p2 = (vla18_q1 ^ a0_reg_467);

assign xor_ln2072_fu_1367_p2 = (vla18_q1 ^ a1_reg_456);

assign xor_ln2073_fu_1385_p2 = (vla18_q0 ^ b0_reg_445);

assign xor_ln2074_fu_1403_p2 = (vla18_q0 ^ b1_reg_434);

assign xor_ln2076_fu_1441_p2 = (tmp_16_fu_1433_p3 ^ 1'd1);

assign xor_ln2086_fu_1485_p2 = (c0_2_reg_489 ^ 32'd4294967295);

assign xor_ln2127_1_fu_1599_p2 = (rz_fu_1575_p2 ^ and_ln2128_fu_1593_p2);

assign xor_ln2127_fu_1581_p2 = (b_hi_1_reg_579 ^ a_hi_1_reg_588);

assign xor_ln2128_fu_1587_p2 = (rz_fu_1575_p2 ^ a_hi_1_reg_588);

assign xor_ln2143_fu_1651_p2 = (rt_fu_1605_p3 ^ 1'd1);

assign xor_ln2144_fu_1663_p2 = (oa_fu_1619_p1 ^ 1'd1);

assign xor_ln2161_fu_1803_p2 = (1'd1 ^ and_ln2142_fu_1633_p2);

assign xor_ln2164_fu_1881_p2 = (zext_ln2164_fu_1877_p1 ^ a_hi_2_fu_1709_p2);

assign xor_ln2168_fu_1965_p2 = (zext_ln2168_fu_1961_p1 ^ b_hi_2_fu_1773_p2);

assign xor_ln2196_fu_2634_p2 = (tmp_17_fu_2626_p3 ^ 1'd1);

assign y0i_fu_1184_p1 = ($signed(31'd0) - $signed(y_17_reg_2768));

assign y_10_fu_758_p2 = ($signed(31'd2) - $signed(trunc_ln651_1_fu_754_p1));

assign y_11_fu_776_p0 = (31'd2 - mul_ln656_3_fu_764_p2);

assign y_12_fu_794_p0 = (31'd2 - mul_ln657_3_fu_782_p2);

assign y_15_fu_891_p0 = (31'd2 - mul_ln658_reg_2687);

assign y_6_fu_724_p0 = (31'd2 - mul_ln656_fu_712_p2);

assign y_7_fu_742_p0 = (31'd2 - mul_ln657_fu_730_p2);

assign y_fu_706_p2 = ($signed(31'd2) - $signed(trunc_ln651_fu_702_p1));

assign za_fu_2119_p2 = (add_ln1755_fu_2113_p2 + mul_ln1755_fu_2093_p2);

assign zb_fu_2147_p2 = (add_ln1756_fu_2141_p2 + mul_ln1756_fu_2125_p2);

assign zext_ln1716_1_fu_2510_p1 = cc_12_reg_653;

assign zext_ln1716_fu_2318_p1 = cc_reg_632;

assign zext_ln1719_1_fu_2387_p1 = lshr_ln1719_1_fu_2377_p4;

assign zext_ln1719_2_fu_2251_p1 = shl_ln18_fu_2243_p3;

assign zext_ln1719_3_fu_2367_p1 = shl_ln1719_1_fu_2359_p3;

assign zext_ln1719_fu_2271_p1 = lshr_ln18_fu_2261_p4;

assign zext_ln1720_1_fu_2501_p1 = cc_12_reg_653;

assign zext_ln1720_fu_2309_p1 = cc_reg_632;

assign zext_ln1721_1_fu_2526_p1 = add_ln1717_1_fu_2520_p2;

assign zext_ln1721_fu_2334_p1 = add_ln1717_fu_2328_p2;

assign zext_ln1753_1_fu_2003_p1 = shl_ln17_fu_1995_p3;

assign zext_ln1753_fu_2023_p1 = lshr_ln14_fu_2013_p4;

assign zext_ln1754_fu_2044_p1 = lshr_ln15_fu_2034_p4;

assign zext_ln1755_1_fu_2099_p1 = vla18_q0;

assign zext_ln1755_fu_2089_p1 = vla18_q1;

assign zext_ln1758_1_fu_2157_p1 = trunc_ln1758_fu_2153_p1;

assign zext_ln1758_fu_2177_p1 = lshr_ln16_fu_2167_p4;

assign zext_ln1759_1_fu_2186_p1 = trunc_ln1759_fu_2182_p1;

assign zext_ln1759_fu_2206_p1 = lshr_ln17_fu_2196_p4;

assign zext_ln2069_1_fu_1303_p1 = shl_ln_fu_1295_p3;

assign zext_ln2069_fu_1323_p1 = lshr_ln_fu_1313_p4;

assign zext_ln2070_fu_1344_p1 = lshr_ln10_fu_1334_p4;

assign zext_ln2089_1_fu_1527_p1 = a1_2_fu_1479_p2;

assign zext_ln2089_fu_1523_p1 = shl_ln14_fu_1515_p3;

assign zext_ln2090_1_fu_1549_p1 = b1_2_fu_1503_p2;

assign zext_ln2090_fu_1545_p1 = shl_ln15_fu_1537_p3;

assign zext_ln2107_fu_1559_p1 = i_reg_502;

assign zext_ln2164_fu_1877_p1 = lshr_ln12_fu_1867_p4;

assign zext_ln2168_fu_1961_p1 = lshr_ln13_fu_1951_p4;

assign zext_ln2194_1_fu_2567_p1 = shl_ln16_fu_2559_p3;

assign zext_ln2194_fu_2587_p1 = lshr_ln11_fu_2577_p4;

always @ (posedge ap_clk) begin
    tmp_reg_2710[1:0] <= 2'b00;
    tmp_3_reg_2748[1:0] <= 2'b00;
    tmp_8_reg_2811[1:0] <= 2'b00;
    tmp_10_reg_2839[1:0] <= 2'b00;
    zext_ln1753_1_reg_3024[1:0] <= 2'b00;
    zext_ln1753_1_reg_3024[12:10] <= 3'b000;
    select_ln1707_reg_3050[31] <= 1'b0;
    vla18_addr_52_reg_3078[12:11] <= 2'b00;
    select_ln1707_1_reg_3090[31] <= 1'b0;
    vla18_addr_53_reg_3113[12:11] <= 2'b00;
end

endmodule //keygen_zint_bezout_1
