
# VERILOG_SOURCES = $(wildcard *.sv) $(wildcard *.v)
VERILOG_SOURCES = TileWithMemory.v TestBench.v
VERILATOR_FLAGS += -Wno-PINMISSING
TRACK_YML = track.yml

include ../rules.mk