<stg><name>filter_kernel_Pipeline_VITIS_LOOP_237_21</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %next_output_axie4_data_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:2 %next_input_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %next_input_axie4_data

]]></Node>
<StgValue><ssdm name="next_input_axie4_data_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:3 %remaining_channels_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %remaining_channels

]]></Node>
<StgValue><ssdm name="remaining_channels_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:4 %next_output_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %next_output_axie4_data

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %store_ln237 = store i31 0, i31 %k

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:6 %store_ln235 = store i128 %next_output_axie4_data_read, i128 %next_output_axie4_data_1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc441

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc441:0 %k_3 = load i31 %k

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc441:1 %icmp_ln237 = icmp_eq  i31 %k_3, i31 %remaining_channels_read

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc441:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc441:3 %k_4 = add i31 %k_3, i31 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc441:4 %br_ln237 = br i1 %icmp_ln237, void %for.inc441.split, void %for.end443.exitStub

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="29" op_0_bw="31">
<![CDATA[
for.inc441.split:3 %trunc_ln239 = trunc i31 %k_3

]]></Node>
<StgValue><ssdm name="trunc_ln239"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
for.inc441.split:4 %shl_ln9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln239, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="32">
<![CDATA[
for.inc441.split:5 %zext_ln239 = zext i32 %shl_ln9

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc441.split:6 %lshr_ln239 = lshr i128 %next_input_axie4_data_read, i128 %zext_ln239

]]></Node>
<StgValue><ssdm name="lshr_ln239"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="128">
<![CDATA[
for.inc441.split:7 %pixel_val = trunc i128 %lshr_ln239

]]></Node>
<StgValue><ssdm name="pixel_val"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc441.split:14 %store_ln237 = store i31 %k_4, i31 %k

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end443.exitStub:0 %next_output_axie4_data_1_load_1 = load i128 %next_output_axie4_data_1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_1_load_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end443.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %next_output_axie4_data_1_out, i128 %next_output_axie4_data_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.end443.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc441.split:0 %next_output_axie4_data_1_load = load i128 %next_output_axie4_data_1

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc441.split:1 %specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc441.split:2 %specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln237"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc441.split:8 %shl_ln241 = shl i128 255, i128 %zext_ln239

]]></Node>
<StgValue><ssdm name="shl_ln241"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="8">
<![CDATA[
for.inc441.split:9 %zext_ln242 = zext i8 %pixel_val

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc441.split:10 %shl_ln242 = shl i128 %zext_ln242, i128 %zext_ln239

]]></Node>
<StgValue><ssdm name="shl_ln242"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc441.split:11 %xor_ln242 = xor i128 %shl_ln241, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln242"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc441.split:12 %and_ln242 = and i128 %next_output_axie4_data_1_load, i128 %xor_ln242

]]></Node>
<StgValue><ssdm name="and_ln242"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc441.split:13 %next_output_axie4_data_2 = or i128 %shl_ln242, i128 %and_ln242

]]></Node>
<StgValue><ssdm name="next_output_axie4_data_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc441.split:15 %store_ln235 = store i128 %next_output_axie4_data_2, i128 %next_output_axie4_data_1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc441.split:16 %br_ln237 = br void %for.inc441

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="next_output_axie4_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="next_output_axie4_data"/></StgValue>
</port>
<port id="48" name="remaining_channels" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="remaining_channels"/></StgValue>
</port>
<port id="49" name="next_input_axie4_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="next_input_axie4_data"/></StgValue>
</port>
<port id="50" name="next_output_axie4_data_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="next_output_axie4_data_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="StgValue_51" to="next_output_axie4_data_1" fromId="51" toId="5">
</dataflow>
<dataflow id="53" from="StgValue_51" to="k" fromId="51" toId="6">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i128" to="next_input_axie4_data_read" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="next_input_axie4_data" to="next_input_axie4_data_read" fromId="49" toId="7">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i31" to="remaining_channels_read" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="remaining_channels" to="remaining_channels_read" fromId="48" toId="8">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i128" to="next_output_axie4_data_read" fromId="54" toId="9">
</dataflow>
<dataflow id="61" from="next_output_axie4_data" to="next_output_axie4_data_read" fromId="47" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln237" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="k" to="store_ln237" fromId="6" toId="10">
</dataflow>
<dataflow id="65" from="next_output_axie4_data_read" to="store_ln235" fromId="9" toId="11">
</dataflow>
<dataflow id="66" from="next_output_axie4_data_1" to="store_ln235" fromId="5" toId="11">
</dataflow>
<dataflow id="67" from="k" to="k_3" fromId="6" toId="13">
</dataflow>
<dataflow id="68" from="k_3" to="icmp_ln237" fromId="13" toId="14">
</dataflow>
<dataflow id="69" from="remaining_channels_read" to="icmp_ln237" fromId="8" toId="14">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="73" from="StgValue_72" to="speclooptripcount_ln0" fromId="72" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_74" to="speclooptripcount_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_76" to="speclooptripcount_ln0" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="k_3" to="k_4" fromId="13" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_79" to="k_4" fromId="79" toId="16">
</dataflow>
<dataflow id="81" from="icmp_ln237" to="br_ln237" fromId="14" toId="17">
</dataflow>
<dataflow id="82" from="k_3" to="trunc_ln239" fromId="13" toId="18">
</dataflow>
<dataflow id="84" from="_ssdm_op_BitConcatenate.i32.i29.i3" to="shl_ln9" fromId="83" toId="19">
</dataflow>
<dataflow id="85" from="trunc_ln239" to="shl_ln9" fromId="18" toId="19">
</dataflow>
<dataflow id="87" from="StgValue_86" to="shl_ln9" fromId="86" toId="19">
</dataflow>
<dataflow id="88" from="shl_ln9" to="zext_ln239" fromId="19" toId="20">
</dataflow>
<dataflow id="89" from="next_input_axie4_data_read" to="lshr_ln239" fromId="7" toId="21">
</dataflow>
<dataflow id="90" from="zext_ln239" to="lshr_ln239" fromId="20" toId="21">
</dataflow>
<dataflow id="91" from="lshr_ln239" to="pixel_val" fromId="21" toId="22">
</dataflow>
<dataflow id="92" from="k_4" to="store_ln237" fromId="16" toId="23">
</dataflow>
<dataflow id="93" from="k" to="store_ln237" fromId="6" toId="23">
</dataflow>
<dataflow id="94" from="next_output_axie4_data_1" to="next_output_axie4_data_1_load" fromId="5" toId="24">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecPipeline" to="specpipeline_ln235" fromId="95" toId="25">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln235" fromId="97" toId="25">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specpipeline_ln235" fromId="99" toId="25">
</dataflow>
<dataflow id="101" from="StgValue_99" to="specpipeline_ln235" fromId="99" toId="25">
</dataflow>
<dataflow id="102" from="StgValue_99" to="specpipeline_ln235" fromId="99" toId="25">
</dataflow>
<dataflow id="104" from="empty_26" to="specpipeline_ln235" fromId="103" toId="25">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopName" to="specloopname_ln237" fromId="105" toId="26">
</dataflow>
<dataflow id="108" from="empty_18" to="specloopname_ln237" fromId="107" toId="26">
</dataflow>
<dataflow id="110" from="StgValue_109" to="shl_ln241" fromId="109" toId="27">
</dataflow>
<dataflow id="111" from="zext_ln239" to="shl_ln241" fromId="20" toId="27">
</dataflow>
<dataflow id="112" from="pixel_val" to="zext_ln242" fromId="22" toId="28">
</dataflow>
<dataflow id="113" from="zext_ln242" to="shl_ln242" fromId="28" toId="29">
</dataflow>
<dataflow id="114" from="zext_ln239" to="shl_ln242" fromId="20" toId="29">
</dataflow>
<dataflow id="115" from="shl_ln241" to="xor_ln242" fromId="27" toId="30">
</dataflow>
<dataflow id="117" from="StgValue_116" to="xor_ln242" fromId="116" toId="30">
</dataflow>
<dataflow id="118" from="next_output_axie4_data_1_load" to="and_ln242" fromId="24" toId="31">
</dataflow>
<dataflow id="119" from="xor_ln242" to="and_ln242" fromId="30" toId="31">
</dataflow>
<dataflow id="120" from="shl_ln242" to="next_output_axie4_data_2" fromId="29" toId="32">
</dataflow>
<dataflow id="121" from="and_ln242" to="next_output_axie4_data_2" fromId="31" toId="32">
</dataflow>
<dataflow id="122" from="next_output_axie4_data_2" to="store_ln235" fromId="32" toId="33">
</dataflow>
<dataflow id="123" from="next_output_axie4_data_1" to="store_ln235" fromId="5" toId="33">
</dataflow>
<dataflow id="124" from="next_output_axie4_data_1" to="next_output_axie4_data_1_load_1" fromId="5" toId="35">
</dataflow>
<dataflow id="126" from="_ssdm_op_Write.ap_auto.i128P0A" to="write_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="127" from="next_output_axie4_data_1_out" to="write_ln0" fromId="50" toId="36">
</dataflow>
<dataflow id="128" from="next_output_axie4_data_1_load_1" to="write_ln0" fromId="35" toId="36">
</dataflow>
<dataflow id="129" from="icmp_ln237" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
