0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/think/Desktop/Users/think/Desktop/counter/counter.srcs/sources_1/new/counter.v,1529165253,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_counter_0_0/sim/whole_counter_0_0.v,,counter,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_alu4_wrapper_3_0_1/sim/whole_alu4_wrapper_3_0.v,,whole_alu4_wrapper_0_0,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sim_1/new/whole_sim.v,,whole_alu4_wrapper_1_0,,,,,,,,
,,,,,,,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_alu4_wrapper_1_0/sim/whole_alu4_wrapper_1_0.v,,whole_alu4_wrapper_3_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_counter_0_0/sim/whole_counter_0_0.v,1529165253,verilog,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_0/sim/alu4_util_vector_logic_0_0.v,,whole_counter_0_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_0/sim/whole_util_vector_logic_0_0.v,1529209913,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_1/sim/whole_util_vector_logic_0_1.v,,whole_util_vector_logic_0_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_1/sim/whole_util_vector_logic_0_1.v,1529209913,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_2/sim/whole_util_vector_logic_0_2.v,,whole_util_vector_logic_0_1,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_2/sim/whole_util_vector_logic_0_2.v,1529079493,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_3/sim/whole_util_vector_logic_0_3.v,,whole_util_vector_logic_0_2,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_3/sim/whole_util_vector_logic_0_3.v,1529079493,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_3_0/sim/whole_util_vector_logic_3_0.v,,whole_util_vector_logic_0_3,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_11_0/sim/whole_util_vector_logic_11_0.v,1529079495,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_0/sim/whole_util_vector_logic_13_0.v,,whole_util_vector_logic_11_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_0/sim/whole_util_vector_logic_13_0.v,1529079495,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_1/sim/whole_util_vector_logic_13_1.v,,whole_util_vector_logic_13_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_1/sim/whole_util_vector_logic_13_1.v,1529079496,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_2/sim/whole_util_vector_logic_13_2.v,,whole_util_vector_logic_13_1,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_2/sim/whole_util_vector_logic_13_2.v,1529079496,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_3/sim/whole_util_vector_logic_13_3.v,,whole_util_vector_logic_13_2,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_3/sim/whole_util_vector_logic_13_3.v,1529079496,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_4/sim/whole_util_vector_logic_13_4.v,,whole_util_vector_logic_13_3,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_4/sim/whole_util_vector_logic_13_4.v,1529079496,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/sim/whole.v,,whole_util_vector_logic_13_4,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_2_0/sim/whole_util_vector_logic_2_0.v,1529079495,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_6_0/sim/whole_util_vector_logic_6_0.v,,whole_util_vector_logic_2_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_3_0/sim/whole_util_vector_logic_3_0.v,1529079493,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_3_1/sim/whole_util_vector_logic_3_1.v,,whole_util_vector_logic_3_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_3_1/sim/whole_util_vector_logic_3_1.v,1529079493,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_2_0/sim/whole_util_vector_logic_2_0.v,,whole_util_vector_logic_3_1,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_5_0/sim/whole_util_vector_logic_5_0.v,1529079495,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_5_1/sim/whole_util_vector_logic_5_1.v,,whole_util_vector_logic_5_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_5_1/sim/whole_util_vector_logic_5_1.v,1529079495,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_5_2/sim/whole_util_vector_logic_5_2.v,,whole_util_vector_logic_5_1,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_5_2/sim/whole_util_vector_logic_5_2.v,1529079495,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_8_0/sim/whole_util_vector_logic_8_0.v,,whole_util_vector_logic_5_2,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_6_0/sim/whole_util_vector_logic_6_0.v,1529079495,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_6_1/sim/whole_util_vector_logic_6_1.v,,whole_util_vector_logic_6_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_6_1/sim/whole_util_vector_logic_6_1.v,1529079495,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_5_0/sim/whole_util_vector_logic_5_0.v,,whole_util_vector_logic_6_1,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_8_0/sim/whole_util_vector_logic_8_0.v,1529079495,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_11_0/sim/whole_util_vector_logic_11_0.v,,whole_util_vector_logic_8_0,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/sim/whole.v,1529165252,verilog,,C:/Users/think/Desktop/Users/think/Desktop/counter/counter.srcs/sources_1/new/counter.v,,whole,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.srcs/sim_1/new/whole_sim.v,1529165533,verilog,,,,whole_sim,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/hdl/alu4_wrapper.v,1529209908,verilog,,C:/Users/think/Desktop/alu4/alu4.ip_user_files/bd/whole/ip/whole_alu4_wrapper_0_0_1/sim/whole_alu4_wrapper_0_0.v,,alu4_wrapper,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_1/sim/alu4_util_vector_logic_0_1.v,,alu4_util_vector_logic_0_0,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_1_0/sim/alu4_util_vector_logic_1_0.v,,alu4_util_vector_logic_0_1,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_3/sim/alu4_util_vector_logic_0_3.v,,alu4_util_vector_logic_0_2,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_4/sim/alu4_util_vector_logic_0_4.v,,alu4_util_vector_logic_0_3,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_1_1/sim/alu4_util_vector_logic_1_1.v,,alu4_util_vector_logic_0_4,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/sim/alu4.v,,alu4_util_vector_logic_11_0,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_2/sim/alu4_util_vector_logic_0_2.v,,alu4_util_vector_logic_1_0,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_1_2/sim/alu4_util_vector_logic_1_2.v,,alu4_util_vector_logic_1_1,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_3_0/sim/alu4_util_vector_logic_3_0.v,,alu4_util_vector_logic_1_2,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_6_0/sim/alu4_util_vector_logic_6_0.v,,alu4_util_vector_logic_3_0,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_9_0/sim/alu4_util_vector_logic_9_0.v,,alu4_util_vector_logic_6_0,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_9_1/sim/alu4_util_vector_logic_9_1.v,,alu4_util_vector_logic_8_0,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_8_0/sim/alu4_util_vector_logic_8_0.v,,alu4_util_vector_logic_9_0,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_9_2/sim/alu4_util_vector_logic_9_2.v,,alu4_util_vector_logic_9_1,,,,,,,,
,,,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_11_0/sim/alu4_util_vector_logic_11_0.v,,alu4_util_vector_logic_9_2,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/sim/alu4.v,1529209908,verilog,,C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/hdl/alu4_wrapper.v,,alu4,,,,,,,,
C:/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/whole/hdl/whole_wrapper.v,1529152554,verilog,,,,whole_wrapper,,,,,,,,
