This project is a digital representation of a RISCV-R32i pipeline processor on SystemVerilog. There are 5 stages: fetch, decode, execute, memory, and writeback. memory.sv and memory_io.sv are not original, are taken from existing implementations and used for this processor design

