-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity eucHW_sqrt_fixed_17_17_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (8 downto 0) );
end;


architecture behav of eucHW_sqrt_fixed_17_17_s is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal x_l_I_V_15_fu_166_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal x_l_I_V_15_reg_742 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln239_fu_174_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln239_reg_748 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln443_1_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln443_1_reg_754 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln212_fu_218_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln212_reg_760 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_l_I_V_17_fu_321_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal x_l_I_V_17_reg_765 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_I_V_16_fu_329_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_I_V_16_reg_771 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln443_3_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln443_3_reg_777 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln212_2_fu_375_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln212_2_reg_783 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_l_I_V_19_fu_478_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal x_l_I_V_19_reg_788 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_I_V_18_fu_486_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_I_V_18_reg_794 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln443_5_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln443_5_reg_800 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln212_4_fu_532_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln212_4_reg_806 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_l_I_V_20_fu_635_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal x_l_I_V_20_reg_811 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_I_V_fu_643_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_I_V_reg_817 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln594_fu_651_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln594_reg_824 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_124_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln443_7_fu_134_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln212_fu_144_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln666_fu_120_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln277_fu_150_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln443_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_fu_154_p5 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln443_fu_182_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_190_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_5_fu_198_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln443_fu_208_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_24_fu_224_p5 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_25_fu_234_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_I_V_15_fu_249_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_8_fu_255_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_l_I_V_16_fu_243_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_3_fu_265_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_9_fu_273_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln443_1_fu_283_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln212_1_fu_293_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln443_2_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_26_fu_299_p5 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_27_fu_311_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_s_fu_337_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_347_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1_fu_355_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln443_2_fu_365_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_28_fu_381_p5 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_29_fu_391_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_I_V_17_fu_406_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_6_fu_412_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_l_I_V_18_fu_400_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_5_fu_422_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_7_fu_430_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln443_3_fu_440_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln212_3_fu_450_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln443_4_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_fu_456_p5 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_31_fu_468_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_12_fu_494_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_504_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_13_fu_512_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln443_4_fu_522_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_32_fu_538_p5 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_33_fu_548_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_I_V_19_fu_563_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_15_fu_569_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_l_I_V_fu_557_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_7_fu_579_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_16_fu_587_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln443_5_fu_597_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln212_5_fu_607_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln443_6_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_34_fu_613_p5 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_35_fu_625_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_655_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln443_6_fu_662_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln212_6_fu_671_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln443_7_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_36_fu_676_p5 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_37_fu_687_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_I_V_20_fu_703_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_I_V_fu_710_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_l_I_V_21_fu_696_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln671_fu_718_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_s_34_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_I_V_13_fu_728_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin




    x_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            x_int_reg <= x;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln443_1_reg_754 <= icmp_ln443_1_fu_212_p2;
                icmp_ln443_3_reg_777 <= icmp_ln443_3_fu_369_p2;
                icmp_ln443_5_reg_800 <= icmp_ln443_5_fu_526_p2;
                res_I_V_16_reg_771 <= res_I_V_16_fu_329_p3;
                res_I_V_18_reg_794 <= res_I_V_18_fu_486_p3;
                res_I_V_reg_817 <= res_I_V_fu_643_p3;
                    select_ln239_reg_748(7) <= select_ln239_fu_174_p3(7);
                sub_ln212_2_reg_783 <= sub_ln212_2_fu_375_p2;
                sub_ln212_4_reg_806 <= sub_ln212_4_fu_532_p2;
                sub_ln212_reg_760 <= sub_ln212_fu_218_p2;
                trunc_ln594_reg_824 <= trunc_ln594_fu_651_p1;
                x_l_I_V_15_reg_742 <= x_l_I_V_15_fu_166_p3;
                x_l_I_V_17_reg_765 <= x_l_I_V_17_fu_321_p3;
                x_l_I_V_19_reg_788 <= x_l_I_V_19_fu_478_p3;
                x_l_I_V_20_reg_811 <= x_l_I_V_20_fu_635_p3;
            end if;
        end if;
    end process;
    select_ln239_reg_748(6 downto 0) <= "0000000";
    select_ln239_reg_748(8) <= '0';
    add_ln212_fu_144_p2 <= std_logic_vector(unsigned(zext_ln443_7_fu_134_p1) + unsigned(ap_const_lv3_7));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= 
        res_I_V_13_fu_728_p2 when (p_Result_s_34_fu_722_p2(0) = '1') else 
        res_I_V_20_fu_703_p3;
    icmp_ln443_1_fu_212_p2 <= "1" when (unsigned(p_Result_5_fu_198_p4) < unsigned(zext_ln443_fu_208_p1)) else "0";
    icmp_ln443_2_fu_287_p2 <= "1" when (unsigned(p_Result_9_fu_273_p4) < unsigned(zext_ln443_1_fu_283_p1)) else "0";
    icmp_ln443_3_fu_369_p2 <= "1" when (unsigned(p_Result_1_fu_355_p4) < unsigned(zext_ln443_2_fu_365_p1)) else "0";
    icmp_ln443_4_fu_444_p2 <= "1" when (unsigned(p_Result_7_fu_430_p4) < unsigned(zext_ln443_3_fu_440_p1)) else "0";
    icmp_ln443_5_fu_526_p2 <= "1" when (unsigned(p_Result_13_fu_512_p4) < unsigned(zext_ln443_4_fu_522_p1)) else "0";
    icmp_ln443_6_fu_601_p2 <= "1" when (unsigned(p_Result_16_fu_587_p4) < unsigned(zext_ln443_5_fu_597_p1)) else "0";
    icmp_ln443_7_fu_666_p2 <= "1" when (unsigned(trunc_ln594_reg_824) < unsigned(zext_ln443_6_fu_662_p1)) else "0";
    icmp_ln443_fu_138_p2 <= "1" when (tmp_fu_124_p4 = ap_const_lv2_0) else "0";
    mul_I_V_fu_710_p3 <= (ap_const_lv9_0 & res_I_V_20_fu_703_p3);
    p_Result_12_fu_494_p4 <= res_I_V_18_fu_486_p3(8 downto 2);
    p_Result_13_fu_512_p4 <= x_l_I_V_19_fu_478_p3(12 downto 4);
    p_Result_15_fu_569_p4 <= res_I_V_19_fu_563_p3(8 downto 1);
    p_Result_16_fu_587_p4 <= x_l_I_V_fu_557_p3(11 downto 2);
    p_Result_1_fu_355_p4 <= x_l_I_V_17_fu_321_p3(14 downto 8);
    p_Result_23_fu_154_p5 <= (zext_ln666_fu_120_p1(19 downto 18) & sext_ln277_fu_150_p1 & zext_ln666_fu_120_p1(13 downto 0));
    p_Result_24_fu_224_p5 <= (x_l_I_V_15_reg_742(19 downto 17) & sub_ln212_reg_760 & x_l_I_V_15_reg_742(11 downto 0));
    
    p_Result_25_fu_234_p4_proc : process(select_ln239_reg_748)
    begin
        p_Result_25_fu_234_p4 <= select_ln239_reg_748;
        p_Result_25_fu_234_p4(6) <= ap_const_lv1_1(0);
    end process;

    p_Result_26_fu_299_p5 <= (x_l_I_V_16_fu_243_p3(19 downto 16) & sub_ln212_1_fu_293_p2 & x_l_I_V_16_fu_243_p3(9 downto 0));
    
    p_Result_27_fu_311_p4_proc : process(res_I_V_15_fu_249_p3)
    begin
        p_Result_27_fu_311_p4 <= res_I_V_15_fu_249_p3;
        p_Result_27_fu_311_p4(5) <= ap_const_lv1_1(0);
    end process;

    p_Result_28_fu_381_p5 <= (x_l_I_V_17_reg_765(19 downto 15) & sub_ln212_2_reg_783 & x_l_I_V_17_reg_765(7 downto 0));
    
    p_Result_29_fu_391_p4_proc : process(res_I_V_16_reg_771)
    begin
        p_Result_29_fu_391_p4 <= res_I_V_16_reg_771;
        p_Result_29_fu_391_p4(4) <= ap_const_lv1_1(0);
    end process;

    p_Result_30_fu_456_p5 <= (x_l_I_V_18_fu_400_p3(19 downto 14) & sub_ln212_3_fu_450_p2 & x_l_I_V_18_fu_400_p3(5 downto 0));
    
    p_Result_31_fu_468_p4_proc : process(res_I_V_17_fu_406_p3)
    begin
        p_Result_31_fu_468_p4 <= res_I_V_17_fu_406_p3;
        p_Result_31_fu_468_p4(3) <= ap_const_lv1_1(0);
    end process;

    p_Result_32_fu_538_p5 <= (x_l_I_V_19_reg_788(19 downto 13) & sub_ln212_4_reg_806 & x_l_I_V_19_reg_788(3 downto 0));
    
    p_Result_33_fu_548_p4_proc : process(res_I_V_18_reg_794)
    begin
        p_Result_33_fu_548_p4 <= res_I_V_18_reg_794;
        p_Result_33_fu_548_p4(2) <= ap_const_lv1_1(0);
    end process;

    p_Result_34_fu_613_p5 <= (x_l_I_V_fu_557_p3(19 downto 12) & sub_ln212_5_fu_607_p2 & x_l_I_V_fu_557_p3(1 downto 0));
    
    p_Result_35_fu_625_p4_proc : process(res_I_V_19_fu_563_p3)
    begin
        p_Result_35_fu_625_p4 <= res_I_V_19_fu_563_p3;
        p_Result_35_fu_625_p4(1) <= ap_const_lv1_1(0);
    end process;

    p_Result_36_fu_676_p5 <= (x_l_I_V_20_reg_811(19 downto 11) & sub_ln212_6_fu_671_p2);
    
    p_Result_37_fu_687_p4_proc : process(res_I_V_reg_817)
    begin
        p_Result_37_fu_687_p4 <= res_I_V_reg_817;
        p_Result_37_fu_687_p4(0) <= ap_const_lv1_1(0);
    end process;

    p_Result_5_fu_198_p4 <= x_l_I_V_15_fu_166_p3(16 downto 12);
    p_Result_6_fu_412_p4 <= res_I_V_17_fu_406_p3(8 downto 3);
    p_Result_7_fu_430_p4 <= x_l_I_V_18_fu_400_p3(13 downto 6);
    p_Result_8_fu_255_p4 <= res_I_V_15_fu_249_p3(8 downto 5);
    p_Result_9_fu_273_p4 <= x_l_I_V_16_fu_243_p3(15 downto 10);
    p_Result_s_34_fu_722_p2 <= "1" when (unsigned(x_l_I_V_21_fu_696_p3) > unsigned(zext_ln671_fu_718_p1)) else "0";
    p_Result_s_fu_337_p4 <= res_I_V_16_fu_329_p3(8 downto 4);
    res_I_V_13_fu_728_p2 <= std_logic_vector(unsigned(res_I_V_20_fu_703_p3) + unsigned(ap_const_lv9_1));
    res_I_V_15_fu_249_p3 <= 
        select_ln239_reg_748 when (icmp_ln443_1_reg_754(0) = '1') else 
        p_Result_25_fu_234_p4;
    res_I_V_16_fu_329_p3 <= 
        res_I_V_15_fu_249_p3 when (icmp_ln443_2_fu_287_p2(0) = '1') else 
        p_Result_27_fu_311_p4;
    res_I_V_17_fu_406_p3 <= 
        res_I_V_16_reg_771 when (icmp_ln443_3_reg_777(0) = '1') else 
        p_Result_29_fu_391_p4;
    res_I_V_18_fu_486_p3 <= 
        res_I_V_17_fu_406_p3 when (icmp_ln443_4_fu_444_p2(0) = '1') else 
        p_Result_31_fu_468_p4;
    res_I_V_19_fu_563_p3 <= 
        res_I_V_18_reg_794 when (icmp_ln443_5_reg_800(0) = '1') else 
        p_Result_33_fu_548_p4;
    res_I_V_20_fu_703_p3 <= 
        res_I_V_reg_817 when (icmp_ln443_7_fu_666_p2(0) = '1') else 
        p_Result_37_fu_687_p4;
    res_I_V_fu_643_p3 <= 
        res_I_V_19_fu_563_p3 when (icmp_ln443_6_fu_601_p2(0) = '1') else 
        p_Result_35_fu_625_p4;
    select_ln239_fu_174_p3 <= 
        ap_const_lv9_0 when (icmp_ln443_fu_138_p2(0) = '1') else 
        ap_const_lv9_80;
    select_ln443_fu_182_p3 <= 
        ap_const_lv2_0 when (icmp_ln443_fu_138_p2(0) = '1') else 
        ap_const_lv2_2;
        sext_ln277_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln212_fu_144_p2),4));

    sub_ln212_1_fu_293_p2 <= std_logic_vector(unsigned(p_Result_9_fu_273_p4) - unsigned(zext_ln443_1_fu_283_p1));
    sub_ln212_2_fu_375_p2 <= std_logic_vector(unsigned(p_Result_1_fu_355_p4) - unsigned(zext_ln443_2_fu_365_p1));
    sub_ln212_3_fu_450_p2 <= std_logic_vector(unsigned(p_Result_7_fu_430_p4) - unsigned(zext_ln443_3_fu_440_p1));
    sub_ln212_4_fu_532_p2 <= std_logic_vector(unsigned(p_Result_13_fu_512_p4) - unsigned(zext_ln443_4_fu_522_p1));
    sub_ln212_5_fu_607_p2 <= std_logic_vector(unsigned(p_Result_16_fu_587_p4) - unsigned(zext_ln443_5_fu_597_p1));
    sub_ln212_6_fu_671_p2 <= std_logic_vector(unsigned(trunc_ln594_reg_824) - unsigned(zext_ln443_6_fu_662_p1));
    sub_ln212_fu_218_p2 <= std_logic_vector(unsigned(p_Result_5_fu_198_p4) - unsigned(zext_ln443_fu_208_p1));
    tmp_1_fu_190_p3 <= (select_ln443_fu_182_p3 & ap_const_lv1_1);
    tmp_3_fu_265_p3 <= (p_Result_8_fu_255_p4 & ap_const_lv1_1);
    tmp_4_fu_347_p3 <= (p_Result_s_fu_337_p4 & ap_const_lv1_1);
    tmp_5_fu_422_p3 <= (p_Result_6_fu_412_p4 & ap_const_lv1_1);
    tmp_6_fu_504_p3 <= (p_Result_12_fu_494_p4 & ap_const_lv1_1);
    tmp_7_fu_579_p3 <= (p_Result_15_fu_569_p4 & ap_const_lv1_1);
    tmp_9_fu_655_p3 <= (res_I_V_reg_817 & ap_const_lv1_1);
    tmp_fu_124_p4 <= x_int_reg(15 downto 14);
    trunc_ln594_fu_651_p1 <= x_l_I_V_20_fu_635_p3(11 - 1 downto 0);
    x_l_I_V_15_fu_166_p3 <= 
        zext_ln666_fu_120_p1 when (icmp_ln443_fu_138_p2(0) = '1') else 
        p_Result_23_fu_154_p5;
    x_l_I_V_16_fu_243_p3 <= 
        x_l_I_V_15_reg_742 when (icmp_ln443_1_reg_754(0) = '1') else 
        p_Result_24_fu_224_p5;
    x_l_I_V_17_fu_321_p3 <= 
        x_l_I_V_16_fu_243_p3 when (icmp_ln443_2_fu_287_p2(0) = '1') else 
        p_Result_26_fu_299_p5;
    x_l_I_V_18_fu_400_p3 <= 
        x_l_I_V_17_reg_765 when (icmp_ln443_3_reg_777(0) = '1') else 
        p_Result_28_fu_381_p5;
    x_l_I_V_19_fu_478_p3 <= 
        x_l_I_V_18_fu_400_p3 when (icmp_ln443_4_fu_444_p2(0) = '1') else 
        p_Result_30_fu_456_p5;
    x_l_I_V_20_fu_635_p3 <= 
        x_l_I_V_fu_557_p3 when (icmp_ln443_6_fu_601_p2(0) = '1') else 
        p_Result_34_fu_613_p5;
    x_l_I_V_21_fu_696_p3 <= 
        x_l_I_V_20_reg_811 when (icmp_ln443_7_fu_666_p2(0) = '1') else 
        p_Result_36_fu_676_p5;
    x_l_I_V_fu_557_p3 <= 
        x_l_I_V_19_reg_788 when (icmp_ln443_5_reg_800(0) = '1') else 
        p_Result_32_fu_538_p5;
    zext_ln443_1_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_265_p3),6));
    zext_ln443_2_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_347_p3),7));
    zext_ln443_3_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_422_p3),8));
    zext_ln443_4_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_504_p3),9));
    zext_ln443_5_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_579_p3),10));
    zext_ln443_6_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_655_p3),11));
    zext_ln443_7_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_124_p4),3));
    zext_ln443_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_190_p3),5));
    zext_ln666_fu_120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_int_reg),20));
    zext_ln671_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_I_V_fu_710_p3),20));
end behav;
