// Seed: 3337966711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply0 id_4#(
        .id_9 ((1)),
        .id_10(id_10 + 1'b0),
        .id_11(1'd0 == 1)
    ),
    input wire id_5,
    input wand id_6,
    input tri0 id_7
);
  uwire id_12;
  always id_3 = 1;
  module_0(
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  ); id_13 :
  assert property (@(posedge 1) !id_2) id_12 = id_4;
endmodule
