# system info reloj_soc_tb on 2025.05.13.15:39:42
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1747172362
#
#
# Files generated for reloj_soc_tb on 2025.05.13.15:39:42
files:
filepath,kind,attributes,module,is_top
reloj_soc/testbench/reloj_soc_tb/simulation/reloj_soc_tb.v,VERILOG,,reloj_soc_tb,true
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc.v,VERILOG,,reloj_soc,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII.v,VERILOG,,reloj_soc_NIOSII,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_RAM.hex,HEX,,reloj_soc_RAM,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_RAM.v,VERILOG,,reloj_soc_RAM,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_REG_BUTTON.v,VERILOG,,reloj_soc_REG_BUTTON,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_REG_LEDS.v,VERILOG,,reloj_soc_REG_LEDS,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_TIMER.v,VERILOG,,reloj_soc_TIMER,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_UART.v,VERILOG,,reloj_soc_UART,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0.v,VERILOG,,reloj_soc_mm_interconnect_0,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_irq_mapper.sv,SYSTEM_VERILOG,,reloj_soc_irq_mapper,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu.sdc,SDC,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu.v,VERILOG,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_debug_slave_sysclk.v,VERILOG,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_debug_slave_tck.v,VERILOG,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_debug_slave_wrapper.v,VERILOG,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_nios2_waves.do,OTHER,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_ociram_default_contents.dat,DAT,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_ociram_default_contents.hex,HEX,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_ociram_default_contents.mif,MIF,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_rf_ram_a.dat,DAT,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_rf_ram_a.hex,HEX,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_rf_ram_a.mif,MIF,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_rf_ram_b.dat,DAT,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_rf_ram_b.hex,HEX,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_rf_ram_b.mif,MIF,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_NIOSII_cpu_test_bench.v,VERILOG,,reloj_soc_NIOSII_cpu,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_router,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_router_001,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_router_002,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_router_003,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_cmd_demux,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_cmd_demux_001,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_cmd_mux,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_cmd_mux,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_cmd_mux_001,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_cmd_mux_001,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_rsp_demux,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_rsp_mux,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_rsp_mux,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_rsp_mux_001,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_rsp_mux_001,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,reloj_soc_mm_interconnect_0_avalon_st_adapter,false
reloj_soc/testbench/reloj_soc_tb/simulation/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
reloj_soc_tb.reloj_soc_inst,reloj_soc
reloj_soc_tb.reloj_soc_inst.NIOSII,reloj_soc_NIOSII
reloj_soc_tb.reloj_soc_inst.NIOSII.cpu,reloj_soc_NIOSII_cpu
reloj_soc_tb.reloj_soc_inst.RAM,reloj_soc_RAM
reloj_soc_tb.reloj_soc_inst.REG_BUTTON,reloj_soc_REG_BUTTON
reloj_soc_tb.reloj_soc_inst.REG_LEDS,reloj_soc_REG_LEDS
reloj_soc_tb.reloj_soc_inst.TIMER,reloj_soc_TIMER
reloj_soc_tb.reloj_soc_inst.UART,reloj_soc_UART
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0,reloj_soc_mm_interconnect_0
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.NIOSII_data_master_translator,altera_merlin_master_translator
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.NIOSII_instruction_master_translator,altera_merlin_master_translator
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.NIOSII_debug_mem_slave_translator,altera_merlin_slave_translator
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.REG_LEDS_s1_translator,altera_merlin_slave_translator
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.TIMER_s1_translator,altera_merlin_slave_translator
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.REG_BUTTON_s1_translator,altera_merlin_slave_translator
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.NIOSII_data_master_agent,altera_merlin_master_agent
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.NIOSII_instruction_master_agent,altera_merlin_master_agent
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.UART_avalon_jtag_slave_agent,altera_merlin_slave_agent
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.NIOSII_debug_mem_slave_agent,altera_merlin_slave_agent
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.REG_LEDS_s1_agent,altera_merlin_slave_agent
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.TIMER_s1_agent,altera_merlin_slave_agent
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.REG_BUTTON_s1_agent,altera_merlin_slave_agent
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.UART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.NIOSII_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.REG_LEDS_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.TIMER_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.REG_BUTTON_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.router,reloj_soc_mm_interconnect_0_router
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.router_001,reloj_soc_mm_interconnect_0_router_001
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.router_002,reloj_soc_mm_interconnect_0_router_002
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.router_005,reloj_soc_mm_interconnect_0_router_002
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.router_006,reloj_soc_mm_interconnect_0_router_002
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.router_007,reloj_soc_mm_interconnect_0_router_002
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.router_003,reloj_soc_mm_interconnect_0_router_003
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.router_004,reloj_soc_mm_interconnect_0_router_003
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.cmd_demux,reloj_soc_mm_interconnect_0_cmd_demux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.cmd_demux_001,reloj_soc_mm_interconnect_0_cmd_demux_001
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.rsp_demux_001,reloj_soc_mm_interconnect_0_cmd_demux_001
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.rsp_demux_002,reloj_soc_mm_interconnect_0_cmd_demux_001
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.cmd_mux,reloj_soc_mm_interconnect_0_cmd_mux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.cmd_mux_003,reloj_soc_mm_interconnect_0_cmd_mux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.cmd_mux_004,reloj_soc_mm_interconnect_0_cmd_mux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.cmd_mux_005,reloj_soc_mm_interconnect_0_cmd_mux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.cmd_mux_001,reloj_soc_mm_interconnect_0_cmd_mux_001
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.cmd_mux_002,reloj_soc_mm_interconnect_0_cmd_mux_001
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.rsp_demux,reloj_soc_mm_interconnect_0_rsp_demux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.rsp_demux_003,reloj_soc_mm_interconnect_0_rsp_demux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.rsp_demux_004,reloj_soc_mm_interconnect_0_rsp_demux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.rsp_demux_005,reloj_soc_mm_interconnect_0_rsp_demux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.rsp_mux,reloj_soc_mm_interconnect_0_rsp_mux
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.rsp_mux_001,reloj_soc_mm_interconnect_0_rsp_mux_001
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter,reloj_soc_mm_interconnect_0_avalon_st_adapter
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_001,reloj_soc_mm_interconnect_0_avalon_st_adapter
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_002,reloj_soc_mm_interconnect_0_avalon_st_adapter
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_003,reloj_soc_mm_interconnect_0_avalon_st_adapter
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_004,reloj_soc_mm_interconnect_0_avalon_st_adapter
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_005,reloj_soc_mm_interconnect_0_avalon_st_adapter
reloj_soc_tb.reloj_soc_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reloj_soc_tb.reloj_soc_inst.irq_mapper,reloj_soc_irq_mapper
reloj_soc_tb.reloj_soc_inst.rst_controller,altera_reset_controller
reloj_soc_tb.reloj_soc_inst_buttons_bfm,altera_conduit_bfm
reloj_soc_tb.reloj_soc_inst_clk_bfm,altera_avalon_clock_source
reloj_soc_tb.reloj_soc_inst_leds_bfm,altera_conduit_bfm_0002
reloj_soc_tb.reloj_soc_inst_reset_bfm,altera_avalon_reset_source
