Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Procesador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : Procesador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/PSRM.vhd" in Library work.
Architecture behavioral of Entity psrm is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/PSR.vhd" in Library work.
Architecture behavioral of Entity psr is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/WindowsManager.vhd" in Library work.
Architecture behavioral of Entity windowsmanager is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/NProgramCounter.vhd" in Library work.
Architecture behavioral of Entity nprogramcounter is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/ProgramCounter.vhd" in Library work.
Architecture behavioral of Entity programcounter is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/sumador32.vhd" in Library work.
Architecture behavioral of Entity sumador32 is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/InstructionMemory.vhd" in Library work.
Architecture behavioral of Entity instructionmemory is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/UnidadControl.vhd" in Library work.
Architecture behavioral of Entity unidadcontrol is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/RegisterFile.vhd" in Library work.
Architecture behavioral of Entity registerfile is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/extensionSigno.vhd" in Library work.
Architecture behavioral of Entity extensionsigno is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/multiplexor32.vhd" in Library work.
Architecture behavioral of Entity multiplexor32 is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd" in Library work.
Architecture behavioral of Entity procesador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PSRM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PSR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <WindowsManager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sumador32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InstructionMemory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UnidadControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisterFile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <extensionSigno> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplexor32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd" line 329: Instantiating black box module <DataMemory>.
WARNING:Xst:2211 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd" line 339: Instantiating black box module <MuxPC>.
WARNING:Xst:2211 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd" line 349: Instantiating black box module <SEU22>.
WARNING:Xst:2211 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd" line 354: Instantiating black box module <SEU30>.
WARNING:Xst:2211 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd" line 360: Instantiating black box module <Sumador22>.
WARNING:Xst:2211 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd" line 366: Instantiating black box module <muxDataManager>.
WARNING:Xst:2211 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd" line 374: Instantiating black box module <muxRF_WM>.
WARNING:Xst:2211 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd" line 381: Instantiating black box module <sumador30>.
Entity <Procesador> analyzed. Unit <Procesador> generated.

Analyzing Entity <PSRM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/PSRM.vhd" line 18: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <OP>
Entity <PSRM> analyzed. Unit <PSRM> generated.

Analyzing Entity <PSR> in library <work> (Architecture <behavioral>).
Entity <PSR> analyzed. Unit <PSR> generated.

Analyzing Entity <WindowsManager> in library <work> (Architecture <behavioral>).
Entity <WindowsManager> analyzed. Unit <WindowsManager> generated.

Analyzing Entity <NProgramCounter> in library <work> (Architecture <behavioral>).
Entity <NProgramCounter> analyzed. Unit <NProgramCounter> generated.

Analyzing Entity <ProgramCounter> in library <work> (Architecture <behavioral>).
Entity <ProgramCounter> analyzed. Unit <ProgramCounter> generated.

Analyzing Entity <sumador32> in library <work> (Architecture <behavioral>).
Entity <sumador32> analyzed. Unit <sumador32> generated.

Analyzing Entity <InstructionMemory> in library <work> (Architecture <behavioral>).
Entity <InstructionMemory> analyzed. Unit <InstructionMemory> generated.

Analyzing Entity <UnidadControl> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <enableDM> in unit <UnidadControl> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <UnidadControl> analyzed. Unit <UnidadControl> generated.

Analyzing Entity <RegisterFile> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/RegisterFile.vhd" line 35: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/RegisterFile.vhd" line 36: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/RegisterFile.vhd" line 37: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/RegisterFile.vhd" line 39: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/RegisterFile.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <write_enable>
Entity <RegisterFile> analyzed. Unit <RegisterFile> generated.

Analyzing Entity <extensionSigno> in library <work> (Architecture <behavioral>).
Entity <extensionSigno> analyzed. Unit <extensionSigno> generated.

Analyzing Entity <multiplexor32> in library <work> (Architecture <behavioral>).
Entity <multiplexor32> analyzed. Unit <multiplexor32> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PSRM>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/PSRM.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <PSRM> synthesized.


Synthesizing Unit <PSR>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/PSR.vhd".
WARNING:Xst:1780 - Signal <PSRegister<31:24>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PSRegister<19:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PSRegister<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <PSRegister_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PSRegister_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PSRegister_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PSRegister_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <cwp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <PSR> synthesized.


Synthesizing Unit <WindowsManager>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/WindowsManager.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <Rs2Integer>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <Rs1Integer>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <RdInteger>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ncwp_signal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 6-bit adder for signal <RO7>.
    Found 6-bit subtractor for signal <mux0000$addsub0000> created at line 57.
    Found 5-bit adder carry out for signal <mux0000$addsub0002> created at line 59.
    Found 5-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 56.
    Found 6-bit subtractor for signal <mux0001$addsub0000> created at line 47.
    Found 5-bit adder carry out for signal <mux0001$addsub0002> created at line 49.
    Found 5-bit comparator greatequal for signal <mux0001$cmp_ge0000> created at line 46.
    Found 6-bit subtractor for signal <mux0002$addsub0000> created at line 67.
    Found 5-bit adder carry out for signal <mux0002$addsub0002> created at line 69.
    Found 5-bit comparator greatequal for signal <mux0002$cmp_ge0000> created at line 66.
    Found 5-bit comparator greatequal for signal <RdInteger$cmp_ge0000> created at line 67.
    Found 5-bit comparator greatequal for signal <RdInteger$cmp_ge0001> created at line 69.
    Found 5-bit comparator lessequal for signal <RdInteger$cmp_le0000> created at line 71.
    Found 5-bit comparator lessequal for signal <RdInteger$cmp_le0001> created at line 67.
    Found 5-bit comparator lessequal for signal <RdInteger$cmp_le0002> created at line 69.
    Found 5-bit comparator greatequal for signal <Rs1Integer$cmp_ge0000> created at line 47.
    Found 5-bit comparator greatequal for signal <Rs1Integer$cmp_ge0001> created at line 49.
    Found 5-bit comparator lessequal for signal <Rs1Integer$cmp_le0000> created at line 51.
    Found 5-bit comparator lessequal for signal <Rs1Integer$cmp_le0001> created at line 47.
    Found 5-bit comparator lessequal for signal <Rs1Integer$cmp_le0002> created at line 49.
    Found 5-bit comparator greatequal for signal <Rs2Integer$cmp_ge0000> created at line 57.
    Found 5-bit comparator greatequal for signal <Rs2Integer$cmp_ge0001> created at line 59.
    Found 5-bit comparator lessequal for signal <Rs2Integer$cmp_le0000> created at line 61.
    Found 5-bit comparator lessequal for signal <Rs2Integer$cmp_le0001> created at line 57.
    Found 5-bit comparator lessequal for signal <Rs2Integer$cmp_le0002> created at line 59.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <WindowsManager> synthesized.


Synthesizing Unit <NProgramCounter>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/NProgramCounter.vhd".
    Found 32-bit register for signal <salidaNProgramCounter>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NProgramCounter> synthesized.


Synthesizing Unit <ProgramCounter>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/ProgramCounter.vhd".
    Found 32-bit register for signal <pc_salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <sumador32>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/sumador32.vhd".
    Found 32-bit adder for signal <salidaSumador>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumador32> synthesized.


Synthesizing Unit <InstructionMemory>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/InstructionMemory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <$varindex0000> created at line 43.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <UnidadControl>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/UnidadControl.vhd".
WARNING:Xst:647 - Input <icc<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 2-bit latch for signal <selectorDM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <PCSource>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 6-bit latch for signal <aluOP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <wrenDM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RFdest>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <write_enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 6-bit 4-to-1 multiplexer for signal <aluOP$mux0006>.
    Found 2-bit 4-to-1 multiplexer for signal <PCSource$mux0007>.
    Found 2-bit 8-to-1 multiplexer for signal <PCSource$mux0008> created at line 35.
    Found 1-bit xor2 for signal <PCSource$xor0000> created at line 117.
    Found 1-bit 4-to-1 multiplexer for signal <RFdest$mux0006>.
    Found 2-bit 4-to-1 multiplexer for signal <selectorDM$mux0007>.
    Found 1-bit 4-to-1 multiplexer for signal <wrenDM$mux0006>.
    Found 1-bit 4-to-1 multiplexer for signal <write_enable$mux0007>.
    Summary:
	inferred  15 Multiplexer(s).
Unit <UnidadControl> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/RegisterFile.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registro_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_33>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_34>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_35>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_36>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_37>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_38>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_39>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 35.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 36.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0002> created at line 37.
    Summary:
	inferred  96 Multiplexer(s).
Unit <RegisterFile> synthesized.


Synthesizing Unit <extensionSigno>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/extensionSigno.vhd".
Unit <extensionSigno> synthesized.


Synthesizing Unit <multiplexor32>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/multiplexor32.vhd".
Unit <multiplexor32> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/ALU.vhd".
    Found 32-bit adder for signal <salidaAlu$addsub0000> created at line 22.
    Found 32-bit subtractor for signal <salidaAlu$addsub0001> created at line 24.
    Found 32-bit adder carry in for signal <salidaAlu$addsub0002> created at line 38.
    Found 32-bit subtractor for signal <salidaAlu$addsub0003> created at line 40.
    Found 32-bit xor2 for signal <salidaAlu$xor0000> created at line 34.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Procesador>.
    Related source file is "C:/Users/cristian b/Documents/WorkPlace/firstprocessor-ronaldfelipse/Procesador.vhd".
Unit <Procesador> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 12
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 5-bit adder carry out                                 : 3
 6-bit adder                                           : 1
 6-bit subtractor                                      : 3
# Registers                                            : 4
 1-bit register                                        : 2
 32-bit register                                       : 2
# Latches                                              : 57
 1-bit latch                                           : 12
 2-bit latch                                           : 2
 32-bit latch                                          : 39
 6-bit latch                                           : 4
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 2
 2-bit 8-to-1 multiplexer                              : 1
 32-bit 40-to-1 multiplexer                            : 3
 6-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 12
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 5-bit adder carry out                                 : 3
 6-bit adder                                           : 1
 6-bit subtractor                                      : 3
# Registers                                            : 66
 Flip-Flops                                            : 66
# Latches                                              : 57
 1-bit latch                                           : 12
 2-bit latch                                           : 2
 32-bit latch                                          : 39
 6-bit latch                                           : 4
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 2
 2-bit 8-to-1 multiplexer                              : 1
 32-bit 40-to-1 multiplexer                            : 3
 6-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Procesador> ...

Optimizing unit <PSRM> ...

Optimizing unit <PSR> ...

Optimizing unit <NProgramCounter> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <InstructionMemory> ...

Optimizing unit <ALU> ...

Optimizing unit <WindowsManager> ...

Optimizing unit <UnidadControl> ...
INFO:Xst:2261 - The FF/Latch <aluOP_3> in Unit <UnidadControl> is equivalent to the following FF/Latch, which will be removed : <aluOP_4> 

Optimizing unit <RegisterFile> ...
WARNING:Xst:1293 - FF/Latch <Inst_WM/RdInteger_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_PSR/PSRegister_20> of sequential type is unconnected in block <Procesador>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_WM/Rs1Integer_3> in Unit <Procesador> is equivalent to the following FF/Latch, which will be removed : <Inst_WM/Rs1Integer_2> 
Found area constraint ratio of 100 (+ 5) on block Procesador, actual ratio is 189.
Optimizing block <Procesador> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Procesador>, final ratio is 197.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador.ngr
Top Level Output File Name         : Procesador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 4799
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 31
#      LUT2                        : 198
#      LUT3                        : 1923
#      LUT4                        : 465
#      MUXCY                       : 155
#      MUXF5                       : 1064
#      MUXF6                       : 481
#      MUXF7                       : 192
#      MUXF8                       : 96
#      VCC                         : 1
#      XORCY                       : 160
# FlipFlops/Latches                : 1350
#      FDC                         : 66
#      LD                          : 13
#      LD_1                        : 3
#      LDC                         : 4
#      LDCE                        : 1248
#      LDCP                        : 16
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
# Others                           : 8
#      DataMemory                  : 1
#      muxDataManager              : 1
#      MuxPC                       : 1
#      muxRF_WM                    : 1
#      SEU22                       : 1
#      SEU30                       : 1
#      Sumador22                   : 1
#      sumador30                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                     1919  out of    960   199% (*) 
 Number of Slice Flip Flops:           1350  out of   1920    70%  
 Number of 4 input LUTs:               2649  out of   1920   137% (*) 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     66    51%  
 Number of GCLKs:                         3  out of     24    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)          | Load  |
---------------------------------------------------------------+--------------------------------+-------+
Inst_PSRM/nzvc_0_cmp_eq0000(Inst_PSRM/nzvc_0_cmp_eq00001:O)    | NONE(*)(Inst_PSRM/nzvc_0)      | 4     |
reset                                                          | IBUF+BUFG                      | 3     |
clk                                                            | BUFGP                          | 66    |
Inst_WM/Rs2Integer_cmp_le0000(Inst_WM/Rs2Integer_cmp_le00001:O)| NONE(*)(Inst_WM/Rs2Integer_5)  | 6     |
Inst_WM/Rs1Integer_cmp_le0000(Inst_WM/Rs1Integer_cmp_le00001:O)| NONE(*)(Inst_WM/Rs1Integer_5)  | 5     |
Inst_WM/RdInteger_cmp_le0000(Inst_WM/RdInteger_cmp_le00001:O)  | NONE(*)(Inst_WM/RdInteger_5)   | 5     |
Inst_WM/ncwp_signal_not0001(Inst_WM/ncwp_signal_not000139:O)   | NONE(*)(Inst_WM/ncwp_signal)   | 1     |
Inst_CU/selectorDM_not0001(Inst_CU/selectorDM_not00011:O)      | NONE(*)(Inst_CU/selectorDM_1)  | 11    |
Inst_CU/RFdest_not0001(Inst_CU/RFdest_not0001:O)               | NONE(*)(Inst_CU/RFdest)        | 1     |
Inst_RF/registro_11_and00001(Inst_RF/registro_11_and0000:O)    | BUFG(*)(Inst_RF/registro_11_31)| 1248  |
---------------------------------------------------------------+--------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------+---------------------------+-------+
Control Signal                                                  | Buffer(FF name)           | Load  |
----------------------------------------------------------------+---------------------------+-------+
reset                                                           | IBUF                      | 1318  |
Inst_WM/RdInteger_0__and0000(Inst_WM/RdInteger_0__and00001:O)   | NONE(Inst_WM/RdInteger_0) | 1     |
Inst_WM/RdInteger_0__and0001(Inst_WM/RdInteger_0__and00011:O)   | NONE(Inst_WM/RdInteger_0) | 1     |
Inst_WM/RdInteger_1__and0000(Inst_WM/RdInteger_1__and00001:O)   | NONE(Inst_WM/RdInteger_1) | 1     |
Inst_WM/RdInteger_1__and0001(Inst_WM/RdInteger_1__and00011:O)   | NONE(Inst_WM/RdInteger_1) | 1     |
Inst_WM/RdInteger_3__and0000(Inst_WM/RdInteger_3__and00001:O)   | NONE(Inst_WM/RdInteger_3) | 1     |
Inst_WM/RdInteger_4__and0000(Inst_WM/RdInteger_4__and000021:O)  | NONE(Inst_WM/RdInteger_4) | 1     |
Inst_WM/RdInteger_4__and0001(Inst_WM/RdInteger_4__and000111:O)  | NONE(Inst_WM/RdInteger_4) | 1     |
Inst_WM/RdInteger_5__and0000(Inst_WM/RdInteger_5__and000011:O)  | NONE(Inst_WM/RdInteger_5) | 1     |
Inst_WM/RdInteger_5__and0001(Inst_WM/RdInteger_5__and00011:O)   | NONE(Inst_WM/RdInteger_5) | 1     |
Inst_WM/Rs1Integer_0__and0000(Inst_WM/Rs1Integer_0__and00001:O) | NONE(Inst_WM/Rs1Integer_0)| 1     |
Inst_WM/Rs1Integer_0__and0001(Inst_IM/outInstruction<14>2:O)    | NONE(Inst_WM/Rs1Integer_0)| 1     |
Inst_WM/Rs1Integer_1__and0000(Inst_WM/Rs1Integer_1__and00001:O) | NONE(Inst_WM/Rs1Integer_1)| 1     |
Inst_WM/Rs1Integer_1__and0001(Inst_WM/Rs1Integer_1__and00011:O) | NONE(Inst_WM/Rs1Integer_1)| 1     |
Inst_WM/Rs1Integer_2__and0000(Inst_WM/Rs1Integer_3__and00001:O) | NONE(Inst_WM/Rs1Integer_3)| 1     |
Inst_WM/Rs1Integer_2__and0001(Inst_IM/outInstruction<17>1:O)    | NONE(Inst_WM/Rs1Integer_3)| 1     |
Inst_WM/Rs1Integer_4__and0000(Inst_WM/Rs1Integer_4__and000021:O)| NONE(Inst_WM/Rs1Integer_4)| 1     |
Inst_WM/Rs1Integer_4__and0001(Inst_WM/Rs1Integer_4__and000111:O)| NONE(Inst_WM/Rs1Integer_4)| 1     |
Inst_WM/Rs1Integer_5__and0000(Inst_WM/Rs1Integer_5__and000011:O)| NONE(Inst_WM/Rs1Integer_5)| 1     |
Inst_WM/Rs1Integer_5__and0001(Inst_WM/Rs1Integer_5__and00011:O) | NONE(Inst_WM/Rs1Integer_5)| 1     |
Inst_WM/Rs2Integer_0__and0000(Inst_WM/Rs2Integer_0__and00001:O) | NONE(Inst_WM/Rs2Integer_0)| 1     |
Inst_WM/Rs2Integer_0__and0001(Inst_WM/Rs2Integer_0__and00011:O) | NONE(Inst_WM/Rs2Integer_0)| 1     |
Inst_WM/Rs2Integer_1__and0000(Inst_WM/Rs2Integer_1__and00001:O) | NONE(Inst_WM/Rs2Integer_1)| 1     |
Inst_WM/Rs2Integer_1__and0001(Inst_WM/Rs2Integer_1__and00011:O) | NONE(Inst_WM/Rs2Integer_1)| 1     |
Inst_WM/Rs2Integer_2__and0000(Inst_WM/Rs2Integer_2__and00001:O) | NONE(Inst_WM/Rs2Integer_2)| 1     |
Inst_WM/Rs2Integer_2__and0001(Inst_WM/Rs2Integer_2__and00011:O) | NONE(Inst_WM/Rs2Integer_2)| 1     |
Inst_WM/Rs2Integer_3__and0000(Inst_WM/Rs2Integer_3__and00001:O) | NONE(Inst_WM/Rs2Integer_3)| 1     |
Inst_WM/Rs2Integer_4__and0000(Inst_WM/Rs2Integer_4__and000021:O)| NONE(Inst_WM/Rs2Integer_4)| 1     |
Inst_WM/Rs2Integer_4__and0001(Inst_WM/Rs2Integer_4__and000111:O)| NONE(Inst_WM/Rs2Integer_4)| 1     |
Inst_WM/Rs2Integer_5__and0000(Inst_WM/Rs2Integer_5__and000011:O)| NONE(Inst_WM/Rs2Integer_5)| 1     |
Inst_WM/Rs2Integer_5__and0001(Inst_WM/Rs2Integer_5__and00011:O) | NONE(Inst_WM/Rs2Integer_5)| 1     |
outIMsignal<28>(Inst_IM/outInstruction<28>:O)                   | NONE(Inst_WM/RdInteger_3) | 1     |
outIMsignal<3>(Inst_IM/outInstruction<3>:O)                     | NONE(Inst_WM/Rs2Integer_3)| 1     |
----------------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.878ns (Maximum Frequency: 532.496MHz)
   Minimum input arrival time before clock: 21.065ns
   Maximum output required time after clock: 20.354ns
   Maximum combinational path delay: 21.226ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_PSRM/nzvc_0_cmp_eq0000'
  Clock period: 1.878ns (frequency: 532.496MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.878ns (Levels of Logic = 1)
  Source:            Inst_PSRM/nzvc_3 (LATCH)
  Destination:       Inst_PSRM/nzvc_3 (LATCH)
  Source Clock:      Inst_PSRM/nzvc_0_cmp_eq0000 falling
  Destination Clock: Inst_PSRM/nzvc_0_cmp_eq0000 falling

  Data Path: Inst_PSRM/nzvc_3 to Inst_PSRM/nzvc_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_PSRM/nzvc_3 (Inst_PSRM/nzvc_3)
     LUT3:I2->O            1   0.612   0.000  Inst_PSRM/nzvc_3_mux00041 (Inst_PSRM/nzvc_3_mux0004)
     LDC:D                     0.268          Inst_PSRM/nzvc_3
    ----------------------------------------
    Total                      1.878ns (1.468ns logic, 0.410ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.162ns (frequency: 860.622MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.162ns (Levels of Logic = 0)
  Source:            Inst_nPC/salidaNProgramCounter_31 (FF)
  Destination:       Inst_PC/pc_salida_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_nPC/salidaNProgramCounter_31 to Inst_PC/pc_salida_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.380  Inst_nPC/salidaNProgramCounter_31 (Inst_nPC/salidaNProgramCounter_31)
     FDC:D                     0.268          Inst_PC/pc_salida_31
    ----------------------------------------
    Total                      1.162ns (0.782ns logic, 0.380ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_PSRM/nzvc_0_cmp_eq0000'
  Total number of paths / destination ports: 85616 / 4
-------------------------------------------------------------------------
Offset:              21.065ns (Levels of Logic = 41)
  Source:            reset (PAD)
  Destination:       Inst_PSRM/nzvc_2 (LATCH)
  Destination Clock: Inst_PSRM/nzvc_0_cmp_eq0000 falling

  Data Path: reset to Inst_PSRM/nzvc_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1456   1.106   1.267  reset_IBUF (reset_IBUF1)
     LUT3:I1->O           44   0.612   1.145  Inst_IM/outInstruction<1>11 (Inst_IM/N12)
     LUT3:I1->O           22   0.612   1.141  Inst_IM/outInstruction<14>11 (Inst_IM/N17)
     LUT4:I0->O           46   0.612   1.080  Inst_MUX/salida_mux<12>11 (Inst_MUX/salida_mux<5>0)
     LUT4:I3->O            1   0.612   0.000  Inst_MUX/salida_mux<5>291 (Inst_MUX/salida_mux<5>29)
     MUXF5:I1->O           6   0.278   0.638  Inst_MUX/salida_mux<5>29_f5 (alu_operando2<5>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_lut<5> (Inst_ALU/Msub_salidaAlu_addsub0001_lut<5>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<5> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<6> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<7> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<8> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<9> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<10> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<11> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<12> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<13> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<14> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<15> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<16> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<17> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<18> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<19> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<20> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<21> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<22> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<23> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<24> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<25> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<26> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<26>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salidaAlu_addsub0001_xor<27> (Inst_ALU/salidaAlu_addsub0001<27>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_lut<27>_INV_0 (Inst_ALU/Msub_salidaAlu_addsub0003_lut<27>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_cy<27> (Inst_ALU/Msub_salidaAlu_addsub0003_cy<27>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salidaAlu_addsub0003_xor<28> (Inst_ALU/salidaAlu_addsub0003<28>)
     LUT4:I2->O            1   0.612   0.000  Inst_ALU/salidaAlu<28>213_G (N309)
     MUXF5:I1->O           1   0.278   0.509  Inst_ALU/salidaAlu<28>213 (Inst_ALU/salidaAlu<28>213)
     LUT4:I0->O            1   0.612   0.360  Inst_ALU/salidaAlu<28>240_SW0 (N240)
     LUT4:I3->O            2   0.612   0.383  Inst_ALU/salidaAlu<28>240 (salidaAlu_28_OBUF)
     LUT4:I3->O            1   0.612   0.000  Inst_PSRM/nzvc_2_mux00051521 (Inst_PSRM/nzvc_2_mux00051521)
     MUXF5:I0->O           1   0.278   0.509  Inst_PSRM/nzvc_2_mux0005152_f5 (Inst_PSRM/nzvc_2_mux0005152)
     LUT4:I0->O            1   0.612   0.426  Inst_PSRM/nzvc_2_mux0005235 (Inst_PSRM/nzvc_2_mux0005235)
     LUT4:I1->O            1   0.612   0.000  Inst_PSRM/nzvc_2_mux0005269 (Inst_PSRM/nzvc_2_mux0005)
     LDC:D                     0.268          Inst_PSRM/nzvc_2
    ----------------------------------------
    Total                     21.065ns (12.840ns logic, 8.225ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.625ns (Levels of Logic = 0)
  Source:            Inst_MuxPC:pcSalidaMux<31> (PAD)
  Destination:       Inst_nPC/salidaNProgramCounter_31 (FF)
  Destination Clock: clk rising

  Data Path: Inst_MuxPC:pcSalidaMux<31> to Inst_nPC/salidaNProgramCounter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MuxPC:pcSalidaMux<31>    1   0.000   0.357  Inst_MuxPC (muxPCout<31>)
     FDC:D                     0.268          Inst_nPC/salidaNProgramCounter_31
    ----------------------------------------
    Total                      0.625ns (0.268ns logic, 0.357ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WM/Rs2Integer_cmp_le0000'
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Offset:              6.642ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       Inst_WM/Rs2Integer_1 (LATCH)
  Destination Clock: Inst_WM/Rs2Integer_cmp_le0000 falling

  Data Path: reset to Inst_WM/Rs2Integer_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1456   1.106   1.267  reset_IBUF (reset_IBUF1)
     LUT3:I1->O           44   0.612   1.145  Inst_IM/outInstruction<1>11 (Inst_IM/N12)
     LUT3:I1->O           22   0.612   1.019  Inst_IM/outInstruction<14>11 (Inst_IM/N17)
     LUT4:I2->O            3   0.612   0.000  Inst_IM/outInstruction<1>3 (outIMsignal<1>)
     LDCP:D                    0.268          Inst_WM/Rs2Integer_1
    ----------------------------------------
    Total                      6.642ns (3.210ns logic, 3.432ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WM/Rs1Integer_cmp_le0000'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              8.049ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       Inst_WM/Rs1Integer_5 (LATCH)
  Destination Clock: Inst_WM/Rs1Integer_cmp_le0000 falling

  Data Path: reset to Inst_WM/Rs1Integer_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1456   1.106   1.267  reset_IBUF (reset_IBUF1)
     LUT3:I1->O           44   0.612   1.145  Inst_IM/outInstruction<1>11 (Inst_IM/N12)
     LUT3:I1->O           22   0.612   1.141  Inst_IM/outInstruction<14>11 (Inst_IM/N17)
     LUT3:I0->O            8   0.612   0.673  Inst_IM/outInstruction<17>1 (Inst_WM/Rs1Integer_2__and0001)
     LUT3:I2->O            2   0.612   0.000  Inst_WM/Rs1Integer_5__and00011 (Inst_WM/Rs1Integer_5__and0001)
     LDCP:D                    0.268          Inst_WM/Rs1Integer_5
    ----------------------------------------
    Total                      8.049ns (3.822ns logic, 4.227ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WM/RdInteger_cmp_le0000'
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Offset:              8.129ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       Inst_WM/RdInteger_5 (LATCH)
  Destination Clock: Inst_WM/RdInteger_cmp_le0000 falling

  Data Path: reset to Inst_WM/RdInteger_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1456   1.106   1.267  reset_IBUF (reset_IBUF1)
     LUT3:I1->O           44   0.612   1.145  Inst_IM/outInstruction<1>11 (Inst_IM/N12)
     LUT3:I1->O           22   0.612   0.992  Inst_IM/outInstruction<14>11 (Inst_IM/N17)
     LUT4:I3->O           10   0.612   0.902  Inst_IM/outInstruction<29>1 (outIMsignal<29>)
     LUT4:I0->O            2   0.612   0.000  Inst_WM/RdInteger_5__and00011 (Inst_WM/RdInteger_5__and0001)
     LDCP:D                    0.268          Inst_WM/RdInteger_5
    ----------------------------------------
    Total                      8.129ns (3.822ns logic, 4.307ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WM/ncwp_signal_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.882ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       Inst_WM/ncwp_signal (LATCH)
  Destination Clock: Inst_WM/ncwp_signal_not0001 falling

  Data Path: reset to Inst_WM/ncwp_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1456   1.106   1.229  reset_IBUF (reset_IBUF1)
     LUT4:I2->O            3   0.612   0.481  Inst_IM/outInstruction<1>21 (Inst_IM/N15)
     LUT4:I2->O           21   0.612   0.962  Inst_IM/outInstruction<1>31 (Inst_CU/RFdest_mux0006)
     LUT4:I3->O            1   0.612   0.000  Inst_WM/ncwp_signal_mux000449 (Inst_WM/ncwp_signal_mux0004)
     LD:D                      0.268          Inst_WM/ncwp_signal
    ----------------------------------------
    Total                      5.882ns (3.210ns logic, 2.672ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/selectorDM_not0001'
  Total number of paths / destination ports: 134 / 11
-------------------------------------------------------------------------
Offset:              11.364ns (Levels of Logic = 8)
  Source:            reset (PAD)
  Destination:       Inst_CU/aluOP_1 (LATCH)
  Destination Clock: Inst_CU/selectorDM_not0001 falling

  Data Path: reset to Inst_CU/aluOP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1456   1.106   1.267  reset_IBUF (reset_IBUF1)
     LUT3:I1->O           44   0.612   1.145  Inst_IM/outInstruction<1>11 (Inst_IM/N12)
     LUT3:I1->O           22   0.612   1.058  Inst_IM/outInstruction<14>11 (Inst_IM/N17)
     LUT3:I1->O           10   0.612   0.819  Inst_IM/outInstruction<11>1 (outIMsignal<10>)
     LUT4:I1->O            2   0.612   0.383  Inst_CU/aluOP_mux0007<0>11 (Inst_CU/N2)
     LUT4:I3->O            5   0.612   0.607  Inst_CU/aluOP_mux0007<4>11 (Inst_CU/N01)
     LUT4:I1->O            1   0.612   0.426  Inst_CU/Mmux_aluOP_mux0006254_SW0 (N188)
     LUT4:I1->O            1   0.612   0.000  Inst_CU/Mmux_aluOP_mux0006254 (Inst_CU/aluOP_mux0006<1>)
     LD:D                      0.268          Inst_CU/aluOP_1
    ----------------------------------------
    Total                     11.364ns (5.658ns logic, 5.706ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/RFdest_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.308ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Inst_CU/RFdest (LATCH)
  Destination Clock: Inst_CU/RFdest_not0001 falling

  Data Path: reset to Inst_CU/RFdest
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1456   1.106   1.228  reset_IBUF (reset_IBUF1)
     LUT4:I2->O            3   0.612   0.481  Inst_IM/outInstruction<1>21 (Inst_IM/N15)
     LUT4:I2->O           21   0.612   0.000  Inst_IM/outInstruction<1>31 (Inst_CU/RFdest_mux0006)
     LD:D                      0.268          Inst_CU/RFdest
    ----------------------------------------
    Total                      4.308ns (2.598ns logic, 1.710ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_11_and00001'
  Total number of paths / destination ports: 8736 / 2496
-------------------------------------------------------------------------
Offset:              4.926ns (Levels of Logic = 2)
  Source:            Inst_muxRF_WM:nrd<3> (PAD)
  Destination:       Inst_RF/registro_14_31 (LATCH)
  Destination Clock: Inst_RF/registro_11_and00001 falling

  Data Path: Inst_muxRF_WM:nrd<3> to Inst_RF/registro_14_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    muxRF_WM:nrd<3>      518   0.000   1.350  Inst_muxRF_WM (nrd_signal<3>)
     LUT3:I0->O            8   0.612   0.795  Inst_RF/registro_10_cmp_eq000061 (Inst_RF/registro_10_cmp_eq0000_bdd4)
     LUT4:I0->O           32   0.612   1.073  Inst_RF/registro_14_cmp_eq000021 (Inst_RF/registro_14_cmp_eq0000)
     LDCE:GE                   0.483          Inst_RF/registro_14_31
    ----------------------------------------
    Total                      4.926ns (1.707ns logic, 3.219ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CU/selectorDM_not0001'
  Total number of paths / destination ports: 3717 / 133
-------------------------------------------------------------------------
Offset:              10.358ns (Levels of Logic = 6)
  Source:            Inst_CU/aluOP_0 (LATCH)
  Destination:       salidaAlu<31> (PAD)
  Source Clock:      Inst_CU/selectorDM_not0001 falling

  Data Path: Inst_CU/aluOP_0 to salidaAlu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             100   0.588   1.243  Inst_CU/aluOP_0 (Inst_CU/aluOP_0)
     LUT2:I0->O           32   0.612   1.225  Inst_ALU/salidaAlu<0>118 (Inst_ALU/salidaAlu<0>118)
     LUT4:I0->O            1   0.612   0.000  Inst_ALU/salidaAlu<31>213_F (N332)
     MUXF5:I0->O           1   0.278   0.509  Inst_ALU/salidaAlu<31>213 (Inst_ALU/salidaAlu<31>213)
     LUT4:I0->O            1   0.612   0.360  Inst_ALU/salidaAlu<31>240_SW0 (N258)
     LUT4:I3->O            5   0.612   0.538  Inst_ALU/salidaAlu<31>240 (salidaAlu_31_OBUF)
     OBUF:I->O                 3.169          salidaAlu_31_OBUF (salidaAlu<31>)
    ----------------------------------------
    Total                     10.358ns (6.483ns logic, 3.875ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_WM/Rs1Integer_cmp_le0000'
  Total number of paths / destination ports: 2278692 / 128
-------------------------------------------------------------------------
Offset:              18.224ns (Levels of Logic = 46)
  Source:            Inst_WM/Rs1Integer_3 (LATCH)
  Destination:       salidaAlu<31> (PAD)
  Source Clock:      Inst_WM/Rs1Integer_cmp_le0000 falling

  Data Path: Inst_WM/Rs1Integer_3 to salidaAlu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q           576   0.588   1.351  Inst_WM/Rs1Integer_3 (Inst_WM/Rs1Integer_3)
     LUT3:I0->O            1   0.612   0.000  Inst_RF/Mmux__varindex0000_9 (Inst_RF/Mmux__varindex0000_9)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0000_8_f5 (Inst_RF/Mmux__varindex0000_8_f5)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0000_7_f6 (Inst_RF/Mmux__varindex0000_7_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0000_6_f7 (Inst_RF/Mmux__varindex0000_6_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0000_5_f8 (Inst_RF/Mmux__varindex0000_5_f8)
     LUT4:I3->O            5   0.612   0.690  Inst_RF/crs1<0>1 (alu_operando1<0>)
     LUT2:I0->O            1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_lut<0> (Inst_ALU/Msub_salidaAlu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<0> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<1> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<2> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<3> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<4> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<5> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<6> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<7> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<8> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<9> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<10> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<11> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<12> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<13> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<14> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<15> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<16> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<17> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<18> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<19> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<20> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<21> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<22> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<23> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<24> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<25> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<26> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<27> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<28> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<29> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salidaAlu_addsub0001_xor<30> (Inst_ALU/salidaAlu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_cy<30> (Inst_ALU/Msub_salidaAlu_addsub0003_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salidaAlu_addsub0003_xor<31> (Inst_ALU/salidaAlu_addsub0003<31>)
     LUT4:I2->O            1   0.612   0.000  Inst_ALU/salidaAlu<31>213_G (N333)
     MUXF5:I1->O           1   0.278   0.509  Inst_ALU/salidaAlu<31>213 (Inst_ALU/salidaAlu<31>213)
     LUT4:I0->O            1   0.612   0.360  Inst_ALU/salidaAlu<31>240_SW0 (N258)
     LUT4:I3->O            5   0.612   0.538  Inst_ALU/salidaAlu<31>240 (salidaAlu_31_OBUF)
     OBUF:I->O                 3.169          salidaAlu_31_OBUF (salidaAlu<31>)
    ----------------------------------------
    Total                     18.224ns (13.650ns logic, 4.575ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_11_and00001'
  Total number of paths / destination ports: 3480360 / 160
-------------------------------------------------------------------------
Offset:              17.703ns (Levels of Logic = 47)
  Source:            Inst_RF/registro_8_0 (LATCH)
  Destination:       salidaAlu<31> (PAD)
  Source Clock:      Inst_RF/registro_11_and00001 falling

  Data Path: Inst_RF/registro_8_0 to salidaAlu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.588   0.603  Inst_RF/registro_8_0 (Inst_RF/registro_8_0)
     LUT2:I0->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_13 (Inst_RF/Mmux__varindex0001_13)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_11_f5 (Inst_RF/Mmux__varindex0001_11_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_9_f6 (Inst_RF/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_7_f7 (Inst_RF/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_5_f8 (Inst_RF/Mmux__varindex0001_5_f8)
     LUT4:I3->O            1   0.612   0.000  Inst_MUX/salida_mux<0>29_F (N414)
     MUXF5:I0->O           6   0.278   0.638  Inst_MUX/salida_mux<0>29 (alu_operando2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_lut<0> (Inst_ALU/Msub_salidaAlu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<0> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<1> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<2> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<3> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<4> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<5> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<6> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<7> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<8> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<9> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<10> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<11> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<12> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<13> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<14> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<15> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<16> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<17> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<18> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<19> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<20> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<21> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<22> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<23> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<24> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<25> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<26> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<27> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<28> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<29> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salidaAlu_addsub0001_xor<30> (Inst_ALU/salidaAlu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_cy<30> (Inst_ALU/Msub_salidaAlu_addsub0003_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salidaAlu_addsub0003_xor<31> (Inst_ALU/salidaAlu_addsub0003<31>)
     LUT4:I2->O            1   0.612   0.000  Inst_ALU/salidaAlu<31>213_G (N333)
     MUXF5:I1->O           1   0.278   0.509  Inst_ALU/salidaAlu<31>213 (Inst_ALU/salidaAlu<31>213)
     LUT4:I0->O            1   0.612   0.360  Inst_ALU/salidaAlu<31>240_SW0 (N258)
     LUT4:I3->O            5   0.612   0.538  Inst_ALU/salidaAlu<31>240 (salidaAlu_31_OBUF)
     OBUF:I->O                 3.169          salidaAlu_31_OBUF (salidaAlu<31>)
    ----------------------------------------
    Total                     17.703ns (13.928ns logic, 3.775ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_WM/Rs2Integer_cmp_le0000'
  Total number of paths / destination ports: 1200420 / 128
-------------------------------------------------------------------------
Offset:              18.450ns (Levels of Logic = 47)
  Source:            Inst_WM/Rs2Integer_3 (LATCH)
  Destination:       salidaAlu<31> (PAD)
  Source Clock:      Inst_WM/Rs2Integer_cmp_le0000 falling

  Data Path: Inst_WM/Rs2Integer_3 to salidaAlu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q           512   0.588   1.351  Inst_WM/Rs2Integer_3 (Inst_WM/Rs2Integer_3)
     LUT3:I0->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_9 (Inst_RF/Mmux__varindex0001_9)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_7_f6 (Inst_RF/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_6_f7 (Inst_RF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_5_f8 (Inst_RF/Mmux__varindex0001_5_f8)
     LUT4:I3->O            1   0.612   0.000  Inst_MUX/salida_mux<0>29_F (N414)
     MUXF5:I0->O           6   0.278   0.638  Inst_MUX/salida_mux<0>29 (alu_operando2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_lut<0> (Inst_ALU/Msub_salidaAlu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<0> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<1> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<2> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<3> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<4> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<5> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<6> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<7> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<8> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<9> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<10> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<11> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<12> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<13> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<14> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<15> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<16> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<17> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<18> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<19> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<20> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<21> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<22> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<23> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<24> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<25> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<26> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<27> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<28> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<29> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salidaAlu_addsub0001_xor<30> (Inst_ALU/salidaAlu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_cy<30> (Inst_ALU/Msub_salidaAlu_addsub0003_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salidaAlu_addsub0003_xor<31> (Inst_ALU/salidaAlu_addsub0003<31>)
     LUT4:I2->O            1   0.612   0.000  Inst_ALU/salidaAlu<31>213_G (N333)
     MUXF5:I1->O           1   0.278   0.509  Inst_ALU/salidaAlu<31>213 (Inst_ALU/salidaAlu<31>213)
     LUT4:I0->O            1   0.612   0.360  Inst_ALU/salidaAlu<31>240_SW0 (N258)
     LUT4:I3->O            5   0.612   0.538  Inst_ALU/salidaAlu<31>240 (salidaAlu_31_OBUF)
     OBUF:I->O                 3.169          salidaAlu_31_OBUF (salidaAlu<31>)
    ----------------------------------------
    Total                     18.450ns (13.928ns logic, 4.522ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 881693 / 308
-------------------------------------------------------------------------
Offset:              20.354ns (Levels of Logic = 40)
  Source:            Inst_PC/pc_salida_5 (FF)
  Destination:       salidaAlu<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_PC/pc_salida_5 to salidaAlu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.514   0.988  Inst_PC/pc_salida_5 (Inst_PC/pc_salida_5)
     LUT3:I0->O           44   0.612   1.145  Inst_IM/outInstruction<1>11 (Inst_IM/N12)
     LUT3:I1->O           22   0.612   1.141  Inst_IM/outInstruction<14>11 (Inst_IM/N17)
     LUT4:I0->O           46   0.612   1.080  Inst_MUX/salida_mux<12>11 (Inst_MUX/salida_mux<5>0)
     LUT4:I3->O            1   0.612   0.000  Inst_MUX/salida_mux<5>291 (Inst_MUX/salida_mux<5>29)
     MUXF5:I1->O           6   0.278   0.638  Inst_MUX/salida_mux<5>29_f5 (alu_operando2<5>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_lut<5> (Inst_ALU/Msub_salidaAlu_addsub0001_lut<5>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<5> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<6> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<7> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<8> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<9> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<10> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<11> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<12> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<13> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<14> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<15> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<16> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<17> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<18> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<19> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<20> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<21> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<22> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<23> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<24> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<25> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<26> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<27> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<28> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<29> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salidaAlu_addsub0001_xor<30> (Inst_ALU/salidaAlu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_cy<30> (Inst_ALU/Msub_salidaAlu_addsub0003_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salidaAlu_addsub0003_xor<31> (Inst_ALU/salidaAlu_addsub0003<31>)
     LUT4:I2->O            1   0.612   0.000  Inst_ALU/salidaAlu<31>213_G (N333)
     MUXF5:I1->O           1   0.278   0.509  Inst_ALU/salidaAlu<31>213 (Inst_ALU/salidaAlu<31>213)
     LUT4:I0->O            1   0.612   0.360  Inst_ALU/salidaAlu<31>240_SW0 (N258)
     LUT4:I3->O            5   0.612   0.538  Inst_ALU/salidaAlu<31>240 (salidaAlu_31_OBUF)
     OBUF:I->O                 3.169          salidaAlu_31_OBUF (salidaAlu<31>)
    ----------------------------------------
    Total                     20.354ns (13.189ns logic, 7.165ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CU/RFdest_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.588ns (Levels of Logic = 0)
  Source:            Inst_CU/RFdest (LATCH)
  Destination:       Inst_muxRF_WM:rfDest (PAD)
  Source Clock:      Inst_CU/RFdest_not0001 falling

  Data Path: Inst_CU/RFdest to Inst_muxRF_WM:rfDest
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               0   0.588   0.000  Inst_CU/RFdest (Inst_CU/RFdest)
    muxRF_WM:rfDest            0.000          Inst_muxRF_WM
    ----------------------------------------
    Total                      0.588ns (0.588ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_WM/RdInteger_cmp_le0000'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.588ns (Levels of Logic = 0)
  Source:            Inst_WM/RdInteger_5 (LATCH)
  Destination:       Inst_muxRF_WM:RDWM<5> (PAD)
  Source Clock:      Inst_WM/RdInteger_cmp_le0000 falling

  Data Path: Inst_WM/RdInteger_5 to Inst_muxRF_WM:RDWM<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             0   0.588   0.000  Inst_WM/RdInteger_5 (Inst_WM/RdInteger_5)
    muxRF_WM:RDWM<5>           0.000          Inst_muxRF_WM
    ----------------------------------------
    Total                      0.588ns (0.588ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 272302 / 373
-------------------------------------------------------------------------
Delay:               21.226ns (Levels of Logic = 41)
  Source:            reset (PAD)
  Destination:       salidaAlu<31> (PAD)

  Data Path: reset to salidaAlu<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1456   1.106   1.267  reset_IBUF (reset_IBUF1)
     LUT3:I1->O           44   0.612   1.145  Inst_IM/outInstruction<1>11 (Inst_IM/N12)
     LUT3:I1->O           22   0.612   1.141  Inst_IM/outInstruction<14>11 (Inst_IM/N17)
     LUT4:I0->O           46   0.612   1.080  Inst_MUX/salida_mux<12>11 (Inst_MUX/salida_mux<5>0)
     LUT4:I3->O            1   0.612   0.000  Inst_MUX/salida_mux<5>291 (Inst_MUX/salida_mux<5>29)
     MUXF5:I1->O           6   0.278   0.638  Inst_MUX/salida_mux<5>29_f5 (alu_operando2<5>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_lut<5> (Inst_ALU/Msub_salidaAlu_addsub0001_lut<5>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<5> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<6> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<7> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<8> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<9> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<10> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<11> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<12> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<13> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<14> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<15> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<16> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<17> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<18> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<19> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<20> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<21> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<22> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<23> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<24> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<25> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<26> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<27> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<28> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salidaAlu_addsub0001_cy<29> (Inst_ALU/Msub_salidaAlu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salidaAlu_addsub0001_xor<30> (Inst_ALU/salidaAlu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_salidaAlu_addsub0003_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salidaAlu_addsub0003_cy<30> (Inst_ALU/Msub_salidaAlu_addsub0003_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salidaAlu_addsub0003_xor<31> (Inst_ALU/salidaAlu_addsub0003<31>)
     LUT4:I2->O            1   0.612   0.000  Inst_ALU/salidaAlu<31>213_G (N333)
     MUXF5:I1->O           1   0.278   0.509  Inst_ALU/salidaAlu<31>213 (Inst_ALU/salidaAlu<31>213)
     LUT4:I0->O            1   0.612   0.360  Inst_ALU/salidaAlu<31>240_SW0 (N258)
     LUT4:I3->O            5   0.612   0.538  Inst_ALU/salidaAlu<31>240 (salidaAlu_31_OBUF)
     OBUF:I->O                 3.169          salidaAlu_31_OBUF (salidaAlu<31>)
    ----------------------------------------
    Total                     21.226ns (13.781ns logic, 7.445ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.50 secs
 
--> 

Total memory usage is 494108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   81 (   0 filtered)
Number of infos    :   11 (   0 filtered)

