// Seed: 4149293416
module module_0 (
    input tri0 id_0,
    input wire id_1
);
  wire id_3;
  assign id_3 = ~1'b0;
  assign module_1.id_4 = 0;
  wire id_4;
endmodule
module module_1 (
    input  wire  id_0
    , id_8,
    input  tri1  id_1,
    input  wire  id_2,
    output logic id_3,
    output tri   id_4,
    input  tri1  id_5,
    input  tri0  id_6
);
  assign id_4 = 1 < 1'b0 - id_0;
  logic id_9;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  localparam id_10 = 1;
  always begin : LABEL_0
    id_3 = id_0;
  end
endmodule
