vhdl work "half_adder.vhd"
vhdl work "full_adder.vhd"
vhdl work "full_adder_sim.vhd"
