
space-invaders.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008664  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  080087f4  080087f4  000187f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a7c  08008a7c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008a7c  08008a7c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008a7c  08008a7c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a7c  08008a7c  00018a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a80  08008a80  00018a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008a84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00001ff4  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200021d0  200021d0  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025dc7  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c0f  00000000  00000000  00045fd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b28  00000000  00000000  0004abe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001958  00000000  00000000  0004c710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000229eb  00000000  00000000  0004e068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002058c  00000000  00000000  00070a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4b57  00000000  00000000  00090fdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00155b36  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007b98  00000000  00000000  00155b8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  0015d724  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  0015d748  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080087dc 	.word	0x080087dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080087dc 	.word	0x080087dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b08e      	sub	sp, #56	; 0x38
 8000274:	af0a      	add	r7, sp, #40	; 0x28
 8000276:	60f8      	str	r0, [r7, #12]
 8000278:	4608      	mov	r0, r1
 800027a:	4611      	mov	r1, r2
 800027c:	461a      	mov	r2, r3
 800027e:	4603      	mov	r3, r0
 8000280:	817b      	strh	r3, [r7, #10]
 8000282:	460b      	mov	r3, r1
 8000284:	813b      	strh	r3, [r7, #8]
 8000286:	4613      	mov	r3, r2
 8000288:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 800028a:	4b1d      	ldr	r3, [pc, #116]	; (8000300 <LiquidCrystal+0x90>)
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	2b00      	cmp	r3, #0
 8000290:	d019      	beq.n	80002c6 <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000292:	8939      	ldrh	r1, [r7, #8]
 8000294:	897a      	ldrh	r2, [r7, #10]
 8000296:	2300      	movs	r3, #0
 8000298:	9308      	str	r3, [sp, #32]
 800029a:	2300      	movs	r3, #0
 800029c:	9307      	str	r3, [sp, #28]
 800029e:	2300      	movs	r3, #0
 80002a0:	9306      	str	r3, [sp, #24]
 80002a2:	2300      	movs	r3, #0
 80002a4:	9305      	str	r3, [sp, #20]
 80002a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002a8:	9304      	str	r3, [sp, #16]
 80002aa:	8c3b      	ldrh	r3, [r7, #32]
 80002ac:	9303      	str	r3, [sp, #12]
 80002ae:	8bbb      	ldrh	r3, [r7, #28]
 80002b0:	9302      	str	r3, [sp, #8]
 80002b2:	8b3b      	ldrh	r3, [r7, #24]
 80002b4:	9301      	str	r3, [sp, #4]
 80002b6:	88fb      	ldrh	r3, [r7, #6]
 80002b8:	9300      	str	r3, [sp, #0]
 80002ba:	460b      	mov	r3, r1
 80002bc:	68f9      	ldr	r1, [r7, #12]
 80002be:	2001      	movs	r0, #1
 80002c0:	f000 f820 	bl	8000304 <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 80002c4:	e018      	b.n	80002f8 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80002c6:	8939      	ldrh	r1, [r7, #8]
 80002c8:	897a      	ldrh	r2, [r7, #10]
 80002ca:	2300      	movs	r3, #0
 80002cc:	9308      	str	r3, [sp, #32]
 80002ce:	2300      	movs	r3, #0
 80002d0:	9307      	str	r3, [sp, #28]
 80002d2:	2300      	movs	r3, #0
 80002d4:	9306      	str	r3, [sp, #24]
 80002d6:	2300      	movs	r3, #0
 80002d8:	9305      	str	r3, [sp, #20]
 80002da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002dc:	9304      	str	r3, [sp, #16]
 80002de:	8c3b      	ldrh	r3, [r7, #32]
 80002e0:	9303      	str	r3, [sp, #12]
 80002e2:	8bbb      	ldrh	r3, [r7, #28]
 80002e4:	9302      	str	r3, [sp, #8]
 80002e6:	8b3b      	ldrh	r3, [r7, #24]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	88fb      	ldrh	r3, [r7, #6]
 80002ec:	9300      	str	r3, [sp, #0]
 80002ee:	460b      	mov	r3, r1
 80002f0:	68f9      	ldr	r1, [r7, #12]
 80002f2:	2000      	movs	r0, #0
 80002f4:	f000 f806 	bl	8000304 <init>
}
 80002f8:	bf00      	nop
 80002fa:	3710      	adds	r7, #16
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	20000000 	.word	0x20000000

08000304 <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
 800030a:	60b9      	str	r1, [r7, #8]
 800030c:	4611      	mov	r1, r2
 800030e:	461a      	mov	r2, r3
 8000310:	4603      	mov	r3, r0
 8000312:	73fb      	strb	r3, [r7, #15]
 8000314:	460b      	mov	r3, r1
 8000316:	81bb      	strh	r3, [r7, #12]
 8000318:	4613      	mov	r3, r2
 800031a:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 800031c:	4a1a      	ldr	r2, [pc, #104]	; (8000388 <init+0x84>)
 800031e:	89bb      	ldrh	r3, [r7, #12]
 8000320:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8000322:	4a1a      	ldr	r2, [pc, #104]	; (800038c <init+0x88>)
 8000324:	88fb      	ldrh	r3, [r7, #6]
 8000326:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000328:	4a19      	ldr	r2, [pc, #100]	; (8000390 <init+0x8c>)
 800032a:	8b3b      	ldrh	r3, [r7, #24]
 800032c:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 800032e:	4a19      	ldr	r2, [pc, #100]	; (8000394 <init+0x90>)
 8000330:	68bb      	ldr	r3, [r7, #8]
 8000332:	6013      	str	r3, [r2, #0]
  
  _data_pins[0] = d0;
 8000334:	4a18      	ldr	r2, [pc, #96]	; (8000398 <init+0x94>)
 8000336:	8bbb      	ldrh	r3, [r7, #28]
 8000338:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 800033a:	4a17      	ldr	r2, [pc, #92]	; (8000398 <init+0x94>)
 800033c:	8c3b      	ldrh	r3, [r7, #32]
 800033e:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8000340:	4a15      	ldr	r2, [pc, #84]	; (8000398 <init+0x94>)
 8000342:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000344:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3; 
 8000346:	4a14      	ldr	r2, [pc, #80]	; (8000398 <init+0x94>)
 8000348:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800034a:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 800034c:	4a12      	ldr	r2, [pc, #72]	; (8000398 <init+0x94>)
 800034e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000350:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8000352:	4a11      	ldr	r2, [pc, #68]	; (8000398 <init+0x94>)
 8000354:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000356:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8000358:	4a0f      	ldr	r2, [pc, #60]	; (8000398 <init+0x94>)
 800035a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800035c:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 800035e:	4a0e      	ldr	r2, [pc, #56]	; (8000398 <init+0x94>)
 8000360:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000362:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8000364:	7bfb      	ldrb	r3, [r7, #15]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d003      	beq.n	8000372 <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800036a:	4b0c      	ldr	r3, [pc, #48]	; (800039c <init+0x98>)
 800036c:	2200      	movs	r2, #0
 800036e:	701a      	strb	r2, [r3, #0]
 8000370:	e002      	b.n	8000378 <init+0x74>
  else 
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000372:	4b0a      	ldr	r3, [pc, #40]	; (800039c <init+0x98>)
 8000374:	2210      	movs	r2, #16
 8000376:	701a      	strb	r2, [r3, #0]
  
  begin(20, 4);
 8000378:	2104      	movs	r1, #4
 800037a:	2014      	movs	r0, #20
 800037c:	f000 f810 	bl	80003a0 <begin>
}
 8000380:	bf00      	nop
 8000382:	3710      	adds	r7, #16
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	20001d40 	.word	0x20001d40
 800038c:	20001d20 	.word	0x20001d20
 8000390:	20001d3e 	.word	0x20001d3e
 8000394:	20001d24 	.word	0x20001d24
 8000398:	20001d2c 	.word	0x20001d2c
 800039c:	20001d3d 	.word	0x20001d3d

080003a0 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b088      	sub	sp, #32
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	4603      	mov	r3, r0
 80003a8:	460a      	mov	r2, r1
 80003aa:	71fb      	strb	r3, [r7, #7]
 80003ac:	4613      	mov	r3, r2
 80003ae:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 80003b0:	79bb      	ldrb	r3, [r7, #6]
 80003b2:	2b01      	cmp	r3, #1
 80003b4:	d906      	bls.n	80003c4 <begin+0x24>
    _displayfunction |= LCD_2LINE;
 80003b6:	4b77      	ldr	r3, [pc, #476]	; (8000594 <begin+0x1f4>)
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	f043 0308 	orr.w	r3, r3, #8
 80003be:	b2da      	uxtb	r2, r3
 80003c0:	4b74      	ldr	r3, [pc, #464]	; (8000594 <begin+0x1f4>)
 80003c2:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 80003c4:	4a74      	ldr	r2, [pc, #464]	; (8000598 <begin+0x1f8>)
 80003c6:	79bb      	ldrb	r3, [r7, #6]
 80003c8:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);  
 80003ca:	79fa      	ldrb	r2, [r7, #7]
 80003cc:	79fb      	ldrb	r3, [r7, #7]
 80003ce:	3340      	adds	r3, #64	; 0x40
 80003d0:	2140      	movs	r1, #64	; 0x40
 80003d2:	2000      	movs	r0, #0
 80003d4:	f000 f988 	bl	80006e8 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 80003d8:	4b70      	ldr	r3, [pc, #448]	; (800059c <begin+0x1fc>)
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d009      	beq.n	80003f4 <begin+0x54>
 80003e0:	79bb      	ldrb	r3, [r7, #6]
 80003e2:	2b01      	cmp	r3, #1
 80003e4:	d106      	bne.n	80003f4 <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 80003e6:	4b6b      	ldr	r3, [pc, #428]	; (8000594 <begin+0x1f4>)
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	f043 0304 	orr.w	r3, r3, #4
 80003ee:	b2da      	uxtb	r2, r3
 80003f0:	4b68      	ldr	r3, [pc, #416]	; (8000594 <begin+0x1f4>)
 80003f2:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 80003f4:	f000 f8e4 	bl	80005c0 <enableClock>
  
  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 80003f8:	2303      	movs	r3, #3
 80003fa:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 80003fc:	2301      	movs	r3, #1
 80003fe:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8000400:	4b67      	ldr	r3, [pc, #412]	; (80005a0 <begin+0x200>)
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d01b      	beq.n	8000440 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8000408:	4b66      	ldr	r3, [pc, #408]	; (80005a4 <begin+0x204>)
 800040a:	881a      	ldrh	r2, [r3, #0]
 800040c:	4b66      	ldr	r3, [pc, #408]	; (80005a8 <begin+0x208>)
 800040e:	881b      	ldrh	r3, [r3, #0]
 8000410:	4313      	orrs	r3, r2
 8000412:	b29a      	uxth	r2, r3
 8000414:	4b65      	ldr	r3, [pc, #404]	; (80005ac <begin+0x20c>)
 8000416:	881b      	ldrh	r3, [r3, #0]
 8000418:	4313      	orrs	r3, r2
 800041a:	b29a      	uxth	r2, r3
 800041c:	4b64      	ldr	r3, [pc, #400]	; (80005b0 <begin+0x210>)
 800041e:	881b      	ldrh	r3, [r3, #0]
 8000420:	4313      	orrs	r3, r2
 8000422:	b29a      	uxth	r2, r3
 8000424:	4b62      	ldr	r3, [pc, #392]	; (80005b0 <begin+0x210>)
 8000426:	885b      	ldrh	r3, [r3, #2]
 8000428:	4313      	orrs	r3, r2
 800042a:	b29a      	uxth	r2, r3
 800042c:	4b60      	ldr	r3, [pc, #384]	; (80005b0 <begin+0x210>)
 800042e:	889b      	ldrh	r3, [r3, #4]
 8000430:	4313      	orrs	r3, r2
 8000432:	b29a      	uxth	r2, r3
 8000434:	4b5e      	ldr	r3, [pc, #376]	; (80005b0 <begin+0x210>)
 8000436:	88db      	ldrh	r3, [r3, #6]
 8000438:	4313      	orrs	r3, r2
 800043a:	b29b      	uxth	r3, r3
 800043c:	60fb      	str	r3, [r7, #12]
 800043e:	e02a      	b.n	8000496 <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000440:	4b58      	ldr	r3, [pc, #352]	; (80005a4 <begin+0x204>)
 8000442:	881a      	ldrh	r2, [r3, #0]
 8000444:	4b58      	ldr	r3, [pc, #352]	; (80005a8 <begin+0x208>)
 8000446:	881b      	ldrh	r3, [r3, #0]
 8000448:	4313      	orrs	r3, r2
 800044a:	b29a      	uxth	r2, r3
 800044c:	4b57      	ldr	r3, [pc, #348]	; (80005ac <begin+0x20c>)
 800044e:	881b      	ldrh	r3, [r3, #0]
 8000450:	4313      	orrs	r3, r2
 8000452:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000454:	4b56      	ldr	r3, [pc, #344]	; (80005b0 <begin+0x210>)
 8000456:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000458:	4313      	orrs	r3, r2
 800045a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800045c:	4b54      	ldr	r3, [pc, #336]	; (80005b0 <begin+0x210>)
 800045e:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000460:	4313      	orrs	r3, r2
 8000462:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000464:	4b52      	ldr	r3, [pc, #328]	; (80005b0 <begin+0x210>)
 8000466:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000468:	4313      	orrs	r3, r2
 800046a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800046c:	4b50      	ldr	r3, [pc, #320]	; (80005b0 <begin+0x210>)
 800046e:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000470:	4313      	orrs	r3, r2
 8000472:	b29a      	uxth	r2, r3
 8000474:	4b4e      	ldr	r3, [pc, #312]	; (80005b0 <begin+0x210>)
 8000476:	891b      	ldrh	r3, [r3, #8]
 8000478:	4313      	orrs	r3, r2
 800047a:	b29a      	uxth	r2, r3
 800047c:	4b4c      	ldr	r3, [pc, #304]	; (80005b0 <begin+0x210>)
 800047e:	895b      	ldrh	r3, [r3, #10]
 8000480:	4313      	orrs	r3, r2
 8000482:	b29a      	uxth	r2, r3
 8000484:	4b4a      	ldr	r3, [pc, #296]	; (80005b0 <begin+0x210>)
 8000486:	899b      	ldrh	r3, [r3, #12]
 8000488:	4313      	orrs	r3, r2
 800048a:	b29a      	uxth	r2, r3
 800048c:	4b48      	ldr	r3, [pc, #288]	; (80005b0 <begin+0x210>)
 800048e:	89db      	ldrh	r3, [r3, #14]
 8000490:	4313      	orrs	r3, r2
 8000492:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000494:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 8000496:	4b47      	ldr	r3, [pc, #284]	; (80005b4 <begin+0x214>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f107 020c 	add.w	r2, r7, #12
 800049e:	4611      	mov	r1, r2
 80004a0:	4618      	mov	r0, r3
 80004a2:	f001 fc65 	bl	8001d70 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  osDelay(50);
 80004a6:	2032      	movs	r0, #50	; 0x32
 80004a8:	f003 ffb0 	bl	800440c <osDelay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 80004ac:	4b41      	ldr	r3, [pc, #260]	; (80005b4 <begin+0x214>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a3c      	ldr	r2, [pc, #240]	; (80005a4 <begin+0x204>)
 80004b2:	8811      	ldrh	r1, [r2, #0]
 80004b4:	2200      	movs	r2, #0
 80004b6:	4618      	mov	r0, r3
 80004b8:	f001 fdd4 	bl	8002064 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80004bc:	4b3d      	ldr	r3, [pc, #244]	; (80005b4 <begin+0x214>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a3a      	ldr	r2, [pc, #232]	; (80005ac <begin+0x20c>)
 80004c2:	8811      	ldrh	r1, [r2, #0]
 80004c4:	2200      	movs	r2, #0
 80004c6:	4618      	mov	r0, r3
 80004c8:	f001 fdcc 	bl	8002064 <HAL_GPIO_WritePin>

  if (_rw_pin != 255) { 
 80004cc:	4b36      	ldr	r3, [pc, #216]	; (80005a8 <begin+0x208>)
 80004ce:	881b      	ldrh	r3, [r3, #0]
 80004d0:	2bff      	cmp	r3, #255	; 0xff
 80004d2:	d007      	beq.n	80004e4 <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80004d4:	4b37      	ldr	r3, [pc, #220]	; (80005b4 <begin+0x214>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a33      	ldr	r2, [pc, #204]	; (80005a8 <begin+0x208>)
 80004da:	8811      	ldrh	r1, [r2, #0]
 80004dc:	2200      	movs	r2, #0
 80004de:	4618      	mov	r0, r3
 80004e0:	f001 fdc0 	bl	8002064 <HAL_GPIO_WritePin>
  }
  
  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 80004e4:	4b2b      	ldr	r3, [pc, #172]	; (8000594 <begin+0x1f4>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	f003 0310 	and.w	r3, r3, #16
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d115      	bne.n	800051c <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 fa19 	bl	8000928 <write4bits>
    osDelay(5); // wait min 4.1ms
 80004f6:	2005      	movs	r0, #5
 80004f8:	f003 ff88 	bl	800440c <osDelay>

    // second try
    write4bits(0x03);
 80004fc:	2003      	movs	r0, #3
 80004fe:	f000 fa13 	bl	8000928 <write4bits>
    osDelay(5); // wait min 4.1ms
 8000502:	2005      	movs	r0, #5
 8000504:	f003 ff82 	bl	800440c <osDelay>
    
    // third go!
    write4bits(0x03); 
 8000508:	2003      	movs	r0, #3
 800050a:	f000 fa0d 	bl	8000928 <write4bits>
    osDelay(1);
 800050e:	2001      	movs	r0, #1
 8000510:	f003 ff7c 	bl	800440c <osDelay>

    // finally, set to 4-bit interface
    write4bits(0x02); 
 8000514:	2002      	movs	r0, #2
 8000516:	f000 fa07 	bl	8000928 <write4bits>
 800051a:	e01d      	b.n	8000558 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 800051c:	4b1d      	ldr	r3, [pc, #116]	; (8000594 <begin+0x1f4>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	f043 0320 	orr.w	r3, r3, #32
 8000524:	b2db      	uxtb	r3, r3
 8000526:	4618      	mov	r0, r3
 8000528:	f000 f979 	bl	800081e <command>
    osDelay(5);  // wait more than 4.1ms
 800052c:	2005      	movs	r0, #5
 800052e:	f003 ff6d 	bl	800440c <osDelay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000532:	4b18      	ldr	r3, [pc, #96]	; (8000594 <begin+0x1f4>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	f043 0320 	orr.w	r3, r3, #32
 800053a:	b2db      	uxtb	r3, r3
 800053c:	4618      	mov	r0, r3
 800053e:	f000 f96e 	bl	800081e <command>
    osDelay(1);
 8000542:	2001      	movs	r0, #1
 8000544:	f003 ff62 	bl	800440c <osDelay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8000548:	4b12      	ldr	r3, [pc, #72]	; (8000594 <begin+0x1f4>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	f043 0320 	orr.w	r3, r3, #32
 8000550:	b2db      	uxtb	r3, r3
 8000552:	4618      	mov	r0, r3
 8000554:	f000 f963 	bl	800081e <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);  
 8000558:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <begin+0x1f4>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	f043 0320 	orr.w	r3, r3, #32
 8000560:	b2db      	uxtb	r3, r3
 8000562:	4618      	mov	r0, r3
 8000564:	f000 f95b 	bl	800081e <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;  
 8000568:	4b13      	ldr	r3, [pc, #76]	; (80005b8 <begin+0x218>)
 800056a:	2204      	movs	r2, #4
 800056c:	701a      	strb	r2, [r3, #0]
  display();
 800056e:	f000 f917 	bl	80007a0 <display>

  // clear it off
  clear();
 8000572:	f000 f8d9 	bl	8000728 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <begin+0x21c>)
 8000578:	2202      	movs	r2, #2
 800057a:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <begin+0x21c>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	f043 0304 	orr.w	r3, r3, #4
 8000584:	b2db      	uxtb	r3, r3
 8000586:	4618      	mov	r0, r3
 8000588:	f000 f949 	bl	800081e <command>

}
 800058c:	bf00      	nop
 800058e:	3720      	adds	r7, #32
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20001d3d 	.word	0x20001d3d
 8000598:	20001d29 	.word	0x20001d29
 800059c:	200001f8 	.word	0x200001f8
 80005a0:	20000000 	.word	0x20000000
 80005a4:	20001d40 	.word	0x20001d40
 80005a8:	20001d20 	.word	0x20001d20
 80005ac:	20001d3e 	.word	0x20001d3e
 80005b0:	20001d2c 	.word	0x20001d2c
 80005b4:	20001d24 	.word	0x20001d24
 80005b8:	20001d28 	.word	0x20001d28
 80005bc:	20001d3c 	.word	0x20001d3c

080005c0 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{  
 80005c0:	b480      	push	{r7}
 80005c2:	b089      	sub	sp, #36	; 0x24
 80005c4:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 80005c6:	4b41      	ldr	r3, [pc, #260]	; (80006cc <enableClock+0x10c>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80005ce:	d10c      	bne.n	80005ea <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80005d0:	4b3f      	ldr	r3, [pc, #252]	; (80006d0 <enableClock+0x110>)
 80005d2:	695b      	ldr	r3, [r3, #20]
 80005d4:	4a3e      	ldr	r2, [pc, #248]	; (80006d0 <enableClock+0x110>)
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005da:	6153      	str	r3, [r2, #20]
 80005dc:	4b3c      	ldr	r3, [pc, #240]	; (80006d0 <enableClock+0x110>)
 80005de:	695b      	ldr	r3, [r3, #20]
 80005e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005e4:	61fb      	str	r3, [r7, #28]
 80005e6:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	else if(_port == GPIOF)
		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 80005e8:	e06a      	b.n	80006c0 <enableClock+0x100>
  else if(_port == GPIOB)
 80005ea:	4b38      	ldr	r3, [pc, #224]	; (80006cc <enableClock+0x10c>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a39      	ldr	r2, [pc, #228]	; (80006d4 <enableClock+0x114>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d10c      	bne.n	800060e <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80005f4:	4b36      	ldr	r3, [pc, #216]	; (80006d0 <enableClock+0x110>)
 80005f6:	695b      	ldr	r3, [r3, #20]
 80005f8:	4a35      	ldr	r2, [pc, #212]	; (80006d0 <enableClock+0x110>)
 80005fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005fe:	6153      	str	r3, [r2, #20]
 8000600:	4b33      	ldr	r3, [pc, #204]	; (80006d0 <enableClock+0x110>)
 8000602:	695b      	ldr	r3, [r3, #20]
 8000604:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000608:	61bb      	str	r3, [r7, #24]
 800060a:	69bb      	ldr	r3, [r7, #24]
}
 800060c:	e058      	b.n	80006c0 <enableClock+0x100>
  else if(_port == GPIOB)
 800060e:	4b2f      	ldr	r3, [pc, #188]	; (80006cc <enableClock+0x10c>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a30      	ldr	r2, [pc, #192]	; (80006d4 <enableClock+0x114>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d10c      	bne.n	8000632 <enableClock+0x72>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000618:	4b2d      	ldr	r3, [pc, #180]	; (80006d0 <enableClock+0x110>)
 800061a:	695b      	ldr	r3, [r3, #20]
 800061c:	4a2c      	ldr	r2, [pc, #176]	; (80006d0 <enableClock+0x110>)
 800061e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000622:	6153      	str	r3, [r2, #20]
 8000624:	4b2a      	ldr	r3, [pc, #168]	; (80006d0 <enableClock+0x110>)
 8000626:	695b      	ldr	r3, [r3, #20]
 8000628:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800062c:	617b      	str	r3, [r7, #20]
 800062e:	697b      	ldr	r3, [r7, #20]
}
 8000630:	e046      	b.n	80006c0 <enableClock+0x100>
	else if(_port == GPIOC)
 8000632:	4b26      	ldr	r3, [pc, #152]	; (80006cc <enableClock+0x10c>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a28      	ldr	r2, [pc, #160]	; (80006d8 <enableClock+0x118>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d10c      	bne.n	8000656 <enableClock+0x96>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800063c:	4b24      	ldr	r3, [pc, #144]	; (80006d0 <enableClock+0x110>)
 800063e:	695b      	ldr	r3, [r3, #20]
 8000640:	4a23      	ldr	r2, [pc, #140]	; (80006d0 <enableClock+0x110>)
 8000642:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000646:	6153      	str	r3, [r2, #20]
 8000648:	4b21      	ldr	r3, [pc, #132]	; (80006d0 <enableClock+0x110>)
 800064a:	695b      	ldr	r3, [r3, #20]
 800064c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000650:	613b      	str	r3, [r7, #16]
 8000652:	693b      	ldr	r3, [r7, #16]
}
 8000654:	e034      	b.n	80006c0 <enableClock+0x100>
	else if(_port == GPIOD)
 8000656:	4b1d      	ldr	r3, [pc, #116]	; (80006cc <enableClock+0x10c>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4a20      	ldr	r2, [pc, #128]	; (80006dc <enableClock+0x11c>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d10c      	bne.n	800067a <enableClock+0xba>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000660:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <enableClock+0x110>)
 8000662:	695b      	ldr	r3, [r3, #20]
 8000664:	4a1a      	ldr	r2, [pc, #104]	; (80006d0 <enableClock+0x110>)
 8000666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800066a:	6153      	str	r3, [r2, #20]
 800066c:	4b18      	ldr	r3, [pc, #96]	; (80006d0 <enableClock+0x110>)
 800066e:	695b      	ldr	r3, [r3, #20]
 8000670:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	68fb      	ldr	r3, [r7, #12]
}
 8000678:	e022      	b.n	80006c0 <enableClock+0x100>
	else if(_port == GPIOE)
 800067a:	4b14      	ldr	r3, [pc, #80]	; (80006cc <enableClock+0x10c>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a18      	ldr	r2, [pc, #96]	; (80006e0 <enableClock+0x120>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d10c      	bne.n	800069e <enableClock+0xde>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <enableClock+0x110>)
 8000686:	695b      	ldr	r3, [r3, #20]
 8000688:	4a11      	ldr	r2, [pc, #68]	; (80006d0 <enableClock+0x110>)
 800068a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800068e:	6153      	str	r3, [r2, #20]
 8000690:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <enableClock+0x110>)
 8000692:	695b      	ldr	r3, [r3, #20]
 8000694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000698:	60bb      	str	r3, [r7, #8]
 800069a:	68bb      	ldr	r3, [r7, #8]
}
 800069c:	e010      	b.n	80006c0 <enableClock+0x100>
	else if(_port == GPIOF)
 800069e:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <enableClock+0x10c>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a10      	ldr	r2, [pc, #64]	; (80006e4 <enableClock+0x124>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d10b      	bne.n	80006c0 <enableClock+0x100>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80006a8:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <enableClock+0x110>)
 80006aa:	695b      	ldr	r3, [r3, #20]
 80006ac:	4a08      	ldr	r2, [pc, #32]	; (80006d0 <enableClock+0x110>)
 80006ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006b2:	6153      	str	r3, [r2, #20]
 80006b4:	4b06      	ldr	r3, [pc, #24]	; (80006d0 <enableClock+0x110>)
 80006b6:	695b      	ldr	r3, [r3, #20]
 80006b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	687b      	ldr	r3, [r7, #4]
}
 80006c0:	bf00      	nop
 80006c2:	3724      	adds	r7, #36	; 0x24
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	20001d24 	.word	0x20001d24
 80006d0:	40021000 	.word	0x40021000
 80006d4:	48000400 	.word	0x48000400
 80006d8:	48000800 	.word	0x48000800
 80006dc:	48000c00 	.word	0x48000c00
 80006e0:	48001000 	.word	0x48001000
 80006e4:	48001400 	.word	0x48001400

080006e8 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	60f8      	str	r0, [r7, #12]
 80006f0:	60b9      	str	r1, [r7, #8]
 80006f2:	607a      	str	r2, [r7, #4]
 80006f4:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	b2da      	uxtb	r2, r3
 80006fa:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <setRowOffsets+0x3c>)
 80006fc:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b08      	ldr	r3, [pc, #32]	; (8000724 <setRowOffsets+0x3c>)
 8000704:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <setRowOffsets+0x3c>)
 800070c:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4b04      	ldr	r3, [pc, #16]	; (8000724 <setRowOffsets+0x3c>)
 8000714:	70da      	strb	r2, [r3, #3]
}
 8000716:	bf00      	nop
 8000718:	3714      	adds	r7, #20
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	20001d1c 	.word	0x20001d1c

08000728 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 800072c:	2001      	movs	r0, #1
 800072e:	f000 f876 	bl	800081e <command>
  osDelay(2);  // this command takes a long time!
 8000732:	2002      	movs	r0, #2
 8000734:	f003 fe6a 	bl	800440c <osDelay>
}
 8000738:	bf00      	nop
 800073a:	bd80      	pop	{r7, pc}

0800073c <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  osDelay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	460a      	mov	r2, r1
 8000746:	71fb      	strb	r3, [r7, #7]
 8000748:	4613      	mov	r3, r2
 800074a:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 800074c:	2304      	movs	r3, #4
 800074e:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8000750:	79bb      	ldrb	r3, [r7, #6]
 8000752:	68fa      	ldr	r2, [r7, #12]
 8000754:	429a      	cmp	r2, r3
 8000756:	d803      	bhi.n	8000760 <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	b2db      	uxtb	r3, r3
 800075c:	3b01      	subs	r3, #1
 800075e:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8000760:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <setCursor+0x5c>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	79ba      	ldrb	r2, [r7, #6]
 8000766:	429a      	cmp	r2, r3
 8000768:	d303      	bcc.n	8000772 <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 800076a:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <setCursor+0x5c>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	3b01      	subs	r3, #1
 8000770:	71bb      	strb	r3, [r7, #6]
  }
  
  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8000772:	79bb      	ldrb	r3, [r7, #6]
 8000774:	4a09      	ldr	r2, [pc, #36]	; (800079c <setCursor+0x60>)
 8000776:	5cd2      	ldrb	r2, [r2, r3]
 8000778:	79fb      	ldrb	r3, [r7, #7]
 800077a:	4413      	add	r3, r2
 800077c:	b2db      	uxtb	r3, r3
 800077e:	b25b      	sxtb	r3, r3
 8000780:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000784:	b25b      	sxtb	r3, r3
 8000786:	b2db      	uxtb	r3, r3
 8000788:	4618      	mov	r0, r3
 800078a:	f000 f848 	bl	800081e <command>
}
 800078e:	bf00      	nop
 8000790:	3710      	adds	r7, #16
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20001d29 	.word	0x20001d29
 800079c:	20001d1c 	.word	0x20001d1c

080007a0 <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80007a4:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <display+0x28>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <display+0x28>)
 80007b0:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80007b2:	4b05      	ldr	r3, [pc, #20]	; (80007c8 <display+0x28>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	f043 0308 	orr.w	r3, r3, #8
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	4618      	mov	r0, r3
 80007be:	f000 f82e 	bl	800081e <command>
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20001d28 	.word	0x20001d28

080007cc <createChar>:
  return n;
}

// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, uint8_t charmap[]) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	6039      	str	r1, [r7, #0]
 80007d6:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	f003 0307 	and.w	r3, r3, #7
 80007de:	71fb      	strb	r3, [r7, #7]
  command(LCD_SETCGRAMADDR | (location << 3));
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	00db      	lsls	r3, r3, #3
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007ea:	b25b      	sxtb	r3, r3
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 f815 	bl	800081e <command>
  for (int i=0; i<8; i++) {
 80007f4:	2300      	movs	r3, #0
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	e009      	b.n	800080e <createChar+0x42>
    write(charmap[i]);
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	683a      	ldr	r2, [r7, #0]
 80007fe:	4413      	add	r3, r2
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	4618      	mov	r0, r3
 8000804:	f000 f819 	bl	800083a <write>
  for (int i=0; i<8; i++) {
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	3301      	adds	r3, #1
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	2b07      	cmp	r3, #7
 8000812:	ddf2      	ble.n	80007fa <createChar+0x2e>
  }
}
 8000814:	bf00      	nop
 8000816:	bf00      	nop
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <command>:

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	2100      	movs	r1, #0
 800082c:	4618      	mov	r0, r3
 800082e:	f000 f813 	bl	8000858 <send>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <write>:

inline size_t write(uint8_t value) {
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	4603      	mov	r3, r0
 8000842:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 8000844:	79fb      	ldrb	r3, [r7, #7]
 8000846:	2101      	movs	r1, #1
 8000848:	4618      	mov	r0, r3
 800084a:	f000 f805 	bl	8000858 <send>
  return 1; // assume sucess
 800084e:	2301      	movs	r3, #1
}
 8000850:	4618      	mov	r0, r3
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	460a      	mov	r2, r1
 8000862:	71fb      	strb	r3, [r7, #7]
 8000864:	4613      	mov	r3, r2
 8000866:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 8000868:	4b16      	ldr	r3, [pc, #88]	; (80008c4 <send+0x6c>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a16      	ldr	r2, [pc, #88]	; (80008c8 <send+0x70>)
 800086e:	8811      	ldrh	r1, [r2, #0]
 8000870:	79ba      	ldrb	r2, [r7, #6]
 8000872:	4618      	mov	r0, r3
 8000874:	f001 fbf6 	bl	8002064 <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) { 
 8000878:	4b14      	ldr	r3, [pc, #80]	; (80008cc <send+0x74>)
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	2bff      	cmp	r3, #255	; 0xff
 800087e:	d007      	beq.n	8000890 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8000880:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <send+0x6c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a11      	ldr	r2, [pc, #68]	; (80008cc <send+0x74>)
 8000886:	8811      	ldrh	r1, [r2, #0]
 8000888:	2200      	movs	r2, #0
 800088a:	4618      	mov	r0, r3
 800088c:	f001 fbea 	bl	8002064 <HAL_GPIO_WritePin>
  }
  
  if (_displayfunction & LCD_8BITMODE) {
 8000890:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <send+0x78>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	f003 0310 	and.w	r3, r3, #16
 8000898:	2b00      	cmp	r3, #0
 800089a:	d004      	beq.n	80008a6 <send+0x4e>
    write8bits(value); 
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	4618      	mov	r0, r3
 80008a0:	f000 f86c 	bl	800097c <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 80008a4:	e009      	b.n	80008ba <send+0x62>
    write4bits(value>>4);
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	091b      	lsrs	r3, r3, #4
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	4618      	mov	r0, r3
 80008ae:	f000 f83b 	bl	8000928 <write4bits>
    write4bits(value);
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	4618      	mov	r0, r3
 80008b6:	f000 f837 	bl	8000928 <write4bits>
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20001d24 	.word	0x20001d24
 80008c8:	20001d40 	.word	0x20001d40
 80008cc:	20001d20 	.word	0x20001d20
 80008d0:	20001d3d 	.word	0x20001d3d

080008d4 <pulseEnable>:

void pulseEnable(void) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80008d8:	4b11      	ldr	r3, [pc, #68]	; (8000920 <pulseEnable+0x4c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a11      	ldr	r2, [pc, #68]	; (8000924 <pulseEnable+0x50>)
 80008de:	8811      	ldrh	r1, [r2, #0]
 80008e0:	2200      	movs	r2, #0
 80008e2:	4618      	mov	r0, r3
 80008e4:	f001 fbbe 	bl	8002064 <HAL_GPIO_WritePin>
  osDelay(1);
 80008e8:	2001      	movs	r0, #1
 80008ea:	f003 fd8f 	bl	800440c <osDelay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 80008ee:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <pulseEnable+0x4c>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a0c      	ldr	r2, [pc, #48]	; (8000924 <pulseEnable+0x50>)
 80008f4:	8811      	ldrh	r1, [r2, #0]
 80008f6:	2201      	movs	r2, #1
 80008f8:	4618      	mov	r0, r3
 80008fa:	f001 fbb3 	bl	8002064 <HAL_GPIO_WritePin>
  osDelay(1);    // enable pulse must be >450ns
 80008fe:	2001      	movs	r0, #1
 8000900:	f003 fd84 	bl	800440c <osDelay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <pulseEnable+0x4c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a06      	ldr	r2, [pc, #24]	; (8000924 <pulseEnable+0x50>)
 800090a:	8811      	ldrh	r1, [r2, #0]
 800090c:	2200      	movs	r2, #0
 800090e:	4618      	mov	r0, r3
 8000910:	f001 fba8 	bl	8002064 <HAL_GPIO_WritePin>
  osDelay(1);   // commands need > 37us to settle
 8000914:	2001      	movs	r0, #1
 8000916:	f003 fd79 	bl	800440c <osDelay>
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20001d24 	.word	0x20001d24
 8000924:	20001d3e 	.word	0x20001d3e

08000928 <write4bits>:

void write4bits(uint8_t value) {
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 8000932:	2300      	movs	r3, #0
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	e013      	b.n	8000960 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000938:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <write4bits+0x4c>)
 800093a:	6818      	ldr	r0, [r3, #0]
 800093c:	4a0e      	ldr	r2, [pc, #56]	; (8000978 <write4bits+0x50>)
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000944:	79fa      	ldrb	r2, [r7, #7]
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	fa42 f303 	asr.w	r3, r2, r3
 800094c:	b2db      	uxtb	r3, r3
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	b2db      	uxtb	r3, r3
 8000954:	461a      	mov	r2, r3
 8000956:	f001 fb85 	bl	8002064 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	3301      	adds	r3, #1
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	2b03      	cmp	r3, #3
 8000964:	dde8      	ble.n	8000938 <write4bits+0x10>
  }

  pulseEnable();
 8000966:	f7ff ffb5 	bl	80008d4 <pulseEnable>
}
 800096a:	bf00      	nop
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	20001d24 	.word	0x20001d24
 8000978:	20001d2c 	.word	0x20001d2c

0800097c <write8bits>:

void write8bits(uint8_t value) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 8000986:	2300      	movs	r3, #0
 8000988:	60fb      	str	r3, [r7, #12]
 800098a:	e013      	b.n	80009b4 <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 800098c:	4b0e      	ldr	r3, [pc, #56]	; (80009c8 <write8bits+0x4c>)
 800098e:	6818      	ldr	r0, [r3, #0]
 8000990:	4a0e      	ldr	r2, [pc, #56]	; (80009cc <write8bits+0x50>)
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000998:	79fa      	ldrb	r2, [r7, #7]
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	fa42 f303 	asr.w	r3, r2, r3
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	461a      	mov	r2, r3
 80009aa:	f001 fb5b 	bl	8002064 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3301      	adds	r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	2b07      	cmp	r3, #7
 80009b8:	dde8      	ble.n	800098c <write8bits+0x10>
  }
  
  pulseEnable();
 80009ba:	f7ff ff8b 	bl	80008d4 <pulseEnable>
}
 80009be:	bf00      	nop
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	20001d24 	.word	0x20001d24
 80009cc:	20001d2c 	.word	0x20001d2c

080009d0 <shoot>:

Bullet bullets[MAX_BULLET_COUNT];

int bulletCount = 0;

void shoot(int startRow, int startCol, Dir dir) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	60b9      	str	r1, [r7, #8]
 80009da:	4613      	mov	r3, r2
 80009dc:	71fb      	strb	r3, [r7, #7]
	if(bulletCount >= MAX_BULLET_COUNT)
 80009de:	4b1d      	ldr	r3, [pc, #116]	; (8000a54 <shoot+0x84>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	dc31      	bgt.n	8000a4a <shoot+0x7a>
		return;

	bullets[bulletCount].row = startRow;
 80009e6:	4b1b      	ldr	r3, [pc, #108]	; (8000a54 <shoot+0x84>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	491b      	ldr	r1, [pc, #108]	; (8000a58 <shoot+0x88>)
 80009ec:	4613      	mov	r3, r2
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	4413      	add	r3, r2
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	440b      	add	r3, r1
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	601a      	str	r2, [r3, #0]
	bullets[bulletCount].col = startCol;
 80009fa:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <shoot+0x84>)
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	4916      	ldr	r1, [pc, #88]	; (8000a58 <shoot+0x88>)
 8000a00:	4613      	mov	r3, r2
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	4413      	add	r3, r2
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	440b      	add	r3, r1
 8000a0a:	3304      	adds	r3, #4
 8000a0c:	68ba      	ldr	r2, [r7, #8]
 8000a0e:	601a      	str	r2, [r3, #0]
	bullets[bulletCount].direction = dir;
 8000a10:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <shoot+0x84>)
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	4910      	ldr	r1, [pc, #64]	; (8000a58 <shoot+0x88>)
 8000a16:	4613      	mov	r3, r2
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	4413      	add	r3, r2
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	440b      	add	r3, r1
 8000a20:	3308      	adds	r3, #8
 8000a22:	79fa      	ldrb	r2, [r7, #7]
 8000a24:	701a      	strb	r2, [r3, #0]

	putBullet(bullets[bulletCount]);
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <shoot+0x84>)
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	490b      	ldr	r1, [pc, #44]	; (8000a58 <shoot+0x88>)
 8000a2c:	4613      	mov	r3, r2
 8000a2e:	005b      	lsls	r3, r3, #1
 8000a30:	4413      	add	r3, r2
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	440b      	add	r3, r1
 8000a36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000a3a:	f000 fa95 	bl	8000f68 <putBullet>

	bulletCount++;
 8000a3e:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <shoot+0x84>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	3301      	adds	r3, #1
 8000a44:	4a03      	ldr	r2, [pc, #12]	; (8000a54 <shoot+0x84>)
 8000a46:	6013      	str	r3, [r2, #0]
 8000a48:	e000      	b.n	8000a4c <shoot+0x7c>
		return;
 8000a4a:	bf00      	nop
}
 8000a4c:	3710      	adds	r7, #16
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	200001fc 	.word	0x200001fc
 8000a58:	20001d44 	.word	0x20001d44

08000a5c <removeBullet>:

void removeBullet(int index) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	for(int i = index + 1; i < getBulletCount(); i++) {
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3301      	adds	r3, #1
 8000a68:	60fb      	str	r3, [r7, #12]
 8000a6a:	e015      	b.n	8000a98 <removeBullet+0x3c>
		bullets[i - 1] = bullets[i];
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	1e5a      	subs	r2, r3, #1
 8000a70:	4911      	ldr	r1, [pc, #68]	; (8000ab8 <removeBullet+0x5c>)
 8000a72:	4613      	mov	r3, r2
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	4413      	add	r3, r2
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	18c8      	adds	r0, r1, r3
 8000a7c:	490e      	ldr	r1, [pc, #56]	; (8000ab8 <removeBullet+0x5c>)
 8000a7e:	68fa      	ldr	r2, [r7, #12]
 8000a80:	4613      	mov	r3, r2
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	4413      	add	r3, r2
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	18ca      	adds	r2, r1, r3
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a8e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for(int i = index + 1; i < getBulletCount(); i++) {
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	3301      	adds	r3, #1
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	f000 f870 	bl	8000b7c <getBulletCount>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	dbe3      	blt.n	8000a6c <removeBullet+0x10>
	}
	bulletCount--;
 8000aa4:	4b05      	ldr	r3, [pc, #20]	; (8000abc <removeBullet+0x60>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	3b01      	subs	r3, #1
 8000aaa:	4a04      	ldr	r2, [pc, #16]	; (8000abc <removeBullet+0x60>)
 8000aac:	6013      	str	r3, [r2, #0]
}
 8000aae:	bf00      	nop
 8000ab0:	3710      	adds	r7, #16
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20001d44 	.word	0x20001d44
 8000abc:	200001fc 	.word	0x200001fc

08000ac0 <moveBullet>:

void moveBullet(int bulletIndex) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]

	clearAt(bullets[bulletIndex].row, bullets[bulletIndex].col);
 8000ac8:	492b      	ldr	r1, [pc, #172]	; (8000b78 <moveBullet+0xb8>)
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	4613      	mov	r3, r2
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	4413      	add	r3, r2
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	440b      	add	r3, r1
 8000ad6:	6818      	ldr	r0, [r3, #0]
 8000ad8:	4927      	ldr	r1, [pc, #156]	; (8000b78 <moveBullet+0xb8>)
 8000ada:	687a      	ldr	r2, [r7, #4]
 8000adc:	4613      	mov	r3, r2
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	4413      	add	r3, r2
 8000ae2:	009b      	lsls	r3, r3, #2
 8000ae4:	440b      	add	r3, r1
 8000ae6:	3304      	adds	r3, #4
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4619      	mov	r1, r3
 8000aec:	f000 fa26 	bl	8000f3c <clearAt>

	if(bullets[bulletIndex].direction == UP) {
 8000af0:	4921      	ldr	r1, [pc, #132]	; (8000b78 <moveBullet+0xb8>)
 8000af2:	687a      	ldr	r2, [r7, #4]
 8000af4:	4613      	mov	r3, r2
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	4413      	add	r3, r2
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	440b      	add	r3, r1
 8000afe:	3308      	adds	r3, #8
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d111      	bne.n	8000b2a <moveBullet+0x6a>
		bullets[bulletIndex].row--;
 8000b06:	491c      	ldr	r1, [pc, #112]	; (8000b78 <moveBullet+0xb8>)
 8000b08:	687a      	ldr	r2, [r7, #4]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	4413      	add	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	440b      	add	r3, r1
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	1e59      	subs	r1, r3, #1
 8000b18:	4817      	ldr	r0, [pc, #92]	; (8000b78 <moveBullet+0xb8>)
 8000b1a:	687a      	ldr	r2, [r7, #4]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	4413      	add	r3, r2
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	4403      	add	r3, r0
 8000b26:	6019      	str	r1, [r3, #0]
 8000b28:	e010      	b.n	8000b4c <moveBullet+0x8c>
	} else {
		bullets[bulletIndex].row++;
 8000b2a:	4913      	ldr	r1, [pc, #76]	; (8000b78 <moveBullet+0xb8>)
 8000b2c:	687a      	ldr	r2, [r7, #4]
 8000b2e:	4613      	mov	r3, r2
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	4413      	add	r3, r2
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	440b      	add	r3, r1
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	1c59      	adds	r1, r3, #1
 8000b3c:	480e      	ldr	r0, [pc, #56]	; (8000b78 <moveBullet+0xb8>)
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	4613      	mov	r3, r2
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	4413      	add	r3, r2
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	4403      	add	r3, r0
 8000b4a:	6019      	str	r1, [r3, #0]
	}

	int row = bullets[bulletIndex].row;
 8000b4c:	490a      	ldr	r1, [pc, #40]	; (8000b78 <moveBullet+0xb8>)
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	4613      	mov	r3, r2
 8000b52:	005b      	lsls	r3, r3, #1
 8000b54:	4413      	add	r3, r2
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	440b      	add	r3, r1
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	60fb      	str	r3, [r7, #12]
	if(row < 0 || row >= VERTICAL_LCD_ROWS) {
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	db02      	blt.n	8000b6a <moveBullet+0xaa>
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	2b13      	cmp	r3, #19
 8000b68:	dd02      	ble.n	8000b70 <moveBullet+0xb0>
		removeBullet(bulletIndex);
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff ff76 	bl	8000a5c <removeBullet>
	}
}
 8000b70:	bf00      	nop
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20001d44 	.word	0x20001d44

08000b7c <getBulletCount>:

int getBulletCount() {
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
	return bulletCount;
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <getBulletCount+0x14>)
 8000b82:	681b      	ldr	r3, [r3, #0]
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	200001fc 	.word	0x200001fc

08000b94 <getBullet>:

Bullet getBullet(int index) {
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
	return bullets[index];
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	4908      	ldr	r1, [pc, #32]	; (8000bc4 <getBullet+0x30>)
 8000ba2:	683a      	ldr	r2, [r7, #0]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	4413      	add	r3, r2
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	18ca      	adds	r2, r1, r3
 8000bae:	4603      	mov	r3, r0
 8000bb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000bb2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	20001d44 	.word	0x20001d44

08000bc8 <moveAllBullets>:

void moveAllBullets() {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
	for(int i = 0; i < getBulletCount(); i++) {
 8000bce:	2300      	movs	r3, #0
 8000bd0:	607b      	str	r3, [r7, #4]
 8000bd2:	e005      	b.n	8000be0 <moveAllBullets+0x18>
		moveBullet(i);
 8000bd4:	6878      	ldr	r0, [r7, #4]
 8000bd6:	f7ff ff73 	bl	8000ac0 <moveBullet>
	for(int i = 0; i < getBulletCount(); i++) {
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	607b      	str	r3, [r7, #4]
 8000be0:	f7ff ffcc 	bl	8000b7c <getBulletCount>
 8000be4:	4602      	mov	r2, r0
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4293      	cmp	r3, r2
 8000bea:	dbf3      	blt.n	8000bd4 <moveAllBullets+0xc>
	}
}
 8000bec:	bf00      	nop
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
	...

08000bf8 <updateAllBulletsOnMatrix>:

void updateAllBulletsOnMatrix() {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
	for(int i = 0; i < getBulletCount(); i++) {
 8000bfe:	2300      	movs	r3, #0
 8000c00:	607b      	str	r3, [r7, #4]
 8000c02:	e01c      	b.n	8000c3e <updateAllBulletsOnMatrix+0x46>
		int row = bullets[i].row;
 8000c04:	4913      	ldr	r1, [pc, #76]	; (8000c54 <updateAllBulletsOnMatrix+0x5c>)
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	4413      	add	r3, r2
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	440b      	add	r3, r1
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	603b      	str	r3, [r7, #0]
		if(row >= 0 && row < VERTICAL_LCD_ROWS) {
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	db0d      	blt.n	8000c38 <updateAllBulletsOnMatrix+0x40>
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	2b13      	cmp	r3, #19
 8000c20:	dc0a      	bgt.n	8000c38 <updateAllBulletsOnMatrix+0x40>
			putBullet(bullets[i]);
 8000c22:	490c      	ldr	r1, [pc, #48]	; (8000c54 <updateAllBulletsOnMatrix+0x5c>)
 8000c24:	687a      	ldr	r2, [r7, #4]
 8000c26:	4613      	mov	r3, r2
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	4413      	add	r3, r2
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	440b      	add	r3, r1
 8000c30:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000c34:	f000 f998 	bl	8000f68 <putBullet>
	for(int i = 0; i < getBulletCount(); i++) {
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	607b      	str	r3, [r7, #4]
 8000c3e:	f7ff ff9d 	bl	8000b7c <getBulletCount>
 8000c42:	4602      	mov	r2, r0
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4293      	cmp	r3, r2
 8000c48:	dbdc      	blt.n	8000c04 <updateAllBulletsOnMatrix+0xc>
		}
	}
}
 8000c4a:	bf00      	nop
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20001d44 	.word	0x20001d44

08000c58 <handleHittingEnemy>:

void handleHittingEnemy() {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
	for(int i = getBulletCount() - 1; i >= 0; i--) {
 8000c5e:	f7ff ff8d 	bl	8000b7c <getBulletCount>
 8000c62:	4603      	mov	r3, r0
 8000c64:	3b01      	subs	r3, #1
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	e01c      	b.n	8000ca4 <handleHittingEnemy+0x4c>
		Bullet bullet = getBullet(i);
 8000c6a:	463b      	mov	r3, r7
 8000c6c:	68f9      	ldr	r1, [r7, #12]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff ff90 	bl	8000b94 <getBullet>
		if(isEnemy(bullet.row, bullet.col)) {
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	4611      	mov	r1, r2
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f000 fa80 	bl	8001180 <isEnemy>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d00b      	beq.n	8000c9e <handleHittingEnemy+0x46>
			incrementKilledEnemyCount();
 8000c86:	f000 f863 	bl	8000d50 <incrementKilledEnemyCount>
			clearAt(bullet.row, bullet.col);
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	687a      	ldr	r2, [r7, #4]
 8000c8e:	4611      	mov	r1, r2
 8000c90:	4618      	mov	r0, r3
 8000c92:	f000 f953 	bl	8000f3c <clearAt>
			removeBullet(i);
 8000c96:	68f8      	ldr	r0, [r7, #12]
 8000c98:	f7ff fee0 	bl	8000a5c <removeBullet>
			break;
		}
	}
}
 8000c9c:	e005      	b.n	8000caa <handleHittingEnemy+0x52>
	for(int i = getBulletCount() - 1; i >= 0; i--) {
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	3b01      	subs	r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	dadf      	bge.n	8000c6a <handleHittingEnemy+0x12>
}
 8000caa:	bf00      	nop
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <handleHittingHero>:

void handleHittingHero() {
 8000cb2:	b590      	push	{r4, r7, lr}
 8000cb4:	b085      	sub	sp, #20
 8000cb6:	af00      	add	r7, sp, #0
	for(int i = 0; i < getBulletCount(); i++) {
 8000cb8:	2300      	movs	r3, #0
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	e019      	b.n	8000cf2 <handleHittingHero+0x40>
		Bullet bullet = getBullet(i);
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	68f9      	ldr	r1, [r7, #12]
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff ff66 	bl	8000b94 <getBullet>
		if(bullet.row == getHeroRow() && bullet.col == getHeroCol()) {
 8000cc8:	683c      	ldr	r4, [r7, #0]
 8000cca:	f000 f985 	bl	8000fd8 <getHeroRow>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	d10b      	bne.n	8000cec <handleHittingHero+0x3a>
 8000cd4:	687c      	ldr	r4, [r7, #4]
 8000cd6:	f000 f95d 	bl	8000f94 <getHeroCol>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	429c      	cmp	r4, r3
 8000cde:	d105      	bne.n	8000cec <handleHittingHero+0x3a>
			decrementHeroLevelHealth();
 8000ce0:	f000 f844 	bl	8000d6c <decrementHeroLevelHealth>
			removeBullet(i);
 8000ce4:	68f8      	ldr	r0, [r7, #12]
 8000ce6:	f7ff feb9 	bl	8000a5c <removeBullet>
			break;
		}
	}
}
 8000cea:	e008      	b.n	8000cfe <handleHittingHero+0x4c>
	for(int i = 0; i < getBulletCount(); i++) {
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	60fb      	str	r3, [r7, #12]
 8000cf2:	f7ff ff43 	bl	8000b7c <getBulletCount>
 8000cf6:	4602      	mov	r2, r0
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	dbdf      	blt.n	8000cbe <handleHittingHero+0xc>
}
 8000cfe:	bf00      	nop
 8000d00:	3714      	adds	r7, #20
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd90      	pop	{r4, r7, pc}
	...

08000d08 <getMoveEnemiesDownInterval>:
		killedEnemyCountToWin = 35;
		break;
	}
}

int getMoveEnemiesDownInterval() {
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
	return moveEnemiesDownInterval;
 8000d0c:	4b03      	ldr	r3, [pc, #12]	; (8000d1c <getMoveEnemiesDownInterval+0x14>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	2000001c 	.word	0x2000001c

08000d20 <getHeroLevelHealth>:

int getHeroLevelHealth() {
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
	return heroLevelHealth;
 8000d24:	4b03      	ldr	r3, [pc, #12]	; (8000d34 <getHeroLevelHealth+0x14>)
 8000d26:	681b      	ldr	r3, [r3, #0]
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	20000020 	.word	0x20000020

08000d38 <getKilledEnemyCountToWin>:

int getKilledEnemyCountToWin() {
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
	return killedEnemyCountToWin;
 8000d3c:	4b03      	ldr	r3, [pc, #12]	; (8000d4c <getKilledEnemyCountToWin+0x14>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	20000024 	.word	0x20000024

08000d50 <incrementKilledEnemyCount>:

void incrementKilledEnemyCount() {
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
	killedEnemyCountToWin++;
 8000d54:	4b04      	ldr	r3, [pc, #16]	; (8000d68 <incrementKilledEnemyCount+0x18>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	4a03      	ldr	r2, [pc, #12]	; (8000d68 <incrementKilledEnemyCount+0x18>)
 8000d5c:	6013      	str	r3, [r2, #0]
}
 8000d5e:	bf00      	nop
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	20000024 	.word	0x20000024

08000d6c <decrementHeroLevelHealth>:

void decrementHeroLevelHealth() {
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
	heroLevelHealth--;
 8000d70:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <decrementHeroLevelHealth+0x18>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	3b01      	subs	r3, #1
 8000d76:	4a03      	ldr	r2, [pc, #12]	; (8000d84 <decrementHeroLevelHealth+0x18>)
 8000d78:	6013      	str	r3, [r2, #0]
}
 8000d7a:	bf00      	nop
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	20000020 	.word	0x20000020

08000d88 <setLoc>:
		{ CT_SPACE, CT_HERO, CT_SPACE, CT_SPACE },
};

int copyLcdMat[VERTICAL_LCD_ROWS][VERTICAL_LCD_COLUMNS] = { 0 };

void setLoc(int row, int col) {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
	setCursor(row, VERTICAL_LCD_COLUMNS - col - 1);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	b2da      	uxtb	r2, r3
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	f1c3 0303 	rsb	r3, r3, #3
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	4619      	mov	r1, r3
 8000da2:	4610      	mov	r0, r2
 8000da4:	f7ff fcca 	bl	800073c <setCursor>
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <doCopy>:

void doCopy() {
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000db6:	2300      	movs	r3, #0
 8000db8:	607b      	str	r3, [r7, #4]
 8000dba:	e019      	b.n	8000df0 <doCopy+0x40>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	603b      	str	r3, [r7, #0]
 8000dc0:	e010      	b.n	8000de4 <doCopy+0x34>
			copyLcdMat[r][c] = lcdMat[r][c];
 8000dc2:	4910      	ldr	r1, [pc, #64]	; (8000e04 <doCopy+0x54>)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	009a      	lsls	r2, r3, #2
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	4413      	add	r3, r2
 8000dcc:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000dd0:	480d      	ldr	r0, [pc, #52]	; (8000e08 <doCopy+0x58>)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	0099      	lsls	r1, r3, #2
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	440b      	add	r3, r1
 8000dda:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	603b      	str	r3, [r7, #0]
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	2b03      	cmp	r3, #3
 8000de8:	ddeb      	ble.n	8000dc2 <doCopy+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	3301      	adds	r3, #1
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2b13      	cmp	r3, #19
 8000df4:	dde2      	ble.n	8000dbc <doCopy+0xc>
		}
	}
}
 8000df6:	bf00      	nop
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	20000028 	.word	0x20000028
 8000e08:	20000208 	.word	0x20000208

08000e0c <initLcd>:

void initLcd() {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af04      	add	r7, sp, #16
	osMutexAcquire(lcdMutexHandle, osWaitForever);
 8000e12:	4b1c      	ldr	r3, [pc, #112]	; (8000e84 <initLcd+0x78>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f04f 31ff 	mov.w	r1, #4294967295
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f003 fbbe 	bl	800459c <osMutexAcquire>
	LiquidCrystal(GPIOD, GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14);
 8000e20:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e24:	9303      	str	r3, [sp, #12]
 8000e26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e2a:	9302      	str	r3, [sp, #8]
 8000e2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e30:	9301      	str	r3, [sp, #4]
 8000e32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e44:	4810      	ldr	r0, [pc, #64]	; (8000e88 <initLcd+0x7c>)
 8000e46:	f7ff fa13 	bl	8000270 <LiquidCrystal>
	begin(VERTICAL_LCD_ROWS, VERTICAL_LCD_COLUMNS);
 8000e4a:	2104      	movs	r1, #4
 8000e4c:	2014      	movs	r0, #20
 8000e4e:	f7ff faa7 	bl	80003a0 <begin>
	createChar(CT_SPACE, spaceByte);
 8000e52:	490e      	ldr	r1, [pc, #56]	; (8000e8c <initLcd+0x80>)
 8000e54:	2000      	movs	r0, #0
 8000e56:	f7ff fcb9 	bl	80007cc <createChar>
	createChar(CT_HERO, heroByte);
 8000e5a:	490d      	ldr	r1, [pc, #52]	; (8000e90 <initLcd+0x84>)
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	f7ff fcb5 	bl	80007cc <createChar>
	createChar(CT_ENEMY, enemyByte);
 8000e62:	490c      	ldr	r1, [pc, #48]	; (8000e94 <initLcd+0x88>)
 8000e64:	2002      	movs	r0, #2
 8000e66:	f7ff fcb1 	bl	80007cc <createChar>
	createChar(CT_BULLET, bulletByte);
 8000e6a:	490b      	ldr	r1, [pc, #44]	; (8000e98 <initLcd+0x8c>)
 8000e6c:	2003      	movs	r0, #3
 8000e6e:	f7ff fcad 	bl	80007cc <createChar>
	osMutexRelease(lcdMutexHandle);
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <initLcd+0x78>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f003 fbee 	bl	8004658 <osMutexRelease>
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20001d84 	.word	0x20001d84
 8000e88:	48000c00 	.word	0x48000c00
 8000e8c:	20000200 	.word	0x20000200
 8000e90:	2000000c 	.word	0x2000000c
 8000e94:	20000004 	.word	0x20000004
 8000e98:	20000014 	.word	0x20000014

08000e9c <updateLcd>:

void updateLcd() {
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60fb      	str	r3, [r7, #12]
 8000ea6:	e03a      	b.n	8000f1e <updateLcd+0x82>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	60bb      	str	r3, [r7, #8]
 8000eac:	e031      	b.n	8000f12 <updateLcd+0x76>
			if(copyLcdMat[r][c] == lcdMat[r][c])
 8000eae:	4920      	ldr	r1, [pc, #128]	; (8000f30 <updateLcd+0x94>)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	009a      	lsls	r2, r3, #2
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000ebc:	481d      	ldr	r0, [pc, #116]	; (8000f34 <updateLcd+0x98>)
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	0099      	lsls	r1, r3, #2
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	440b      	add	r3, r1
 8000ec6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	d01d      	beq.n	8000f0a <updateLcd+0x6e>
				continue;

			osMutexAcquire(lcdMutexHandle, osWaitForever);
 8000ece:	4b1a      	ldr	r3, [pc, #104]	; (8000f38 <updateLcd+0x9c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f003 fb60 	bl	800459c <osMutexAcquire>
			setLoc(r, c);
 8000edc:	68b9      	ldr	r1, [r7, #8]
 8000ede:	68f8      	ldr	r0, [r7, #12]
 8000ee0:	f7ff ff52 	bl	8000d88 <setLoc>
			int type = lcdMat[r][c];
 8000ee4:	4913      	ldr	r1, [pc, #76]	; (8000f34 <updateLcd+0x98>)
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	009a      	lsls	r2, r3, #2
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	4413      	add	r3, r2
 8000eee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ef2:	607b      	str	r3, [r7, #4]
			write(type);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fc9e 	bl	800083a <write>
			osMutexRelease(lcdMutexHandle);
 8000efe:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <updateLcd+0x9c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f003 fba8 	bl	8004658 <osMutexRelease>
 8000f08:	e000      	b.n	8000f0c <updateLcd+0x70>
				continue;
 8000f0a:	bf00      	nop
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	60bb      	str	r3, [r7, #8]
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	ddca      	ble.n	8000eae <updateLcd+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	2b13      	cmp	r3, #19
 8000f22:	ddc1      	ble.n	8000ea8 <updateLcd+0xc>
		}
	}

	doCopy();
 8000f24:	f7ff ff44 	bl	8000db0 <doCopy>
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000208 	.word	0x20000208
 8000f34:	20000028 	.word	0x20000028
 8000f38:	20001d84 	.word	0x20001d84

08000f3c <clearAt>:

void clearAt(int row, int col) {
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
	lcdMat[row][col] = CT_SPACE;
 8000f46:	4907      	ldr	r1, [pc, #28]	; (8000f64 <clearAt+0x28>)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	009a      	lsls	r2, r3, #2
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	2200      	movs	r2, #0
 8000f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000028 	.word	0x20000028

08000f68 <putBullet>:

void putBullet(Bullet bullet) {
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	lcdMat[bullet.row][bullet.col] = CT_BULLET;
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	4905      	ldr	r1, [pc, #20]	; (8000f90 <putBullet+0x28>)
 8000f7a:	0092      	lsls	r2, r2, #2
 8000f7c:	4413      	add	r3, r2
 8000f7e:	2203      	movs	r2, #3
 8000f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f84:	bf00      	nop
 8000f86:	3714      	adds	r7, #20
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	20000028 	.word	0x20000028

08000f94 <getHeroCol>:

int getHeroCol() {
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
	for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	607b      	str	r3, [r7, #4]
 8000f9e:	e00d      	b.n	8000fbc <getHeroCol+0x28>
		if(lcdMat[HERO_ROW][c] == CT_HERO)
 8000fa0:	2313      	movs	r3, #19
 8000fa2:	490c      	ldr	r1, [pc, #48]	; (8000fd4 <getHeroCol+0x40>)
 8000fa4:	009a      	lsls	r2, r3, #2
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4413      	add	r3, r2
 8000faa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d101      	bne.n	8000fb6 <getHeroCol+0x22>
			return c;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	e007      	b.n	8000fc6 <getHeroCol+0x32>
	for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2b03      	cmp	r3, #3
 8000fc0:	ddee      	ble.n	8000fa0 <getHeroCol+0xc>
	}
	return -1;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	20000028 	.word	0x20000028

08000fd8 <getHeroRow>:

int getHeroRow() {
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
	return HERO_ROW;
 8000fdc:	2313      	movs	r3, #19
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <findFirstRowOfEnemies>:

	clearAt(HERO_ROW, currentCol);
	lcdMat[HERO_ROW][leftCol ] = CT_HERO;
}

int findFirstRowOfEnemies() {
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	e016      	b.n	8001022 <findFirstRowOfEnemies+0x3a>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	603b      	str	r3, [r7, #0]
 8000ff8:	e00d      	b.n	8001016 <findFirstRowOfEnemies+0x2e>
			if(lcdMat[r][c] == CT_ENEMY)
 8000ffa:	490f      	ldr	r1, [pc, #60]	; (8001038 <findFirstRowOfEnemies+0x50>)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	009a      	lsls	r2, r3, #2
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	4413      	add	r3, r2
 8001004:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001008:	2b02      	cmp	r3, #2
 800100a:	d101      	bne.n	8001010 <findFirstRowOfEnemies+0x28>
				return r;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	e00d      	b.n	800102c <findFirstRowOfEnemies+0x44>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	3301      	adds	r3, #1
 8001014:	603b      	str	r3, [r7, #0]
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	2b03      	cmp	r3, #3
 800101a:	ddee      	ble.n	8000ffa <findFirstRowOfEnemies+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3301      	adds	r3, #1
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2b13      	cmp	r3, #19
 8001026:	dde5      	ble.n	8000ff4 <findFirstRowOfEnemies+0xc>
		}
	}
	return UNDEFINED;
 8001028:	f04f 33ff 	mov.w	r3, #4294967295
}
 800102c:	4618      	mov	r0, r3
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	20000028 	.word	0x20000028

0800103c <findLastRowOfEnemies>:

int findLastRowOfEnemies() {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
	for(int r = VERTICAL_LCD_ROWS; r >= 0; r--) {
 8001042:	2314      	movs	r3, #20
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	e016      	b.n	8001076 <findLastRowOfEnemies+0x3a>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001048:	2300      	movs	r3, #0
 800104a:	603b      	str	r3, [r7, #0]
 800104c:	e00d      	b.n	800106a <findLastRowOfEnemies+0x2e>
			if(lcdMat[r][c] == CT_ENEMY)
 800104e:	490f      	ldr	r1, [pc, #60]	; (800108c <findLastRowOfEnemies+0x50>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	009a      	lsls	r2, r3, #2
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	4413      	add	r3, r2
 8001058:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800105c:	2b02      	cmp	r3, #2
 800105e:	d101      	bne.n	8001064 <findLastRowOfEnemies+0x28>
				return r;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	e00d      	b.n	8001080 <findLastRowOfEnemies+0x44>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	3301      	adds	r3, #1
 8001068:	603b      	str	r3, [r7, #0]
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	2b03      	cmp	r3, #3
 800106e:	ddee      	ble.n	800104e <findLastRowOfEnemies+0x12>
	for(int r = VERTICAL_LCD_ROWS; r >= 0; r--) {
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3b01      	subs	r3, #1
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b00      	cmp	r3, #0
 800107a:	dae5      	bge.n	8001048 <findLastRowOfEnemies+0xc>
		}
	}
	return UNDEFINED;
 800107c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001080:	4618      	mov	r0, r3
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	20000028 	.word	0x20000028

08001090 <findRandomEnemyCol>:

int findRandomEnemyCol(int row) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	int index = (rand() % 4);
 8001098:	f006 fc52 	bl	8007940 <rand>
 800109c:	4603      	mov	r3, r0
 800109e:	425a      	negs	r2, r3
 80010a0:	f003 0303 	and.w	r3, r3, #3
 80010a4:	f002 0203 	and.w	r2, r2, #3
 80010a8:	bf58      	it	pl
 80010aa:	4253      	negpl	r3, r2
 80010ac:	60fb      	str	r3, [r7, #12]
	if(lcdMat[row][index] == CT_ENEMY)
 80010ae:	4908      	ldr	r1, [pc, #32]	; (80010d0 <findRandomEnemyCol+0x40>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	009a      	lsls	r2, r3, #2
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	4413      	add	r3, r2
 80010b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d101      	bne.n	80010c4 <findRandomEnemyCol+0x34>
		return index;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	e001      	b.n	80010c8 <findRandomEnemyCol+0x38>
	return UNDEFINED;
 80010c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000028 	.word	0x20000028

080010d4 <moveDown>:

void moveDown(int row, int col) {
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
	int pawn = lcdMat[row][col];
 80010de:	490f      	ldr	r1, [pc, #60]	; (800111c <moveDown+0x48>)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	009a      	lsls	r2, r3, #2
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	4413      	add	r3, r2
 80010e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010ec:	60fb      	str	r3, [r7, #12]
	lcdMat[row + 1][col] = pawn;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	3301      	adds	r3, #1
 80010f2:	490a      	ldr	r1, [pc, #40]	; (800111c <moveDown+0x48>)
 80010f4:	009a      	lsls	r2, r3, #2
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	4413      	add	r3, r2
 80010fa:	68fa      	ldr	r2, [r7, #12]
 80010fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	lcdMat[row][col] = CT_SPACE;
 8001100:	4906      	ldr	r1, [pc, #24]	; (800111c <moveDown+0x48>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	009a      	lsls	r2, r3, #2
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	4413      	add	r3, r2
 800110a:	2200      	movs	r2, #0
 800110c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001110:	bf00      	nop
 8001112:	3714      	adds	r7, #20
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	20000028 	.word	0x20000028

08001120 <moveEnemiesDown>:

int isFinished() {
	return getWinner() != GS_NOT_FINISHED;
}

void moveEnemiesDown() {
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
	int startRow = findFirstRowOfEnemies();
 8001126:	f7ff ff5f 	bl	8000fe8 <findFirstRowOfEnemies>
 800112a:	6078      	str	r0, [r7, #4]
	int endRow = findLastRowOfEnemies();
 800112c:	f7ff ff86 	bl	800103c <findLastRowOfEnemies>
 8001130:	6038      	str	r0, [r7, #0]

	for(int r = endRow; r >= startRow; r--) {
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	e018      	b.n	800116a <moveEnemiesDown+0x4a>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001138:	2300      	movs	r3, #0
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	e00f      	b.n	800115e <moveEnemiesDown+0x3e>
			if(lcdMat[r][c] == CT_ENEMY)
 800113e:	490f      	ldr	r1, [pc, #60]	; (800117c <moveEnemiesDown+0x5c>)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	009a      	lsls	r2, r3, #2
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	4413      	add	r3, r2
 8001148:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800114c:	2b02      	cmp	r3, #2
 800114e:	d103      	bne.n	8001158 <moveEnemiesDown+0x38>
				moveDown(r, c);
 8001150:	68b9      	ldr	r1, [r7, #8]
 8001152:	68f8      	ldr	r0, [r7, #12]
 8001154:	f7ff ffbe 	bl	80010d4 <moveDown>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	3301      	adds	r3, #1
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	2b03      	cmp	r3, #3
 8001162:	ddec      	ble.n	800113e <moveEnemiesDown+0x1e>
	for(int r = endRow; r >= startRow; r--) {
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	3b01      	subs	r3, #1
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	429a      	cmp	r2, r3
 8001170:	dae2      	bge.n	8001138 <moveEnemiesDown+0x18>
		}
	}
}
 8001172:	bf00      	nop
 8001174:	bf00      	nop
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000028 	.word	0x20000028

08001180 <isEnemy>:

int isEnemy(int row, int col) {
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
	return lcdMat[row][col] == CT_ENEMY;
 800118a:	4909      	ldr	r1, [pc, #36]	; (80011b0 <isEnemy+0x30>)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	009a      	lsls	r2, r3, #2
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	4413      	add	r3, r2
 8001194:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001198:	2b02      	cmp	r3, #2
 800119a:	bf0c      	ite	eq
 800119c:	2301      	moveq	r3, #1
 800119e:	2300      	movne	r3, #0
 80011a0:	b2db      	uxtb	r3, r3
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	20000028 	.word	0x20000028

080011b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	srand(time(NULL));
 80011b8:	2000      	movs	r0, #0
 80011ba:	f006 fcbf 	bl	8007b3c <time>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	4613      	mov	r3, r2
 80011c4:	4618      	mov	r0, r3
 80011c6:	f006 fb8d 	bl	80078e4 <srand>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ca:	f000 fcb9 	bl	8001b40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ce:	f000 f84f 	bl	8001270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d2:	f000 f94f 	bl	8001474 <MX_GPIO_Init>
  MX_I2C1_Init();
 80011d6:	f000 f8ad 	bl	8001334 <MX_I2C1_Init>
  MX_SPI1_Init();
 80011da:	f000 f8eb 	bl	80013b4 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 80011de:	f000 f927 	bl	8001430 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80011e2:	f003 f801 	bl	80041e8 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  lcdMutexHandle = osMutexNew(&lcdMutex_attributes);
 80011e6:	4814      	ldr	r0, [pc, #80]	; (8001238 <main+0x84>)
 80011e8:	f003 f93e 	bl	8004468 <osMutexNew>
 80011ec:	4603      	mov	r3, r0
 80011ee:	4a13      	ldr	r2, [pc, #76]	; (800123c <main+0x88>)
 80011f0:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of updateLcdTask */
  updateLcdTaskHandle = osThreadNew(StartUpdateLcdTask, NULL, &updateLcdTask_attributes);
 80011f2:	4a13      	ldr	r2, [pc, #76]	; (8001240 <main+0x8c>)
 80011f4:	2100      	movs	r1, #0
 80011f6:	4813      	ldr	r0, [pc, #76]	; (8001244 <main+0x90>)
 80011f8:	f003 f85e 	bl	80042b8 <osThreadNew>
 80011fc:	4603      	mov	r3, r0
 80011fe:	4a12      	ldr	r2, [pc, #72]	; (8001248 <main+0x94>)
 8001200:	6013      	str	r3, [r2, #0]

  /* creation of updateBulletsTa */
  updateBulletsTaHandle = osThreadNew(StartUpdateBulletsTask, NULL, &updateBulletsTa_attributes);
 8001202:	4a12      	ldr	r2, [pc, #72]	; (800124c <main+0x98>)
 8001204:	2100      	movs	r1, #0
 8001206:	4812      	ldr	r0, [pc, #72]	; (8001250 <main+0x9c>)
 8001208:	f003 f856 	bl	80042b8 <osThreadNew>
 800120c:	4603      	mov	r3, r0
 800120e:	4a11      	ldr	r2, [pc, #68]	; (8001254 <main+0xa0>)
 8001210:	6013      	str	r3, [r2, #0]

  /* creation of enemyShootTask */
  enemyShootTaskHandle = osThreadNew(StartEnemyShootTask, NULL, &enemyShootTask_attributes);
 8001212:	4a11      	ldr	r2, [pc, #68]	; (8001258 <main+0xa4>)
 8001214:	2100      	movs	r1, #0
 8001216:	4811      	ldr	r0, [pc, #68]	; (800125c <main+0xa8>)
 8001218:	f003 f84e 	bl	80042b8 <osThreadNew>
 800121c:	4603      	mov	r3, r0
 800121e:	4a10      	ldr	r2, [pc, #64]	; (8001260 <main+0xac>)
 8001220:	6013      	str	r3, [r2, #0]

  /* creation of moveDownEnemies */
  moveDownEnemiesHandle = osThreadNew(StartMoveDownEnemiesTask, NULL, &moveDownEnemies_attributes);
 8001222:	4a10      	ldr	r2, [pc, #64]	; (8001264 <main+0xb0>)
 8001224:	2100      	movs	r1, #0
 8001226:	4810      	ldr	r0, [pc, #64]	; (8001268 <main+0xb4>)
 8001228:	f003 f846 	bl	80042b8 <osThreadNew>
 800122c:	4603      	mov	r3, r0
 800122e:	4a0f      	ldr	r2, [pc, #60]	; (800126c <main+0xb8>)
 8001230:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001232:	f003 f80d 	bl	8004250 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001236:	e7fe      	b.n	8001236 <main+0x82>
 8001238:	080088e8 	.word	0x080088e8
 800123c:	20001d84 	.word	0x20001d84
 8001240:	08008858 	.word	0x08008858
 8001244:	0800159d 	.word	0x0800159d
 8001248:	20001d80 	.word	0x20001d80
 800124c:	0800887c 	.word	0x0800887c
 8001250:	080015b5 	.word	0x080015b5
 8001254:	20001dd8 	.word	0x20001dd8
 8001258:	080088a0 	.word	0x080088a0
 800125c:	080015df 	.word	0x080015df
 8001260:	20001ddc 	.word	0x20001ddc
 8001264:	080088c4 	.word	0x080088c4
 8001268:	08001623 	.word	0x08001623
 800126c:	20001d88 	.word	0x20001d88

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b09e      	sub	sp, #120	; 0x78
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800127a:	2228      	movs	r2, #40	; 0x28
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f006 facd 	bl	800781e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001294:	463b      	mov	r3, r7
 8001296:	223c      	movs	r2, #60	; 0x3c
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f006 fabf 	bl	800781e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80012a0:	2303      	movs	r3, #3
 80012a2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012a8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ae:	2301      	movs	r3, #1
 80012b0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012b2:	2310      	movs	r3, #16
 80012b4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b6:	2302      	movs	r3, #2
 80012b8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012be:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80012c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012c4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80012ca:	4618      	mov	r0, r3
 80012cc:	f001 f8e6 	bl	800249c <HAL_RCC_OscConfig>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80012d6:	f000 f9c3 	bl	8001660 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012da:	230f      	movs	r3, #15
 80012dc:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012de:	2302      	movs	r3, #2
 80012e0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e2:	2300      	movs	r3, #0
 80012e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ec:	2300      	movs	r3, #0
 80012ee:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80012f4:	2101      	movs	r1, #1
 80012f6:	4618      	mov	r0, r3
 80012f8:	f001 ffd8 	bl	80032ac <HAL_RCC_ClockConfig>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001302:	f000 f9ad 	bl	8001660 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <SystemClock_Config+0xc0>)
 8001308:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800130a:	2300      	movs	r3, #0
 800130c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 800130e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001312:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001314:	463b      	mov	r3, r7
 8001316:	4618      	mov	r0, r3
 8001318:	f002 fa0e 	bl	8003738 <HAL_RCCEx_PeriphCLKConfig>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001322:	f000 f99d 	bl	8001660 <Error_Handler>
  }
}
 8001326:	bf00      	nop
 8001328:	3778      	adds	r7, #120	; 0x78
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	00020020 	.word	0x00020020

08001334 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001338:	4b1b      	ldr	r3, [pc, #108]	; (80013a8 <MX_I2C1_Init+0x74>)
 800133a:	4a1c      	ldr	r2, [pc, #112]	; (80013ac <MX_I2C1_Init+0x78>)
 800133c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800133e:	4b1a      	ldr	r3, [pc, #104]	; (80013a8 <MX_I2C1_Init+0x74>)
 8001340:	4a1b      	ldr	r2, [pc, #108]	; (80013b0 <MX_I2C1_Init+0x7c>)
 8001342:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001344:	4b18      	ldr	r3, [pc, #96]	; (80013a8 <MX_I2C1_Init+0x74>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800134a:	4b17      	ldr	r3, [pc, #92]	; (80013a8 <MX_I2C1_Init+0x74>)
 800134c:	2201      	movs	r2, #1
 800134e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001350:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <MX_I2C1_Init+0x74>)
 8001352:	2200      	movs	r2, #0
 8001354:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001356:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <MX_I2C1_Init+0x74>)
 8001358:	2200      	movs	r2, #0
 800135a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800135c:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <MX_I2C1_Init+0x74>)
 800135e:	2200      	movs	r2, #0
 8001360:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001362:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <MX_I2C1_Init+0x74>)
 8001364:	2200      	movs	r2, #0
 8001366:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001368:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <MX_I2C1_Init+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800136e:	480e      	ldr	r0, [pc, #56]	; (80013a8 <MX_I2C1_Init+0x74>)
 8001370:	f000 fe90 	bl	8002094 <HAL_I2C_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800137a:	f000 f971 	bl	8001660 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800137e:	2100      	movs	r1, #0
 8001380:	4809      	ldr	r0, [pc, #36]	; (80013a8 <MX_I2C1_Init+0x74>)
 8001382:	f000 ff16 	bl	80021b2 <HAL_I2CEx_ConfigAnalogFilter>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800138c:	f000 f968 	bl	8001660 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001390:	2100      	movs	r1, #0
 8001392:	4805      	ldr	r0, [pc, #20]	; (80013a8 <MX_I2C1_Init+0x74>)
 8001394:	f000 ff58 	bl	8002248 <HAL_I2CEx_ConfigDigitalFilter>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800139e:	f000 f95f 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20001d8c 	.word	0x20001d8c
 80013ac:	40005400 	.word	0x40005400
 80013b0:	2000090e 	.word	0x2000090e

080013b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013b8:	4b1b      	ldr	r3, [pc, #108]	; (8001428 <MX_SPI1_Init+0x74>)
 80013ba:	4a1c      	ldr	r2, [pc, #112]	; (800142c <MX_SPI1_Init+0x78>)
 80013bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013be:	4b1a      	ldr	r3, [pc, #104]	; (8001428 <MX_SPI1_Init+0x74>)
 80013c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013c6:	4b18      	ldr	r3, [pc, #96]	; (8001428 <MX_SPI1_Init+0x74>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80013cc:	4b16      	ldr	r3, [pc, #88]	; (8001428 <MX_SPI1_Init+0x74>)
 80013ce:	f44f 7240 	mov.w	r2, #768	; 0x300
 80013d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013d4:	4b14      	ldr	r3, [pc, #80]	; (8001428 <MX_SPI1_Init+0x74>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013da:	4b13      	ldr	r3, [pc, #76]	; (8001428 <MX_SPI1_Init+0x74>)
 80013dc:	2200      	movs	r2, #0
 80013de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013e0:	4b11      	ldr	r3, [pc, #68]	; (8001428 <MX_SPI1_Init+0x74>)
 80013e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <MX_SPI1_Init+0x74>)
 80013ea:	2208      	movs	r2, #8
 80013ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	; (8001428 <MX_SPI1_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013f4:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <MX_SPI1_Init+0x74>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013fa:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <MX_SPI1_Init+0x74>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001400:	4b09      	ldr	r3, [pc, #36]	; (8001428 <MX_SPI1_Init+0x74>)
 8001402:	2207      	movs	r2, #7
 8001404:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001406:	4b08      	ldr	r3, [pc, #32]	; (8001428 <MX_SPI1_Init+0x74>)
 8001408:	2200      	movs	r2, #0
 800140a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800140c:	4b06      	ldr	r3, [pc, #24]	; (8001428 <MX_SPI1_Init+0x74>)
 800140e:	2208      	movs	r2, #8
 8001410:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001412:	4805      	ldr	r0, [pc, #20]	; (8001428 <MX_SPI1_Init+0x74>)
 8001414:	f002 fb40 	bl	8003a98 <HAL_SPI_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800141e:	f000 f91f 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20001de0 	.word	0x20001de0
 800142c:	40013000 	.word	0x40013000

08001430 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001434:	4b0d      	ldr	r3, [pc, #52]	; (800146c <MX_USB_PCD_Init+0x3c>)
 8001436:	4a0e      	ldr	r2, [pc, #56]	; (8001470 <MX_USB_PCD_Init+0x40>)
 8001438:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800143a:	4b0c      	ldr	r3, [pc, #48]	; (800146c <MX_USB_PCD_Init+0x3c>)
 800143c:	2208      	movs	r2, #8
 800143e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001440:	4b0a      	ldr	r3, [pc, #40]	; (800146c <MX_USB_PCD_Init+0x3c>)
 8001442:	2202      	movs	r2, #2
 8001444:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001446:	4b09      	ldr	r3, [pc, #36]	; (800146c <MX_USB_PCD_Init+0x3c>)
 8001448:	2202      	movs	r2, #2
 800144a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800144c:	4b07      	ldr	r3, [pc, #28]	; (800146c <MX_USB_PCD_Init+0x3c>)
 800144e:	2200      	movs	r2, #0
 8001450:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <MX_USB_PCD_Init+0x3c>)
 8001454:	2200      	movs	r2, #0
 8001456:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001458:	4804      	ldr	r0, [pc, #16]	; (800146c <MX_USB_PCD_Init+0x3c>)
 800145a:	f000 ff41 	bl	80022e0 <HAL_PCD_Init>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001464:	f000 f8fc 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20001e44 	.word	0x20001e44
 8001470:	40005c00 	.word	0x40005c00

08001474 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b08a      	sub	sp, #40	; 0x28
 8001478:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147a:	f107 0314 	add.w	r3, r7, #20
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	609a      	str	r2, [r3, #8]
 8001486:	60da      	str	r2, [r3, #12]
 8001488:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800148a:	4b42      	ldr	r3, [pc, #264]	; (8001594 <MX_GPIO_Init+0x120>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	4a41      	ldr	r2, [pc, #260]	; (8001594 <MX_GPIO_Init+0x120>)
 8001490:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001494:	6153      	str	r3, [r2, #20]
 8001496:	4b3f      	ldr	r3, [pc, #252]	; (8001594 <MX_GPIO_Init+0x120>)
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800149e:	613b      	str	r3, [r7, #16]
 80014a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a2:	4b3c      	ldr	r3, [pc, #240]	; (8001594 <MX_GPIO_Init+0x120>)
 80014a4:	695b      	ldr	r3, [r3, #20]
 80014a6:	4a3b      	ldr	r2, [pc, #236]	; (8001594 <MX_GPIO_Init+0x120>)
 80014a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80014ac:	6153      	str	r3, [r2, #20]
 80014ae:	4b39      	ldr	r3, [pc, #228]	; (8001594 <MX_GPIO_Init+0x120>)
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ba:	4b36      	ldr	r3, [pc, #216]	; (8001594 <MX_GPIO_Init+0x120>)
 80014bc:	695b      	ldr	r3, [r3, #20]
 80014be:	4a35      	ldr	r2, [pc, #212]	; (8001594 <MX_GPIO_Init+0x120>)
 80014c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014c4:	6153      	str	r3, [r2, #20]
 80014c6:	4b33      	ldr	r3, [pc, #204]	; (8001594 <MX_GPIO_Init+0x120>)
 80014c8:	695b      	ldr	r3, [r3, #20]
 80014ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d2:	4b30      	ldr	r3, [pc, #192]	; (8001594 <MX_GPIO_Init+0x120>)
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	4a2f      	ldr	r2, [pc, #188]	; (8001594 <MX_GPIO_Init+0x120>)
 80014d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014dc:	6153      	str	r3, [r2, #20]
 80014de:	4b2d      	ldr	r3, [pc, #180]	; (8001594 <MX_GPIO_Init+0x120>)
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	607b      	str	r3, [r7, #4]
 80014e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ea:	4b2a      	ldr	r3, [pc, #168]	; (8001594 <MX_GPIO_Init+0x120>)
 80014ec:	695b      	ldr	r3, [r3, #20]
 80014ee:	4a29      	ldr	r2, [pc, #164]	; (8001594 <MX_GPIO_Init+0x120>)
 80014f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014f4:	6153      	str	r3, [r2, #20]
 80014f6:	4b27      	ldr	r3, [pc, #156]	; (8001594 <MX_GPIO_Init+0x120>)
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80014fe:	603b      	str	r3, [r7, #0]
 8001500:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001502:	2200      	movs	r2, #0
 8001504:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001508:	4823      	ldr	r0, [pc, #140]	; (8001598 <MX_GPIO_Init+0x124>)
 800150a:	f000 fdab 	bl	8002064 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	2106      	movs	r1, #6
 8001512:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001516:	f000 fda5 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800151a:	f64f 7308 	movw	r3, #65288	; 0xff08
 800151e:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001520:	2301      	movs	r3, #1
 8001522:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001528:	2300      	movs	r3, #0
 800152a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	4619      	mov	r1, r3
 8001532:	4819      	ldr	r0, [pc, #100]	; (8001598 <MX_GPIO_Init+0x124>)
 8001534:	f000 fc1c 	bl	8001d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin;
 8001538:	2331      	movs	r3, #49	; 0x31
 800153a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800153c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001540:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001546:	f107 0314 	add.w	r3, r7, #20
 800154a:	4619      	mov	r1, r3
 800154c:	4812      	ldr	r0, [pc, #72]	; (8001598 <MX_GPIO_Init+0x124>)
 800154e:	f000 fc0f 	bl	8001d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001552:	2301      	movs	r3, #1
 8001554:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001556:	2300      	movs	r3, #0
 8001558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800155e:	f107 0314 	add.w	r3, r7, #20
 8001562:	4619      	mov	r1, r3
 8001564:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001568:	f000 fc02 	bl	8001d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800156c:	2306      	movs	r3, #6
 800156e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001570:	2301      	movs	r3, #1
 8001572:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	4619      	mov	r1, r3
 8001582:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001586:	f000 fbf3 	bl	8001d70 <HAL_GPIO_Init>

}
 800158a:	bf00      	nop
 800158c:	3728      	adds	r7, #40	; 0x28
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40021000 	.word	0x40021000
 8001598:	48001000 	.word	0x48001000

0800159c <StartUpdateLcdTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUpdateLcdTask */
void StartUpdateLcdTask(void *argument)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	initLcd();
 80015a4:	f7ff fc32 	bl	8000e0c <initLcd>

  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 80015a8:	2064      	movs	r0, #100	; 0x64
 80015aa:	f002 ff2f 	bl	800440c <osDelay>
	updateLcd();
 80015ae:	f7ff fc75 	bl	8000e9c <updateLcd>
    osDelay(100);
 80015b2:	e7f9      	b.n	80015a8 <StartUpdateLcdTask+0xc>

080015b4 <StartUpdateBulletsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUpdateBulletsTask */
void StartUpdateBulletsTask(void *argument)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUpdateBulletsTask */

  /* Infinite loop */
  for(;;) {
    osDelay(1000);
 80015bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015c0:	f002 ff24 	bl	800440c <osDelay>
    moveAllBullets();
 80015c4:	f7ff fb00 	bl	8000bc8 <moveAllBullets>

    handleHittingHero();
 80015c8:	f7ff fb73 	bl	8000cb2 <handleHittingHero>
	if(getHeroLevelHealth() == 0) { // If hero kooshte shod
 80015cc:	f7ff fba8 	bl	8000d20 <getHeroLevelHealth>
		// TODO
	}

    handleHittingEnemy();
 80015d0:	f7ff fb42 	bl	8000c58 <handleHittingEnemy>
	if(getKilledEnemyCountToWin() == 0) {
 80015d4:	f7ff fbb0 	bl	8000d38 <getKilledEnemyCountToWin>
		// TODO
	}

	updateAllBulletsOnMatrix();
 80015d8:	f7ff fb0e 	bl	8000bf8 <updateAllBulletsOnMatrix>
    osDelay(1000);
 80015dc:	e7ee      	b.n	80015bc <StartUpdateBulletsTask+0x8>

080015de <StartEnemyShootTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEnemyShootTask */
void StartEnemyShootTask(void *argument)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b084      	sub	sp, #16
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEnemyShootTask */
  /* Infinite loop */
  for(;;) {
	osDelay(5000);
 80015e6:	f241 3088 	movw	r0, #5000	; 0x1388
 80015ea:	f002 ff0f 	bl	800440c <osDelay>
    if(rand() % 8 == 0) {
 80015ee:	f006 f9a7 	bl	8007940 <rand>
 80015f2:	4603      	mov	r3, r0
 80015f4:	f003 0307 	and.w	r3, r3, #7
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d1f4      	bne.n	80015e6 <StartEnemyShootTask+0x8>
    	int lastRow = findLastRowOfEnemies();
 80015fc:	f7ff fd1e 	bl	800103c <findLastRowOfEnemies>
 8001600:	60f8      	str	r0, [r7, #12]
    	int col = findRandomEnemyCol(lastRow);
 8001602:	68f8      	ldr	r0, [r7, #12]
 8001604:	f7ff fd44 	bl	8001090 <findRandomEnemyCol>
 8001608:	60b8      	str	r0, [r7, #8]
    	if(col != UNDEFINED) {
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001610:	d0e9      	beq.n	80015e6 <StartEnemyShootTask+0x8>
    		shoot(lastRow + 1, 1, DOWN);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	3301      	adds	r3, #1
 8001616:	2201      	movs	r2, #1
 8001618:	2101      	movs	r1, #1
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff f9d8 	bl	80009d0 <shoot>
	osDelay(5000);
 8001620:	e7e1      	b.n	80015e6 <StartEnemyShootTask+0x8>

08001622 <StartMoveDownEnemiesTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMoveDownEnemiesTask */
void StartMoveDownEnemiesTask(void *argument)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMoveDownEnemiesTask */
  /* Infinite loop */
  for(;;) {
    osDelay(getMoveEnemiesDownInterval());
 800162a:	f7ff fb6d 	bl	8000d08 <getMoveEnemiesDownInterval>
 800162e:	4603      	mov	r3, r0
 8001630:	4618      	mov	r0, r3
 8001632:	f002 feeb 	bl	800440c <osDelay>
    moveEnemiesDown();
 8001636:	f7ff fd73 	bl	8001120 <moveEnemiesDown>
    osDelay(getMoveEnemiesDownInterval());
 800163a:	e7f6      	b.n	800162a <StartMoveDownEnemiesTask+0x8>

0800163c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a04      	ldr	r2, [pc, #16]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d101      	bne.n	8001652 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800164e:	f000 fa8d 	bl	8001b6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40012c00 	.word	0x40012c00

08001660 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001664:	b672      	cpsid	i
}
 8001666:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001668:	e7fe      	b.n	8001668 <Error_Handler+0x8>
	...

0800166c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <HAL_MspInit+0x4c>)
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	4a10      	ldr	r2, [pc, #64]	; (80016b8 <HAL_MspInit+0x4c>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6193      	str	r3, [r2, #24]
 800167e:	4b0e      	ldr	r3, [pc, #56]	; (80016b8 <HAL_MspInit+0x4c>)
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	607b      	str	r3, [r7, #4]
 8001688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800168a:	4b0b      	ldr	r3, [pc, #44]	; (80016b8 <HAL_MspInit+0x4c>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	4a0a      	ldr	r2, [pc, #40]	; (80016b8 <HAL_MspInit+0x4c>)
 8001690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001694:	61d3      	str	r3, [r2, #28]
 8001696:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <HAL_MspInit+0x4c>)
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169e:	603b      	str	r3, [r7, #0]
 80016a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	210f      	movs	r1, #15
 80016a6:	f06f 0001 	mvn.w	r0, #1
 80016aa:	f000 fb37 	bl	8001d1c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40021000 	.word	0x40021000

080016bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	; 0x28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a17      	ldr	r2, [pc, #92]	; (8001738 <HAL_I2C_MspInit+0x7c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d127      	bne.n	800172e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016de:	4b17      	ldr	r3, [pc, #92]	; (800173c <HAL_I2C_MspInit+0x80>)
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	4a16      	ldr	r2, [pc, #88]	; (800173c <HAL_I2C_MspInit+0x80>)
 80016e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016e8:	6153      	str	r3, [r2, #20]
 80016ea:	4b14      	ldr	r3, [pc, #80]	; (800173c <HAL_I2C_MspInit+0x80>)
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80016f6:	23c0      	movs	r3, #192	; 0xc0
 80016f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016fa:	2312      	movs	r3, #18
 80016fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016fe:	2301      	movs	r3, #1
 8001700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001702:	2303      	movs	r3, #3
 8001704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001706:	2304      	movs	r3, #4
 8001708:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	480b      	ldr	r0, [pc, #44]	; (8001740 <HAL_I2C_MspInit+0x84>)
 8001712:	f000 fb2d 	bl	8001d70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001716:	4b09      	ldr	r3, [pc, #36]	; (800173c <HAL_I2C_MspInit+0x80>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4a08      	ldr	r2, [pc, #32]	; (800173c <HAL_I2C_MspInit+0x80>)
 800171c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001720:	61d3      	str	r3, [r2, #28]
 8001722:	4b06      	ldr	r3, [pc, #24]	; (800173c <HAL_I2C_MspInit+0x80>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800172e:	bf00      	nop
 8001730:	3728      	adds	r7, #40	; 0x28
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40005400 	.word	0x40005400
 800173c:	40021000 	.word	0x40021000
 8001740:	48000400 	.word	0x48000400

08001744 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a17      	ldr	r2, [pc, #92]	; (80017c0 <HAL_SPI_MspInit+0x7c>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d128      	bne.n	80017b8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001766:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <HAL_SPI_MspInit+0x80>)
 8001768:	699b      	ldr	r3, [r3, #24]
 800176a:	4a16      	ldr	r2, [pc, #88]	; (80017c4 <HAL_SPI_MspInit+0x80>)
 800176c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001770:	6193      	str	r3, [r2, #24]
 8001772:	4b14      	ldr	r3, [pc, #80]	; (80017c4 <HAL_SPI_MspInit+0x80>)
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800177e:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <HAL_SPI_MspInit+0x80>)
 8001780:	695b      	ldr	r3, [r3, #20]
 8001782:	4a10      	ldr	r2, [pc, #64]	; (80017c4 <HAL_SPI_MspInit+0x80>)
 8001784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001788:	6153      	str	r3, [r2, #20]
 800178a:	4b0e      	ldr	r3, [pc, #56]	; (80017c4 <HAL_SPI_MspInit+0x80>)
 800178c:	695b      	ldr	r3, [r3, #20]
 800178e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001796:	23e0      	movs	r3, #224	; 0xe0
 8001798:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179a:	2302      	movs	r3, #2
 800179c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a2:	2303      	movs	r3, #3
 80017a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017a6:	2305      	movs	r3, #5
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017aa:	f107 0314 	add.w	r3, r7, #20
 80017ae:	4619      	mov	r1, r3
 80017b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017b4:	f000 fadc 	bl	8001d70 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80017b8:	bf00      	nop
 80017ba:	3728      	adds	r7, #40	; 0x28
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40013000 	.word	0x40013000
 80017c4:	40021000 	.word	0x40021000

080017c8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08a      	sub	sp, #40	; 0x28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a18      	ldr	r2, [pc, #96]	; (8001848 <HAL_PCD_MspInit+0x80>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d129      	bne.n	800183e <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	4b18      	ldr	r3, [pc, #96]	; (800184c <HAL_PCD_MspInit+0x84>)
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	4a17      	ldr	r2, [pc, #92]	; (800184c <HAL_PCD_MspInit+0x84>)
 80017f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f4:	6153      	str	r3, [r2, #20]
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <HAL_PCD_MspInit+0x84>)
 80017f8:	695b      	ldr	r3, [r3, #20]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001802:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001810:	2303      	movs	r3, #3
 8001812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001814:	230e      	movs	r3, #14
 8001816:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	4619      	mov	r1, r3
 800181e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001822:	f000 faa5 	bl	8001d70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001826:	4b09      	ldr	r3, [pc, #36]	; (800184c <HAL_PCD_MspInit+0x84>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	4a08      	ldr	r2, [pc, #32]	; (800184c <HAL_PCD_MspInit+0x84>)
 800182c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001830:	61d3      	str	r3, [r2, #28]
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_PCD_MspInit+0x84>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 800183e:	bf00      	nop
 8001840:	3728      	adds	r7, #40	; 0x28
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40005c00 	.word	0x40005c00
 800184c:	40021000 	.word	0x40021000

08001850 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08c      	sub	sp, #48	; 0x30
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001858:	2300      	movs	r3, #0
 800185a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8001860:	2200      	movs	r2, #0
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	2019      	movs	r0, #25
 8001866:	f000 fa59 	bl	8001d1c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800186a:	2019      	movs	r0, #25
 800186c:	f000 fa72 	bl	8001d54 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001870:	4b1e      	ldr	r3, [pc, #120]	; (80018ec <HAL_InitTick+0x9c>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	4a1d      	ldr	r2, [pc, #116]	; (80018ec <HAL_InitTick+0x9c>)
 8001876:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800187a:	6193      	str	r3, [r2, #24]
 800187c:	4b1b      	ldr	r3, [pc, #108]	; (80018ec <HAL_InitTick+0x9c>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001888:	f107 0210 	add.w	r2, r7, #16
 800188c:	f107 0314 	add.w	r3, r7, #20
 8001890:	4611      	mov	r1, r2
 8001892:	4618      	mov	r0, r3
 8001894:	f001 ff1e 	bl	80036d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001898:	f001 fefa 	bl	8003690 <HAL_RCC_GetPCLK2Freq>
 800189c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800189e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a0:	4a13      	ldr	r2, [pc, #76]	; (80018f0 <HAL_InitTick+0xa0>)
 80018a2:	fba2 2303 	umull	r2, r3, r2, r3
 80018a6:	0c9b      	lsrs	r3, r3, #18
 80018a8:	3b01      	subs	r3, #1
 80018aa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80018ac:	4b11      	ldr	r3, [pc, #68]	; (80018f4 <HAL_InitTick+0xa4>)
 80018ae:	4a12      	ldr	r2, [pc, #72]	; (80018f8 <HAL_InitTick+0xa8>)
 80018b0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80018b2:	4b10      	ldr	r3, [pc, #64]	; (80018f4 <HAL_InitTick+0xa4>)
 80018b4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018b8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80018ba:	4a0e      	ldr	r2, [pc, #56]	; (80018f4 <HAL_InitTick+0xa4>)
 80018bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018be:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80018c0:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <HAL_InitTick+0xa4>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c6:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <HAL_InitTick+0xa4>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80018cc:	4809      	ldr	r0, [pc, #36]	; (80018f4 <HAL_InitTick+0xa4>)
 80018ce:	f002 f98e 	bl	8003bee <HAL_TIM_Base_Init>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d104      	bne.n	80018e2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80018d8:	4806      	ldr	r0, [pc, #24]	; (80018f4 <HAL_InitTick+0xa4>)
 80018da:	f002 f9e9 	bl	8003cb0 <HAL_TIM_Base_Start_IT>
 80018de:	4603      	mov	r3, r0
 80018e0:	e000      	b.n	80018e4 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3730      	adds	r7, #48	; 0x30
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40021000 	.word	0x40021000
 80018f0:	431bde83 	.word	0x431bde83
 80018f4:	20002130 	.word	0x20002130
 80018f8:	40012c00 	.word	0x40012c00

080018fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001900:	e7fe      	b.n	8001900 <NMI_Handler+0x4>

08001902 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001906:	e7fe      	b.n	8001906 <HardFault_Handler+0x4>

08001908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800190c:	e7fe      	b.n	800190c <MemManage_Handler+0x4>

0800190e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001912:	e7fe      	b.n	8001912 <BusFault_Handler+0x4>

08001914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001918:	e7fe      	b.n	8001918 <UsageFault_Handler+0x4>

0800191a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800192c:	4802      	ldr	r0, [pc, #8]	; (8001938 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800192e:	f002 fa29 	bl	8003d84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20002130 	.word	0x20002130

0800193c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
	return 1;
 8001940:	2301      	movs	r3, #1
}
 8001942:	4618      	mov	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_kill>:

int _kill(int pid, int sig)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001956:	f005 fe31 	bl	80075bc <__errno>
 800195a:	4603      	mov	r3, r0
 800195c:	2216      	movs	r2, #22
 800195e:	601a      	str	r2, [r3, #0]
	return -1;
 8001960:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001964:	4618      	mov	r0, r3
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <_exit>:

void _exit (int status)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001974:	f04f 31ff 	mov.w	r1, #4294967295
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff ffe7 	bl	800194c <_kill>
	while (1) {}		/* Make sure we hang here */
 800197e:	e7fe      	b.n	800197e <_exit+0x12>

08001980 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	e00a      	b.n	80019a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001992:	f3af 8000 	nop.w
 8001996:	4601      	mov	r1, r0
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	1c5a      	adds	r2, r3, #1
 800199c:	60ba      	str	r2, [r7, #8]
 800199e:	b2ca      	uxtb	r2, r1
 80019a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dbf0      	blt.n	8001992 <_read+0x12>
	}

return len;
 80019b0:	687b      	ldr	r3, [r7, #4]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b086      	sub	sp, #24
 80019be:	af00      	add	r7, sp, #0
 80019c0:	60f8      	str	r0, [r7, #12]
 80019c2:	60b9      	str	r1, [r7, #8]
 80019c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	e009      	b.n	80019e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	60ba      	str	r2, [r7, #8]
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	3301      	adds	r3, #1
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	dbf1      	blt.n	80019cc <_write+0x12>
	}
	return len;
 80019e8:	687b      	ldr	r3, [r7, #4]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_close>:

int _close(int file)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b083      	sub	sp, #12
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
	return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a1a:	605a      	str	r2, [r3, #4]
	return 0;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <_isatty>:

int _isatty(int file)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
	return 1;
 8001a32:	2301      	movs	r3, #1
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
	return 0;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
	...

08001a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a64:	4a14      	ldr	r2, [pc, #80]	; (8001ab8 <_sbrk+0x5c>)
 8001a66:	4b15      	ldr	r3, [pc, #84]	; (8001abc <_sbrk+0x60>)
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a70:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d102      	bne.n	8001a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a78:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <_sbrk+0x64>)
 8001a7a:	4a12      	ldr	r2, [pc, #72]	; (8001ac4 <_sbrk+0x68>)
 8001a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a7e:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d207      	bcs.n	8001a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a8c:	f005 fd96 	bl	80075bc <__errno>
 8001a90:	4603      	mov	r3, r0
 8001a92:	220c      	movs	r2, #12
 8001a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	e009      	b.n	8001ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aa2:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <_sbrk+0x64>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4a05      	ldr	r2, [pc, #20]	; (8001ac0 <_sbrk+0x64>)
 8001aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aae:	68fb      	ldr	r3, [r7, #12]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	2000a000 	.word	0x2000a000
 8001abc:	00000400 	.word	0x00000400
 8001ac0:	20000348 	.word	0x20000348
 8001ac4:	200021d0 	.word	0x200021d0

08001ac8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001acc:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <SystemInit+0x20>)
 8001ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ad2:	4a05      	ldr	r2, [pc, #20]	; (8001ae8 <SystemInit+0x20>)
 8001ad4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ad8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	e000ed00 	.word	0xe000ed00

08001aec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001aec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b24 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001af0:	480d      	ldr	r0, [pc, #52]	; (8001b28 <LoopForever+0x6>)
  ldr r1, =_edata
 8001af2:	490e      	ldr	r1, [pc, #56]	; (8001b2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001af4:	4a0e      	ldr	r2, [pc, #56]	; (8001b30 <LoopForever+0xe>)
  movs r3, #0
 8001af6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001af8:	e002      	b.n	8001b00 <LoopCopyDataInit>

08001afa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001afa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001afc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001afe:	3304      	adds	r3, #4

08001b00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b04:	d3f9      	bcc.n	8001afa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b06:	4a0b      	ldr	r2, [pc, #44]	; (8001b34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b08:	4c0b      	ldr	r4, [pc, #44]	; (8001b38 <LoopForever+0x16>)
  movs r3, #0
 8001b0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b0c:	e001      	b.n	8001b12 <LoopFillZerobss>

08001b0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b10:	3204      	adds	r2, #4

08001b12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b14:	d3fb      	bcc.n	8001b0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b16:	f7ff ffd7 	bl	8001ac8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b1a:	f005 fe4b 	bl	80077b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b1e:	f7ff fb49 	bl	80011b4 <main>

08001b22 <LoopForever>:

LoopForever:
    b LoopForever
 8001b22:	e7fe      	b.n	8001b22 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b24:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001b28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b2c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001b30:	08008a84 	.word	0x08008a84
  ldr r2, =_sbss
 8001b34:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001b38:	200021d0 	.word	0x200021d0

08001b3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b3c:	e7fe      	b.n	8001b3c <ADC1_2_IRQHandler>
	...

08001b40 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b44:	4b08      	ldr	r3, [pc, #32]	; (8001b68 <HAL_Init+0x28>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a07      	ldr	r2, [pc, #28]	; (8001b68 <HAL_Init+0x28>)
 8001b4a:	f043 0310 	orr.w	r3, r3, #16
 8001b4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b50:	2003      	movs	r0, #3
 8001b52:	f000 f8d8 	bl	8001d06 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b56:	200f      	movs	r0, #15
 8001b58:	f7ff fe7a 	bl	8001850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b5c:	f7ff fd86 	bl	800166c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40022000 	.word	0x40022000

08001b6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b70:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <HAL_IncTick+0x20>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	461a      	mov	r2, r3
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <HAL_IncTick+0x24>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	4a04      	ldr	r2, [pc, #16]	; (8001b90 <HAL_IncTick+0x24>)
 8001b7e:	6013      	str	r3, [r2, #0]
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000170 	.word	0x20000170
 8001b90:	2000217c 	.word	0x2000217c

08001b94 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b98:	4b03      	ldr	r3, [pc, #12]	; (8001ba8 <HAL_GetTick+0x14>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	2000217c 	.word	0x2000217c

08001bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bc8:	4013      	ands	r3, r2
 8001bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bde:	4a04      	ldr	r2, [pc, #16]	; (8001bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	60d3      	str	r3, [r2, #12]
}
 8001be4:	bf00      	nop
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bf8:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <__NVIC_GetPriorityGrouping+0x18>)
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	0a1b      	lsrs	r3, r3, #8
 8001bfe:	f003 0307 	and.w	r3, r3, #7
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	db0b      	blt.n	8001c3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	f003 021f 	and.w	r2, r3, #31
 8001c28:	4907      	ldr	r1, [pc, #28]	; (8001c48 <__NVIC_EnableIRQ+0x38>)
 8001c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2e:	095b      	lsrs	r3, r3, #5
 8001c30:	2001      	movs	r0, #1
 8001c32:	fa00 f202 	lsl.w	r2, r0, r2
 8001c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c3a:	bf00      	nop
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000e100 	.word	0xe000e100

08001c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	6039      	str	r1, [r7, #0]
 8001c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	db0a      	blt.n	8001c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	490c      	ldr	r1, [pc, #48]	; (8001c98 <__NVIC_SetPriority+0x4c>)
 8001c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6a:	0112      	lsls	r2, r2, #4
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	440b      	add	r3, r1
 8001c70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c74:	e00a      	b.n	8001c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	4908      	ldr	r1, [pc, #32]	; (8001c9c <__NVIC_SetPriority+0x50>)
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	3b04      	subs	r3, #4
 8001c84:	0112      	lsls	r2, r2, #4
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	440b      	add	r3, r1
 8001c8a:	761a      	strb	r2, [r3, #24]
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	e000e100 	.word	0xe000e100
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b089      	sub	sp, #36	; 0x24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	f1c3 0307 	rsb	r3, r3, #7
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	bf28      	it	cs
 8001cbe:	2304      	movcs	r3, #4
 8001cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	2b06      	cmp	r3, #6
 8001cc8:	d902      	bls.n	8001cd0 <NVIC_EncodePriority+0x30>
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3b03      	subs	r3, #3
 8001cce:	e000      	b.n	8001cd2 <NVIC_EncodePriority+0x32>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf2:	43d9      	mvns	r1, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	4313      	orrs	r3, r2
         );
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3724      	adds	r7, #36	; 0x24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b082      	sub	sp, #8
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f7ff ff4c 	bl	8001bac <__NVIC_SetPriorityGrouping>
}
 8001d14:	bf00      	nop
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
 8001d28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d2e:	f7ff ff61 	bl	8001bf4 <__NVIC_GetPriorityGrouping>
 8001d32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	68b9      	ldr	r1, [r7, #8]
 8001d38:	6978      	ldr	r0, [r7, #20]
 8001d3a:	f7ff ffb1 	bl	8001ca0 <NVIC_EncodePriority>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d44:	4611      	mov	r1, r2
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff ff80 	bl	8001c4c <__NVIC_SetPriority>
}
 8001d4c:	bf00      	nop
 8001d4e:	3718      	adds	r7, #24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff ff54 	bl	8001c10 <__NVIC_EnableIRQ>
}
 8001d68:	bf00      	nop
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b087      	sub	sp, #28
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d7e:	e154      	b.n	800202a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	2101      	movs	r1, #1
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f000 8146 	beq.w	8002024 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f003 0303 	and.w	r3, r3, #3
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d005      	beq.n	8001db0 <HAL_GPIO_Init+0x40>
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f003 0303 	and.w	r3, r3, #3
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d130      	bne.n	8001e12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	2203      	movs	r2, #3
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	68da      	ldr	r2, [r3, #12]
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001de6:	2201      	movs	r2, #1
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43db      	mvns	r3, r3
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4013      	ands	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	091b      	lsrs	r3, r3, #4
 8001dfc:	f003 0201 	and.w	r2, r3, #1
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f003 0303 	and.w	r3, r3, #3
 8001e1a:	2b03      	cmp	r3, #3
 8001e1c:	d017      	beq.n	8001e4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	2203      	movs	r2, #3
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	4013      	ands	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	689a      	ldr	r2, [r3, #8]
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d123      	bne.n	8001ea2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	08da      	lsrs	r2, r3, #3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	3208      	adds	r2, #8
 8001e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	f003 0307 	and.w	r3, r3, #7
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	220f      	movs	r2, #15
 8001e72:	fa02 f303 	lsl.w	r3, r2, r3
 8001e76:	43db      	mvns	r3, r3
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	691a      	ldr	r2, [r3, #16]
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	08da      	lsrs	r2, r3, #3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3208      	adds	r2, #8
 8001e9c:	6939      	ldr	r1, [r7, #16]
 8001e9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	2203      	movs	r2, #3
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f003 0203 	and.w	r2, r3, #3
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 80a0 	beq.w	8002024 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee4:	4b58      	ldr	r3, [pc, #352]	; (8002048 <HAL_GPIO_Init+0x2d8>)
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	4a57      	ldr	r2, [pc, #348]	; (8002048 <HAL_GPIO_Init+0x2d8>)
 8001eea:	f043 0301 	orr.w	r3, r3, #1
 8001eee:	6193      	str	r3, [r2, #24]
 8001ef0:	4b55      	ldr	r3, [pc, #340]	; (8002048 <HAL_GPIO_Init+0x2d8>)
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	60bb      	str	r3, [r7, #8]
 8001efa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001efc:	4a53      	ldr	r2, [pc, #332]	; (800204c <HAL_GPIO_Init+0x2dc>)
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	089b      	lsrs	r3, r3, #2
 8001f02:	3302      	adds	r3, #2
 8001f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f003 0303 	and.w	r3, r3, #3
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	220f      	movs	r2, #15
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f26:	d019      	beq.n	8001f5c <HAL_GPIO_Init+0x1ec>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a49      	ldr	r2, [pc, #292]	; (8002050 <HAL_GPIO_Init+0x2e0>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d013      	beq.n	8001f58 <HAL_GPIO_Init+0x1e8>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a48      	ldr	r2, [pc, #288]	; (8002054 <HAL_GPIO_Init+0x2e4>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d00d      	beq.n	8001f54 <HAL_GPIO_Init+0x1e4>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a47      	ldr	r2, [pc, #284]	; (8002058 <HAL_GPIO_Init+0x2e8>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d007      	beq.n	8001f50 <HAL_GPIO_Init+0x1e0>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a46      	ldr	r2, [pc, #280]	; (800205c <HAL_GPIO_Init+0x2ec>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d101      	bne.n	8001f4c <HAL_GPIO_Init+0x1dc>
 8001f48:	2304      	movs	r3, #4
 8001f4a:	e008      	b.n	8001f5e <HAL_GPIO_Init+0x1ee>
 8001f4c:	2305      	movs	r3, #5
 8001f4e:	e006      	b.n	8001f5e <HAL_GPIO_Init+0x1ee>
 8001f50:	2303      	movs	r3, #3
 8001f52:	e004      	b.n	8001f5e <HAL_GPIO_Init+0x1ee>
 8001f54:	2302      	movs	r3, #2
 8001f56:	e002      	b.n	8001f5e <HAL_GPIO_Init+0x1ee>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e000      	b.n	8001f5e <HAL_GPIO_Init+0x1ee>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	697a      	ldr	r2, [r7, #20]
 8001f60:	f002 0203 	and.w	r2, r2, #3
 8001f64:	0092      	lsls	r2, r2, #2
 8001f66:	4093      	lsls	r3, r2
 8001f68:	693a      	ldr	r2, [r7, #16]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f6e:	4937      	ldr	r1, [pc, #220]	; (800204c <HAL_GPIO_Init+0x2dc>)
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	089b      	lsrs	r3, r3, #2
 8001f74:	3302      	adds	r3, #2
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f7c:	4b38      	ldr	r3, [pc, #224]	; (8002060 <HAL_GPIO_Init+0x2f0>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	43db      	mvns	r3, r3
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d003      	beq.n	8001fa0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fa0:	4a2f      	ldr	r2, [pc, #188]	; (8002060 <HAL_GPIO_Init+0x2f0>)
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001fa6:	4b2e      	ldr	r3, [pc, #184]	; (8002060 <HAL_GPIO_Init+0x2f0>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001fca:	4a25      	ldr	r2, [pc, #148]	; (8002060 <HAL_GPIO_Init+0x2f0>)
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fd0:	4b23      	ldr	r3, [pc, #140]	; (8002060 <HAL_GPIO_Init+0x2f0>)
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d003      	beq.n	8001ff4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ff4:	4a1a      	ldr	r2, [pc, #104]	; (8002060 <HAL_GPIO_Init+0x2f0>)
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ffa:	4b19      	ldr	r3, [pc, #100]	; (8002060 <HAL_GPIO_Init+0x2f0>)
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	43db      	mvns	r3, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4013      	ands	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	4313      	orrs	r3, r2
 800201c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800201e:	4a10      	ldr	r2, [pc, #64]	; (8002060 <HAL_GPIO_Init+0x2f0>)
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	3301      	adds	r3, #1
 8002028:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	fa22 f303 	lsr.w	r3, r2, r3
 8002034:	2b00      	cmp	r3, #0
 8002036:	f47f aea3 	bne.w	8001d80 <HAL_GPIO_Init+0x10>
  }
}
 800203a:	bf00      	nop
 800203c:	bf00      	nop
 800203e:	371c      	adds	r7, #28
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	40021000 	.word	0x40021000
 800204c:	40010000 	.word	0x40010000
 8002050:	48000400 	.word	0x48000400
 8002054:	48000800 	.word	0x48000800
 8002058:	48000c00 	.word	0x48000c00
 800205c:	48001000 	.word	0x48001000
 8002060:	40010400 	.word	0x40010400

08002064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	807b      	strh	r3, [r7, #2]
 8002070:	4613      	mov	r3, r2
 8002072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002074:	787b      	ldrb	r3, [r7, #1]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800207a:	887a      	ldrh	r2, [r7, #2]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002080:	e002      	b.n	8002088 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002082:	887a      	ldrh	r2, [r7, #2]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e081      	b.n	80021aa <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d106      	bne.n	80020c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fafe 	bl	80016bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2224      	movs	r2, #36	; 0x24
 80020c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0201 	bic.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685a      	ldr	r2, [r3, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d107      	bne.n	800210e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	e006      	b.n	800211c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800211a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	2b02      	cmp	r3, #2
 8002122:	d104      	bne.n	800212e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800212c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6812      	ldr	r2, [r2, #0]
 8002138:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800213c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002140:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002150:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	691a      	ldr	r2, [r3, #16]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	69d9      	ldr	r1, [r3, #28]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a1a      	ldr	r2, [r3, #32]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f042 0201 	orr.w	r2, r2, #1
 800218a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2220      	movs	r2, #32
 8002196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
 80021ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	2b20      	cmp	r3, #32
 80021c6:	d138      	bne.n	800223a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d101      	bne.n	80021d6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021d2:	2302      	movs	r3, #2
 80021d4:	e032      	b.n	800223c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2224      	movs	r2, #36	; 0x24
 80021e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f022 0201 	bic.w	r2, r2, #1
 80021f4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002204:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6819      	ldr	r1, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	430a      	orrs	r2, r1
 8002214:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f042 0201 	orr.w	r2, r2, #1
 8002224:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2220      	movs	r2, #32
 800222a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	e000      	b.n	800223c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800223a:	2302      	movs	r3, #2
  }
}
 800223c:	4618      	mov	r0, r3
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002258:	b2db      	uxtb	r3, r3
 800225a:	2b20      	cmp	r3, #32
 800225c:	d139      	bne.n	80022d2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002264:	2b01      	cmp	r3, #1
 8002266:	d101      	bne.n	800226c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002268:	2302      	movs	r3, #2
 800226a:	e033      	b.n	80022d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2224      	movs	r2, #36	; 0x24
 8002278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f022 0201 	bic.w	r2, r2, #1
 800228a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800229a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	021b      	lsls	r3, r3, #8
 80022a0:	68fa      	ldr	r2, [r7, #12]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f042 0201 	orr.w	r2, r2, #1
 80022bc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2220      	movs	r2, #32
 80022c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	e000      	b.n	80022d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022d2:	2302      	movs	r3, #2
  }
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022e2:	b08b      	sub	sp, #44	; 0x2c
 80022e4:	af06      	add	r7, sp, #24
 80022e6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e0d0      	b.n	8002494 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f7ff fa5e 	bl	80017c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2203      	movs	r2, #3
 8002310:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f001 ff29 	bl	8004170 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800231e:	2300      	movs	r3, #0
 8002320:	73fb      	strb	r3, [r7, #15]
 8002322:	e04c      	b.n	80023be <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002324:	7bfb      	ldrb	r3, [r7, #15]
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	1c5a      	adds	r2, r3, #1
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	00db      	lsls	r3, r3, #3
 8002332:	440b      	add	r3, r1
 8002334:	3301      	adds	r3, #1
 8002336:	2201      	movs	r2, #1
 8002338:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800233a:	7bfb      	ldrb	r3, [r7, #15]
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	1c5a      	adds	r2, r3, #1
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	00db      	lsls	r3, r3, #3
 8002348:	440b      	add	r3, r1
 800234a:	7bfa      	ldrb	r2, [r7, #15]
 800234c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800234e:	7bfa      	ldrb	r2, [r7, #15]
 8002350:	7bfb      	ldrb	r3, [r7, #15]
 8002352:	b298      	uxth	r0, r3
 8002354:	6879      	ldr	r1, [r7, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	00db      	lsls	r3, r3, #3
 800235e:	440b      	add	r3, r1
 8002360:	3336      	adds	r3, #54	; 0x36
 8002362:	4602      	mov	r2, r0
 8002364:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	1c5a      	adds	r2, r3, #1
 800236c:	4613      	mov	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	440b      	add	r3, r1
 8002376:	3303      	adds	r3, #3
 8002378:	2200      	movs	r2, #0
 800237a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800237c:	7bfa      	ldrb	r2, [r7, #15]
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	4613      	mov	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4413      	add	r3, r2
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	440b      	add	r3, r1
 800238a:	3338      	adds	r3, #56	; 0x38
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002390:	7bfa      	ldrb	r2, [r7, #15]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4413      	add	r3, r2
 800239a:	00db      	lsls	r3, r3, #3
 800239c:	440b      	add	r3, r1
 800239e:	333c      	adds	r3, #60	; 0x3c
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023a4:	7bfa      	ldrb	r2, [r7, #15]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	440b      	add	r3, r1
 80023b2:	3340      	adds	r3, #64	; 0x40
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023b8:	7bfb      	ldrb	r3, [r7, #15]
 80023ba:	3301      	adds	r3, #1
 80023bc:	73fb      	strb	r3, [r7, #15]
 80023be:	7bfa      	ldrb	r2, [r7, #15]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d3ad      	bcc.n	8002324 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023c8:	2300      	movs	r3, #0
 80023ca:	73fb      	strb	r3, [r7, #15]
 80023cc:	e044      	b.n	8002458 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80023ce:	7bfa      	ldrb	r2, [r7, #15]
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	4613      	mov	r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	4413      	add	r3, r2
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	440b      	add	r3, r1
 80023dc:	f203 1369 	addw	r3, r3, #361	; 0x169
 80023e0:	2200      	movs	r2, #0
 80023e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80023e4:	7bfa      	ldrb	r2, [r7, #15]
 80023e6:	6879      	ldr	r1, [r7, #4]
 80023e8:	4613      	mov	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	440b      	add	r3, r1
 80023f2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80023f6:	7bfa      	ldrb	r2, [r7, #15]
 80023f8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80023fa:	7bfa      	ldrb	r2, [r7, #15]
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	4613      	mov	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	4413      	add	r3, r2
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	440b      	add	r3, r1
 8002408:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800240c:	2200      	movs	r2, #0
 800240e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002410:	7bfa      	ldrb	r2, [r7, #15]
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	4413      	add	r3, r2
 800241a:	00db      	lsls	r3, r3, #3
 800241c:	440b      	add	r3, r1
 800241e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002426:	7bfa      	ldrb	r2, [r7, #15]
 8002428:	6879      	ldr	r1, [r7, #4]
 800242a:	4613      	mov	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4413      	add	r3, r2
 8002430:	00db      	lsls	r3, r3, #3
 8002432:	440b      	add	r3, r1
 8002434:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800243c:	7bfa      	ldrb	r2, [r7, #15]
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	4613      	mov	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	440b      	add	r3, r1
 800244a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002452:	7bfb      	ldrb	r3, [r7, #15]
 8002454:	3301      	adds	r3, #1
 8002456:	73fb      	strb	r3, [r7, #15]
 8002458:	7bfa      	ldrb	r2, [r7, #15]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	429a      	cmp	r2, r3
 8002460:	d3b5      	bcc.n	80023ce <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	603b      	str	r3, [r7, #0]
 8002468:	687e      	ldr	r6, [r7, #4]
 800246a:	466d      	mov	r5, sp
 800246c:	f106 0410 	add.w	r4, r6, #16
 8002470:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002472:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002474:	6823      	ldr	r3, [r4, #0]
 8002476:	602b      	str	r3, [r5, #0]
 8002478:	1d33      	adds	r3, r6, #4
 800247a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800247c:	6838      	ldr	r0, [r7, #0]
 800247e:	f001 fe92 	bl	80041a6 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2201      	movs	r2, #1
 800248e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800249c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	1d3b      	adds	r3, r7, #4
 80024a6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024a8:	1d3b      	adds	r3, r7, #4
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d102      	bne.n	80024b6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	f000 bef4 	b.w	800329e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b6:	1d3b      	adds	r3, r7, #4
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f000 816a 	beq.w	800279a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024c6:	4bb3      	ldr	r3, [pc, #716]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 030c 	and.w	r3, r3, #12
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	d00c      	beq.n	80024ec <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024d2:	4bb0      	ldr	r3, [pc, #704]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d159      	bne.n	8002592 <HAL_RCC_OscConfig+0xf6>
 80024de:	4bad      	ldr	r3, [pc, #692]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024ea:	d152      	bne.n	8002592 <HAL_RCC_OscConfig+0xf6>
 80024ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024f0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80024f8:	fa93 f3a3 	rbit	r3, r3
 80024fc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002500:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002504:	fab3 f383 	clz	r3, r3
 8002508:	b2db      	uxtb	r3, r3
 800250a:	095b      	lsrs	r3, r3, #5
 800250c:	b2db      	uxtb	r3, r3
 800250e:	f043 0301 	orr.w	r3, r3, #1
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b01      	cmp	r3, #1
 8002516:	d102      	bne.n	800251e <HAL_RCC_OscConfig+0x82>
 8002518:	4b9e      	ldr	r3, [pc, #632]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	e015      	b.n	800254a <HAL_RCC_OscConfig+0xae>
 800251e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002522:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002526:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800252a:	fa93 f3a3 	rbit	r3, r3
 800252e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002532:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002536:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800253a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800253e:	fa93 f3a3 	rbit	r3, r3
 8002542:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002546:	4b93      	ldr	r3, [pc, #588]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 8002548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800254e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002552:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002556:	fa92 f2a2 	rbit	r2, r2
 800255a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800255e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002562:	fab2 f282 	clz	r2, r2
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	f042 0220 	orr.w	r2, r2, #32
 800256c:	b2d2      	uxtb	r2, r2
 800256e:	f002 021f 	and.w	r2, r2, #31
 8002572:	2101      	movs	r1, #1
 8002574:	fa01 f202 	lsl.w	r2, r1, r2
 8002578:	4013      	ands	r3, r2
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 810c 	beq.w	8002798 <HAL_RCC_OscConfig+0x2fc>
 8002580:	1d3b      	adds	r3, r7, #4
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	f040 8106 	bne.w	8002798 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	f000 be86 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800259c:	d106      	bne.n	80025ac <HAL_RCC_OscConfig+0x110>
 800259e:	4b7d      	ldr	r3, [pc, #500]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a7c      	ldr	r2, [pc, #496]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	e030      	b.n	800260e <HAL_RCC_OscConfig+0x172>
 80025ac:	1d3b      	adds	r3, r7, #4
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10c      	bne.n	80025d0 <HAL_RCC_OscConfig+0x134>
 80025b6:	4b77      	ldr	r3, [pc, #476]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a76      	ldr	r2, [pc, #472]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	4b74      	ldr	r3, [pc, #464]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a73      	ldr	r2, [pc, #460]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	e01e      	b.n	800260e <HAL_RCC_OscConfig+0x172>
 80025d0:	1d3b      	adds	r3, r7, #4
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025da:	d10c      	bne.n	80025f6 <HAL_RCC_OscConfig+0x15a>
 80025dc:	4b6d      	ldr	r3, [pc, #436]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a6c      	ldr	r2, [pc, #432]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025e6:	6013      	str	r3, [r2, #0]
 80025e8:	4b6a      	ldr	r3, [pc, #424]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a69      	ldr	r2, [pc, #420]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f2:	6013      	str	r3, [r2, #0]
 80025f4:	e00b      	b.n	800260e <HAL_RCC_OscConfig+0x172>
 80025f6:	4b67      	ldr	r3, [pc, #412]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a66      	ldr	r2, [pc, #408]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	4b64      	ldr	r3, [pc, #400]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a63      	ldr	r2, [pc, #396]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 8002608:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800260c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800260e:	4b61      	ldr	r3, [pc, #388]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 8002610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002612:	f023 020f 	bic.w	r2, r3, #15
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	495d      	ldr	r1, [pc, #372]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800261e:	4313      	orrs	r3, r2
 8002620:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002622:	1d3b      	adds	r3, r7, #4
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d059      	beq.n	80026e0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262c:	f7ff fab2 	bl	8001b94 <HAL_GetTick>
 8002630:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002634:	e00a      	b.n	800264c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002636:	f7ff faad 	bl	8001b94 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b64      	cmp	r3, #100	; 0x64
 8002644:	d902      	bls.n	800264c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	f000 be29 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
 800264c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002650:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002654:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002658:	fa93 f3a3 	rbit	r3, r3
 800265c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002660:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002664:	fab3 f383 	clz	r3, r3
 8002668:	b2db      	uxtb	r3, r3
 800266a:	095b      	lsrs	r3, r3, #5
 800266c:	b2db      	uxtb	r3, r3
 800266e:	f043 0301 	orr.w	r3, r3, #1
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b01      	cmp	r3, #1
 8002676:	d102      	bne.n	800267e <HAL_RCC_OscConfig+0x1e2>
 8002678:	4b46      	ldr	r3, [pc, #280]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	e015      	b.n	80026aa <HAL_RCC_OscConfig+0x20e>
 800267e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002682:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002686:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800268a:	fa93 f3a3 	rbit	r3, r3
 800268e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002692:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002696:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800269a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800269e:	fa93 f3a3 	rbit	r3, r3
 80026a2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80026a6:	4b3b      	ldr	r3, [pc, #236]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80026a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026ae:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80026b2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80026b6:	fa92 f2a2 	rbit	r2, r2
 80026ba:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80026be:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80026c2:	fab2 f282 	clz	r2, r2
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	f042 0220 	orr.w	r2, r2, #32
 80026cc:	b2d2      	uxtb	r2, r2
 80026ce:	f002 021f 	and.w	r2, r2, #31
 80026d2:	2101      	movs	r1, #1
 80026d4:	fa01 f202 	lsl.w	r2, r1, r2
 80026d8:	4013      	ands	r3, r2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0ab      	beq.n	8002636 <HAL_RCC_OscConfig+0x19a>
 80026de:	e05c      	b.n	800279a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e0:	f7ff fa58 	bl	8001b94 <HAL_GetTick>
 80026e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026e8:	e00a      	b.n	8002700 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ea:	f7ff fa53 	bl	8001b94 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b64      	cmp	r3, #100	; 0x64
 80026f8:	d902      	bls.n	8002700 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	f000 bdcf 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
 8002700:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002704:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002708:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800270c:	fa93 f3a3 	rbit	r3, r3
 8002710:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002714:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002718:	fab3 f383 	clz	r3, r3
 800271c:	b2db      	uxtb	r3, r3
 800271e:	095b      	lsrs	r3, r3, #5
 8002720:	b2db      	uxtb	r3, r3
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b01      	cmp	r3, #1
 800272a:	d102      	bne.n	8002732 <HAL_RCC_OscConfig+0x296>
 800272c:	4b19      	ldr	r3, [pc, #100]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	e015      	b.n	800275e <HAL_RCC_OscConfig+0x2c2>
 8002732:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002736:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800273e:	fa93 f3a3 	rbit	r3, r3
 8002742:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002746:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800274a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800274e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002752:	fa93 f3a3 	rbit	r3, r3
 8002756:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800275a:	4b0e      	ldr	r3, [pc, #56]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002762:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002766:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800276a:	fa92 f2a2 	rbit	r2, r2
 800276e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002772:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002776:	fab2 f282 	clz	r2, r2
 800277a:	b2d2      	uxtb	r2, r2
 800277c:	f042 0220 	orr.w	r2, r2, #32
 8002780:	b2d2      	uxtb	r2, r2
 8002782:	f002 021f 	and.w	r2, r2, #31
 8002786:	2101      	movs	r1, #1
 8002788:	fa01 f202 	lsl.w	r2, r1, r2
 800278c:	4013      	ands	r3, r2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1ab      	bne.n	80026ea <HAL_RCC_OscConfig+0x24e>
 8002792:	e002      	b.n	800279a <HAL_RCC_OscConfig+0x2fe>
 8002794:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002798:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800279a:	1d3b      	adds	r3, r7, #4
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	f000 816f 	beq.w	8002a88 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027aa:	4bd0      	ldr	r3, [pc, #832]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 030c 	and.w	r3, r3, #12
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00b      	beq.n	80027ce <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027b6:	4bcd      	ldr	r3, [pc, #820]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f003 030c 	and.w	r3, r3, #12
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d16c      	bne.n	800289c <HAL_RCC_OscConfig+0x400>
 80027c2:	4bca      	ldr	r3, [pc, #808]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d166      	bne.n	800289c <HAL_RCC_OscConfig+0x400>
 80027ce:	2302      	movs	r3, #2
 80027d0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80027d8:	fa93 f3a3 	rbit	r3, r3
 80027dc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80027e0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027e4:	fab3 f383 	clz	r3, r3
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	095b      	lsrs	r3, r3, #5
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d102      	bne.n	80027fe <HAL_RCC_OscConfig+0x362>
 80027f8:	4bbc      	ldr	r3, [pc, #752]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	e013      	b.n	8002826 <HAL_RCC_OscConfig+0x38a>
 80027fe:	2302      	movs	r3, #2
 8002800:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002804:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002808:	fa93 f3a3 	rbit	r3, r3
 800280c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002810:	2302      	movs	r3, #2
 8002812:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002816:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800281a:	fa93 f3a3 	rbit	r3, r3
 800281e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002822:	4bb2      	ldr	r3, [pc, #712]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002826:	2202      	movs	r2, #2
 8002828:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800282c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002830:	fa92 f2a2 	rbit	r2, r2
 8002834:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002838:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800283c:	fab2 f282 	clz	r2, r2
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	f042 0220 	orr.w	r2, r2, #32
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	f002 021f 	and.w	r2, r2, #31
 800284c:	2101      	movs	r1, #1
 800284e:	fa01 f202 	lsl.w	r2, r1, r2
 8002852:	4013      	ands	r3, r2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d007      	beq.n	8002868 <HAL_RCC_OscConfig+0x3cc>
 8002858:	1d3b      	adds	r3, r7, #4
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d002      	beq.n	8002868 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	f000 bd1b 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002868:	4ba0      	ldr	r3, [pc, #640]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002870:	1d3b      	adds	r3, r7, #4
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	21f8      	movs	r1, #248	; 0xf8
 8002878:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002880:	fa91 f1a1 	rbit	r1, r1
 8002884:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002888:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800288c:	fab1 f181 	clz	r1, r1
 8002890:	b2c9      	uxtb	r1, r1
 8002892:	408b      	lsls	r3, r1
 8002894:	4995      	ldr	r1, [pc, #596]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002896:	4313      	orrs	r3, r2
 8002898:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800289a:	e0f5      	b.n	8002a88 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800289c:	1d3b      	adds	r3, r7, #4
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 8085 	beq.w	80029b2 <HAL_RCC_OscConfig+0x516>
 80028a8:	2301      	movs	r3, #1
 80028aa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ae:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80028b2:	fa93 f3a3 	rbit	r3, r3
 80028b6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80028ba:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028be:	fab3 f383 	clz	r3, r3
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028c8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	461a      	mov	r2, r3
 80028d0:	2301      	movs	r3, #1
 80028d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d4:	f7ff f95e 	bl	8001b94 <HAL_GetTick>
 80028d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028dc:	e00a      	b.n	80028f4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028de:	f7ff f959 	bl	8001b94 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d902      	bls.n	80028f4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	f000 bcd5 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
 80028f4:	2302      	movs	r3, #2
 80028f6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80028fe:	fa93 f3a3 	rbit	r3, r3
 8002902:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002906:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800290a:	fab3 f383 	clz	r3, r3
 800290e:	b2db      	uxtb	r3, r3
 8002910:	095b      	lsrs	r3, r3, #5
 8002912:	b2db      	uxtb	r3, r3
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b01      	cmp	r3, #1
 800291c:	d102      	bne.n	8002924 <HAL_RCC_OscConfig+0x488>
 800291e:	4b73      	ldr	r3, [pc, #460]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	e013      	b.n	800294c <HAL_RCC_OscConfig+0x4b0>
 8002924:	2302      	movs	r3, #2
 8002926:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800292e:	fa93 f3a3 	rbit	r3, r3
 8002932:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002936:	2302      	movs	r3, #2
 8002938:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800293c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002940:	fa93 f3a3 	rbit	r3, r3
 8002944:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002948:	4b68      	ldr	r3, [pc, #416]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 800294a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294c:	2202      	movs	r2, #2
 800294e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002952:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002956:	fa92 f2a2 	rbit	r2, r2
 800295a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800295e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002962:	fab2 f282 	clz	r2, r2
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	f042 0220 	orr.w	r2, r2, #32
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	f002 021f 	and.w	r2, r2, #31
 8002972:	2101      	movs	r1, #1
 8002974:	fa01 f202 	lsl.w	r2, r1, r2
 8002978:	4013      	ands	r3, r2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d0af      	beq.n	80028de <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800297e:	4b5b      	ldr	r3, [pc, #364]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002986:	1d3b      	adds	r3, r7, #4
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	21f8      	movs	r1, #248	; 0xf8
 800298e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002996:	fa91 f1a1 	rbit	r1, r1
 800299a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800299e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80029a2:	fab1 f181 	clz	r1, r1
 80029a6:	b2c9      	uxtb	r1, r1
 80029a8:	408b      	lsls	r3, r1
 80029aa:	4950      	ldr	r1, [pc, #320]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	600b      	str	r3, [r1, #0]
 80029b0:	e06a      	b.n	8002a88 <HAL_RCC_OscConfig+0x5ec>
 80029b2:	2301      	movs	r3, #1
 80029b4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80029c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029c8:	fab3 f383 	clz	r3, r3
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80029d2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	461a      	mov	r2, r3
 80029da:	2300      	movs	r3, #0
 80029dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029de:	f7ff f8d9 	bl	8001b94 <HAL_GetTick>
 80029e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e6:	e00a      	b.n	80029fe <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029e8:	f7ff f8d4 	bl	8001b94 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d902      	bls.n	80029fe <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	f000 bc50 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
 80029fe:	2302      	movs	r3, #2
 8002a00:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a04:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002a08:	fa93 f3a3 	rbit	r3, r3
 8002a0c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002a10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a14:	fab3 f383 	clz	r3, r3
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	095b      	lsrs	r3, r3, #5
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	f043 0301 	orr.w	r3, r3, #1
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d102      	bne.n	8002a2e <HAL_RCC_OscConfig+0x592>
 8002a28:	4b30      	ldr	r3, [pc, #192]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	e013      	b.n	8002a56 <HAL_RCC_OscConfig+0x5ba>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a34:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002a38:	fa93 f3a3 	rbit	r3, r3
 8002a3c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002a40:	2302      	movs	r3, #2
 8002a42:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002a46:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002a4a:	fa93 f3a3 	rbit	r3, r3
 8002a4e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002a52:	4b26      	ldr	r3, [pc, #152]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a56:	2202      	movs	r2, #2
 8002a58:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002a5c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002a60:	fa92 f2a2 	rbit	r2, r2
 8002a64:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002a68:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002a6c:	fab2 f282 	clz	r2, r2
 8002a70:	b2d2      	uxtb	r2, r2
 8002a72:	f042 0220 	orr.w	r2, r2, #32
 8002a76:	b2d2      	uxtb	r2, r2
 8002a78:	f002 021f 	and.w	r2, r2, #31
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1af      	bne.n	80029e8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a88:	1d3b      	adds	r3, r7, #4
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f000 80da 	beq.w	8002c4c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d069      	beq.n	8002b76 <HAL_RCC_OscConfig+0x6da>
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002aac:	fa93 f3a3 	rbit	r3, r3
 8002ab0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002ab4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ab8:	fab3 f383 	clz	r3, r3
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	461a      	mov	r2, r3
 8002ac0:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <HAL_RCC_OscConfig+0x654>)
 8002ac2:	4413      	add	r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	2301      	movs	r3, #1
 8002aca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002acc:	f7ff f862 	bl	8001b94 <HAL_GetTick>
 8002ad0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ad4:	e00e      	b.n	8002af4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ad6:	f7ff f85d 	bl	8001b94 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d906      	bls.n	8002af4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e3d9      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002aea:	bf00      	nop
 8002aec:	40021000 	.word	0x40021000
 8002af0:	10908120 	.word	0x10908120
 8002af4:	2302      	movs	r3, #2
 8002af6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002afe:	fa93 f3a3 	rbit	r3, r3
 8002b02:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002b06:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	601a      	str	r2, [r3, #0]
 8002b0e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	fa93 f2a3 	rbit	r2, r3
 8002b18:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002b22:	2202      	movs	r2, #2
 8002b24:	601a      	str	r2, [r3, #0]
 8002b26:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	fa93 f2a3 	rbit	r2, r3
 8002b30:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002b34:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b36:	4ba5      	ldr	r3, [pc, #660]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002b38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b3a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002b3e:	2102      	movs	r1, #2
 8002b40:	6019      	str	r1, [r3, #0]
 8002b42:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	fa93 f1a3 	rbit	r1, r3
 8002b4c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b50:	6019      	str	r1, [r3, #0]
  return result;
 8002b52:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	fab3 f383 	clz	r3, r3
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	f003 031f 	and.w	r3, r3, #31
 8002b68:	2101      	movs	r1, #1
 8002b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6e:	4013      	ands	r3, r2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0b0      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x63a>
 8002b74:	e06a      	b.n	8002c4c <HAL_RCC_OscConfig+0x7b0>
 8002b76:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	fa93 f2a3 	rbit	r2, r3
 8002b88:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002b8c:	601a      	str	r2, [r3, #0]
  return result;
 8002b8e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002b92:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b94:	fab3 f383 	clz	r3, r3
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	4b8c      	ldr	r3, [pc, #560]	; (8002dd0 <HAL_RCC_OscConfig+0x934>)
 8002b9e:	4413      	add	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba8:	f7fe fff4 	bl	8001b94 <HAL_GetTick>
 8002bac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb0:	e009      	b.n	8002bc6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bb2:	f7fe ffef 	bl	8001b94 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e36b      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002bc6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002bca:	2202      	movs	r2, #2
 8002bcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bce:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	fa93 f2a3 	rbit	r2, r3
 8002bd8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002bdc:	601a      	str	r2, [r3, #0]
 8002bde:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002be2:	2202      	movs	r2, #2
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	fa93 f2a3 	rbit	r2, r3
 8002bf0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	601a      	str	r2, [r3, #0]
 8002bfe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	fa93 f2a3 	rbit	r2, r3
 8002c08:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c0c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c0e:	4b6f      	ldr	r3, [pc, #444]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c12:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002c16:	2102      	movs	r1, #2
 8002c18:	6019      	str	r1, [r3, #0]
 8002c1a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	fa93 f1a3 	rbit	r1, r3
 8002c24:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002c28:	6019      	str	r1, [r3, #0]
  return result;
 8002c2a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	fab3 f383 	clz	r3, r3
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	f003 031f 	and.w	r3, r3, #31
 8002c40:	2101      	movs	r1, #1
 8002c42:	fa01 f303 	lsl.w	r3, r1, r3
 8002c46:	4013      	ands	r3, r2
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1b2      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c4c:	1d3b      	adds	r3, r7, #4
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f000 8158 	beq.w	8002f0c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c62:	4b5a      	ldr	r3, [pc, #360]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d112      	bne.n	8002c94 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c6e:	4b57      	ldr	r3, [pc, #348]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	4a56      	ldr	r2, [pc, #344]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c78:	61d3      	str	r3, [r2, #28]
 8002c7a:	4b54      	ldr	r3, [pc, #336]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002c82:	f107 0308 	add.w	r3, r7, #8
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	f107 0308 	add.w	r3, r7, #8
 8002c8c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c94:	4b4f      	ldr	r3, [pc, #316]	; (8002dd4 <HAL_RCC_OscConfig+0x938>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d11a      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ca0:	4b4c      	ldr	r3, [pc, #304]	; (8002dd4 <HAL_RCC_OscConfig+0x938>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a4b      	ldr	r2, [pc, #300]	; (8002dd4 <HAL_RCC_OscConfig+0x938>)
 8002ca6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002caa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cac:	f7fe ff72 	bl	8001b94 <HAL_GetTick>
 8002cb0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb4:	e009      	b.n	8002cca <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb6:	f7fe ff6d 	bl	8001b94 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b64      	cmp	r3, #100	; 0x64
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e2e9      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cca:	4b42      	ldr	r3, [pc, #264]	; (8002dd4 <HAL_RCC_OscConfig+0x938>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0ef      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd6:	1d3b      	adds	r3, r7, #4
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d106      	bne.n	8002cee <HAL_RCC_OscConfig+0x852>
 8002ce0:	4b3a      	ldr	r3, [pc, #232]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	4a39      	ldr	r2, [pc, #228]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	6213      	str	r3, [r2, #32]
 8002cec:	e02f      	b.n	8002d4e <HAL_RCC_OscConfig+0x8b2>
 8002cee:	1d3b      	adds	r3, r7, #4
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10c      	bne.n	8002d12 <HAL_RCC_OscConfig+0x876>
 8002cf8:	4b34      	ldr	r3, [pc, #208]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	4a33      	ldr	r2, [pc, #204]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002cfe:	f023 0301 	bic.w	r3, r3, #1
 8002d02:	6213      	str	r3, [r2, #32]
 8002d04:	4b31      	ldr	r3, [pc, #196]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	4a30      	ldr	r2, [pc, #192]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d0a:	f023 0304 	bic.w	r3, r3, #4
 8002d0e:	6213      	str	r3, [r2, #32]
 8002d10:	e01d      	b.n	8002d4e <HAL_RCC_OscConfig+0x8b2>
 8002d12:	1d3b      	adds	r3, r7, #4
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	2b05      	cmp	r3, #5
 8002d1a:	d10c      	bne.n	8002d36 <HAL_RCC_OscConfig+0x89a>
 8002d1c:	4b2b      	ldr	r3, [pc, #172]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d1e:	6a1b      	ldr	r3, [r3, #32]
 8002d20:	4a2a      	ldr	r2, [pc, #168]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d22:	f043 0304 	orr.w	r3, r3, #4
 8002d26:	6213      	str	r3, [r2, #32]
 8002d28:	4b28      	ldr	r3, [pc, #160]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	4a27      	ldr	r2, [pc, #156]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	6213      	str	r3, [r2, #32]
 8002d34:	e00b      	b.n	8002d4e <HAL_RCC_OscConfig+0x8b2>
 8002d36:	4b25      	ldr	r3, [pc, #148]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	4a24      	ldr	r2, [pc, #144]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d3c:	f023 0301 	bic.w	r3, r3, #1
 8002d40:	6213      	str	r3, [r2, #32]
 8002d42:	4b22      	ldr	r3, [pc, #136]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	4a21      	ldr	r2, [pc, #132]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d48:	f023 0304 	bic.w	r3, r3, #4
 8002d4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d4e:	1d3b      	adds	r3, r7, #4
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d06b      	beq.n	8002e30 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d58:	f7fe ff1c 	bl	8001b94 <HAL_GetTick>
 8002d5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d60:	e00b      	b.n	8002d7a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d62:	f7fe ff17 	bl	8001b94 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e291      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002d7a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002d7e:	2202      	movs	r2, #2
 8002d80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d82:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	fa93 f2a3 	rbit	r2, r3
 8002d8c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002d90:	601a      	str	r2, [r3, #0]
 8002d92:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002d96:	2202      	movs	r2, #2
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	fa93 f2a3 	rbit	r2, r3
 8002da4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002da8:	601a      	str	r2, [r3, #0]
  return result;
 8002daa:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002dae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db0:	fab3 f383 	clz	r3, r3
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	095b      	lsrs	r3, r3, #5
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	f043 0302 	orr.w	r3, r3, #2
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d109      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x93c>
 8002dc4:	4b01      	ldr	r3, [pc, #4]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	e014      	b.n	8002df4 <HAL_RCC_OscConfig+0x958>
 8002dca:	bf00      	nop
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	10908120 	.word	0x10908120
 8002dd4:	40007000 	.word	0x40007000
 8002dd8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002ddc:	2202      	movs	r2, #2
 8002dde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	fa93 f2a3 	rbit	r2, r3
 8002dea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	4bbb      	ldr	r3, [pc, #748]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002df8:	2102      	movs	r1, #2
 8002dfa:	6011      	str	r1, [r2, #0]
 8002dfc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002e00:	6812      	ldr	r2, [r2, #0]
 8002e02:	fa92 f1a2 	rbit	r1, r2
 8002e06:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002e0a:	6011      	str	r1, [r2, #0]
  return result;
 8002e0c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002e10:	6812      	ldr	r2, [r2, #0]
 8002e12:	fab2 f282 	clz	r2, r2
 8002e16:	b2d2      	uxtb	r2, r2
 8002e18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e1c:	b2d2      	uxtb	r2, r2
 8002e1e:	f002 021f 	and.w	r2, r2, #31
 8002e22:	2101      	movs	r1, #1
 8002e24:	fa01 f202 	lsl.w	r2, r1, r2
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d099      	beq.n	8002d62 <HAL_RCC_OscConfig+0x8c6>
 8002e2e:	e063      	b.n	8002ef8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e30:	f7fe feb0 	bl	8001b94 <HAL_GetTick>
 8002e34:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e38:	e00b      	b.n	8002e52 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e3a:	f7fe feab 	bl	8001b94 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e225      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002e52:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002e56:	2202      	movs	r2, #2
 8002e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	fa93 f2a3 	rbit	r2, r3
 8002e64:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002e68:	601a      	str	r2, [r3, #0]
 8002e6a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002e6e:	2202      	movs	r2, #2
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	fa93 f2a3 	rbit	r2, r3
 8002e7c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002e80:	601a      	str	r2, [r3, #0]
  return result;
 8002e82:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002e86:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e88:	fab3 f383 	clz	r3, r3
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	095b      	lsrs	r3, r3, #5
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	f043 0302 	orr.w	r3, r3, #2
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d102      	bne.n	8002ea2 <HAL_RCC_OscConfig+0xa06>
 8002e9c:	4b90      	ldr	r3, [pc, #576]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	e00d      	b.n	8002ebe <HAL_RCC_OscConfig+0xa22>
 8002ea2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	fa93 f2a3 	rbit	r2, r3
 8002eb4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	4b89      	ldr	r3, [pc, #548]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebe:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002ec2:	2102      	movs	r1, #2
 8002ec4:	6011      	str	r1, [r2, #0]
 8002ec6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002eca:	6812      	ldr	r2, [r2, #0]
 8002ecc:	fa92 f1a2 	rbit	r1, r2
 8002ed0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002ed4:	6011      	str	r1, [r2, #0]
  return result;
 8002ed6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002eda:	6812      	ldr	r2, [r2, #0]
 8002edc:	fab2 f282 	clz	r2, r2
 8002ee0:	b2d2      	uxtb	r2, r2
 8002ee2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	f002 021f 	and.w	r2, r2, #31
 8002eec:	2101      	movs	r1, #1
 8002eee:	fa01 f202 	lsl.w	r2, r1, r2
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1a0      	bne.n	8002e3a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ef8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d105      	bne.n	8002f0c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f00:	4b77      	ldr	r3, [pc, #476]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002f02:	69db      	ldr	r3, [r3, #28]
 8002f04:	4a76      	ldr	r2, [pc, #472]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002f06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f0a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f0c:	1d3b      	adds	r3, r7, #4
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 81c2 	beq.w	800329c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f18:	4b71      	ldr	r3, [pc, #452]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 030c 	and.w	r3, r3, #12
 8002f20:	2b08      	cmp	r3, #8
 8002f22:	f000 819c 	beq.w	800325e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f26:	1d3b      	adds	r3, r7, #4
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	69db      	ldr	r3, [r3, #28]
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	f040 8114 	bne.w	800315a <HAL_RCC_OscConfig+0xcbe>
 8002f32:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002f36:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	fa93 f2a3 	rbit	r2, r3
 8002f46:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002f4a:	601a      	str	r2, [r3, #0]
  return result;
 8002f4c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002f50:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f52:	fab3 f383 	clz	r3, r3
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f5c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	461a      	mov	r2, r3
 8002f64:	2300      	movs	r3, #0
 8002f66:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f68:	f7fe fe14 	bl	8001b94 <HAL_GetTick>
 8002f6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f70:	e009      	b.n	8002f86 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f72:	f7fe fe0f 	bl	8001b94 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e18b      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002f86:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002f8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f90:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	fa93 f2a3 	rbit	r2, r3
 8002f9a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002f9e:	601a      	str	r2, [r3, #0]
  return result;
 8002fa0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002fa4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa6:	fab3 f383 	clz	r3, r3
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	095b      	lsrs	r3, r3, #5
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d102      	bne.n	8002fc0 <HAL_RCC_OscConfig+0xb24>
 8002fba:	4b49      	ldr	r3, [pc, #292]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	e01b      	b.n	8002ff8 <HAL_RCC_OscConfig+0xb5c>
 8002fc0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002fc4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	fa93 f2a3 	rbit	r2, r3
 8002fd4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002fde:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	fa93 f2a3 	rbit	r2, r3
 8002fee:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	4b3a      	ldr	r3, [pc, #232]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002ffc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003000:	6011      	str	r1, [r2, #0]
 8003002:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003006:	6812      	ldr	r2, [r2, #0]
 8003008:	fa92 f1a2 	rbit	r1, r2
 800300c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003010:	6011      	str	r1, [r2, #0]
  return result;
 8003012:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003016:	6812      	ldr	r2, [r2, #0]
 8003018:	fab2 f282 	clz	r2, r2
 800301c:	b2d2      	uxtb	r2, r2
 800301e:	f042 0220 	orr.w	r2, r2, #32
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	f002 021f 	and.w	r2, r2, #31
 8003028:	2101      	movs	r1, #1
 800302a:	fa01 f202 	lsl.w	r2, r1, r2
 800302e:	4013      	ands	r3, r2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d19e      	bne.n	8002f72 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003034:	4b2a      	ldr	r3, [pc, #168]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800303c:	1d3b      	adds	r3, r7, #4
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003042:	1d3b      	adds	r3, r7, #4
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	430b      	orrs	r3, r1
 800304a:	4925      	ldr	r1, [pc, #148]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 800304c:	4313      	orrs	r3, r2
 800304e:	604b      	str	r3, [r1, #4]
 8003050:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003054:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003058:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	fa93 f2a3 	rbit	r2, r3
 8003064:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003068:	601a      	str	r2, [r3, #0]
  return result;
 800306a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800306e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003070:	fab3 f383 	clz	r3, r3
 8003074:	b2db      	uxtb	r3, r3
 8003076:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800307a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	461a      	mov	r2, r3
 8003082:	2301      	movs	r3, #1
 8003084:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003086:	f7fe fd85 	bl	8001b94 <HAL_GetTick>
 800308a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800308e:	e009      	b.n	80030a4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003090:	f7fe fd80 	bl	8001b94 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	2b02      	cmp	r3, #2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e0fc      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 80030a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80030a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	fa93 f2a3 	rbit	r2, r3
 80030b8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80030bc:	601a      	str	r2, [r3, #0]
  return result;
 80030be:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80030c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030c4:	fab3 f383 	clz	r3, r3
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	095b      	lsrs	r3, r3, #5
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	f043 0301 	orr.w	r3, r3, #1
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d105      	bne.n	80030e4 <HAL_RCC_OscConfig+0xc48>
 80030d8:	4b01      	ldr	r3, [pc, #4]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	e01e      	b.n	800311c <HAL_RCC_OscConfig+0xc80>
 80030de:	bf00      	nop
 80030e0:	40021000 	.word	0x40021000
 80030e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80030e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	fa93 f2a3 	rbit	r2, r3
 80030f8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003102:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003106:	601a      	str	r2, [r3, #0]
 8003108:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	fa93 f2a3 	rbit	r2, r3
 8003112:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	4b63      	ldr	r3, [pc, #396]	; (80032a8 <HAL_RCC_OscConfig+0xe0c>)
 800311a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003120:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003124:	6011      	str	r1, [r2, #0]
 8003126:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	fa92 f1a2 	rbit	r1, r2
 8003130:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003134:	6011      	str	r1, [r2, #0]
  return result;
 8003136:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800313a:	6812      	ldr	r2, [r2, #0]
 800313c:	fab2 f282 	clz	r2, r2
 8003140:	b2d2      	uxtb	r2, r2
 8003142:	f042 0220 	orr.w	r2, r2, #32
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	f002 021f 	and.w	r2, r2, #31
 800314c:	2101      	movs	r1, #1
 800314e:	fa01 f202 	lsl.w	r2, r1, r2
 8003152:	4013      	ands	r3, r2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d09b      	beq.n	8003090 <HAL_RCC_OscConfig+0xbf4>
 8003158:	e0a0      	b.n	800329c <HAL_RCC_OscConfig+0xe00>
 800315a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800315e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003162:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003164:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	fa93 f2a3 	rbit	r2, r3
 800316e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003172:	601a      	str	r2, [r3, #0]
  return result;
 8003174:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003178:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800317a:	fab3 f383 	clz	r3, r3
 800317e:	b2db      	uxtb	r3, r3
 8003180:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003184:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	461a      	mov	r2, r3
 800318c:	2300      	movs	r3, #0
 800318e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003190:	f7fe fd00 	bl	8001b94 <HAL_GetTick>
 8003194:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003198:	e009      	b.n	80031ae <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800319a:	f7fe fcfb 	bl	8001b94 <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e077      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 80031ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	fa93 f2a3 	rbit	r2, r3
 80031c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031c6:	601a      	str	r2, [r3, #0]
  return result;
 80031c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031ce:	fab3 f383 	clz	r3, r3
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	095b      	lsrs	r3, r3, #5
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d102      	bne.n	80031e8 <HAL_RCC_OscConfig+0xd4c>
 80031e2:	4b31      	ldr	r3, [pc, #196]	; (80032a8 <HAL_RCC_OscConfig+0xe0c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	e01b      	b.n	8003220 <HAL_RCC_OscConfig+0xd84>
 80031e8:	f107 0320 	add.w	r3, r7, #32
 80031ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f2:	f107 0320 	add.w	r3, r7, #32
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	fa93 f2a3 	rbit	r2, r3
 80031fc:	f107 031c 	add.w	r3, r7, #28
 8003200:	601a      	str	r2, [r3, #0]
 8003202:	f107 0318 	add.w	r3, r7, #24
 8003206:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	f107 0318 	add.w	r3, r7, #24
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	fa93 f2a3 	rbit	r2, r3
 8003216:	f107 0314 	add.w	r3, r7, #20
 800321a:	601a      	str	r2, [r3, #0]
 800321c:	4b22      	ldr	r3, [pc, #136]	; (80032a8 <HAL_RCC_OscConfig+0xe0c>)
 800321e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003220:	f107 0210 	add.w	r2, r7, #16
 8003224:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003228:	6011      	str	r1, [r2, #0]
 800322a:	f107 0210 	add.w	r2, r7, #16
 800322e:	6812      	ldr	r2, [r2, #0]
 8003230:	fa92 f1a2 	rbit	r1, r2
 8003234:	f107 020c 	add.w	r2, r7, #12
 8003238:	6011      	str	r1, [r2, #0]
  return result;
 800323a:	f107 020c 	add.w	r2, r7, #12
 800323e:	6812      	ldr	r2, [r2, #0]
 8003240:	fab2 f282 	clz	r2, r2
 8003244:	b2d2      	uxtb	r2, r2
 8003246:	f042 0220 	orr.w	r2, r2, #32
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	f002 021f 	and.w	r2, r2, #31
 8003250:	2101      	movs	r1, #1
 8003252:	fa01 f202 	lsl.w	r2, r1, r2
 8003256:	4013      	ands	r3, r2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d19e      	bne.n	800319a <HAL_RCC_OscConfig+0xcfe>
 800325c:	e01e      	b.n	800329c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800325e:	1d3b      	adds	r3, r7, #4
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d101      	bne.n	800326c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e018      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800326c:	4b0e      	ldr	r3, [pc, #56]	; (80032a8 <HAL_RCC_OscConfig+0xe0c>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003274:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003278:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800327c:	1d3b      	adds	r3, r7, #4
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	429a      	cmp	r2, r3
 8003284:	d108      	bne.n	8003298 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003286:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800328a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800328e:	1d3b      	adds	r3, r7, #4
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003294:	429a      	cmp	r2, r3
 8003296:	d001      	beq.n	800329c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e000      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40021000 	.word	0x40021000

080032ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b09e      	sub	sp, #120	; 0x78
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032b6:	2300      	movs	r3, #0
 80032b8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d101      	bne.n	80032c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e162      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032c4:	4b90      	ldr	r3, [pc, #576]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d910      	bls.n	80032f4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032d2:	4b8d      	ldr	r3, [pc, #564]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f023 0207 	bic.w	r2, r3, #7
 80032da:	498b      	ldr	r1, [pc, #556]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	4313      	orrs	r3, r2
 80032e0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e2:	4b89      	ldr	r3, [pc, #548]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d001      	beq.n	80032f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e14a      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d008      	beq.n	8003312 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003300:	4b82      	ldr	r3, [pc, #520]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	497f      	ldr	r1, [pc, #508]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 800330e:	4313      	orrs	r3, r2
 8003310:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	f000 80dc 	beq.w	80034d8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d13c      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xf6>
 8003328:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800332c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003330:	fa93 f3a3 	rbit	r3, r3
 8003334:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003336:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003338:	fab3 f383 	clz	r3, r3
 800333c:	b2db      	uxtb	r3, r3
 800333e:	095b      	lsrs	r3, r3, #5
 8003340:	b2db      	uxtb	r3, r3
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b01      	cmp	r3, #1
 800334a:	d102      	bne.n	8003352 <HAL_RCC_ClockConfig+0xa6>
 800334c:	4b6f      	ldr	r3, [pc, #444]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	e00f      	b.n	8003372 <HAL_RCC_ClockConfig+0xc6>
 8003352:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003356:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800335a:	fa93 f3a3 	rbit	r3, r3
 800335e:	667b      	str	r3, [r7, #100]	; 0x64
 8003360:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003364:	663b      	str	r3, [r7, #96]	; 0x60
 8003366:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003368:	fa93 f3a3 	rbit	r3, r3
 800336c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800336e:	4b67      	ldr	r3, [pc, #412]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003372:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003376:	65ba      	str	r2, [r7, #88]	; 0x58
 8003378:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800337a:	fa92 f2a2 	rbit	r2, r2
 800337e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003380:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003382:	fab2 f282 	clz	r2, r2
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	f042 0220 	orr.w	r2, r2, #32
 800338c:	b2d2      	uxtb	r2, r2
 800338e:	f002 021f 	and.w	r2, r2, #31
 8003392:	2101      	movs	r1, #1
 8003394:	fa01 f202 	lsl.w	r2, r1, r2
 8003398:	4013      	ands	r3, r2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d17b      	bne.n	8003496 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e0f3      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d13c      	bne.n	8003424 <HAL_RCC_ClockConfig+0x178>
 80033aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033ae:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033b2:	fa93 f3a3 	rbit	r3, r3
 80033b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80033b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ba:	fab3 f383 	clz	r3, r3
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	095b      	lsrs	r3, r3, #5
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	f043 0301 	orr.w	r3, r3, #1
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d102      	bne.n	80033d4 <HAL_RCC_ClockConfig+0x128>
 80033ce:	4b4f      	ldr	r3, [pc, #316]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	e00f      	b.n	80033f4 <HAL_RCC_ClockConfig+0x148>
 80033d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033d8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033dc:	fa93 f3a3 	rbit	r3, r3
 80033e0:	647b      	str	r3, [r7, #68]	; 0x44
 80033e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033e6:	643b      	str	r3, [r7, #64]	; 0x40
 80033e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033ea:	fa93 f3a3 	rbit	r3, r3
 80033ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033f0:	4b46      	ldr	r3, [pc, #280]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 80033f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033f8:	63ba      	str	r2, [r7, #56]	; 0x38
 80033fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80033fc:	fa92 f2a2 	rbit	r2, r2
 8003400:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003402:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003404:	fab2 f282 	clz	r2, r2
 8003408:	b2d2      	uxtb	r2, r2
 800340a:	f042 0220 	orr.w	r2, r2, #32
 800340e:	b2d2      	uxtb	r2, r2
 8003410:	f002 021f 	and.w	r2, r2, #31
 8003414:	2101      	movs	r1, #1
 8003416:	fa01 f202 	lsl.w	r2, r1, r2
 800341a:	4013      	ands	r3, r2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d13a      	bne.n	8003496 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e0b2      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
 8003424:	2302      	movs	r3, #2
 8003426:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800342a:	fa93 f3a3 	rbit	r3, r3
 800342e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003432:	fab3 f383 	clz	r3, r3
 8003436:	b2db      	uxtb	r3, r3
 8003438:	095b      	lsrs	r3, r3, #5
 800343a:	b2db      	uxtb	r3, r3
 800343c:	f043 0301 	orr.w	r3, r3, #1
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b01      	cmp	r3, #1
 8003444:	d102      	bne.n	800344c <HAL_RCC_ClockConfig+0x1a0>
 8003446:	4b31      	ldr	r3, [pc, #196]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	e00d      	b.n	8003468 <HAL_RCC_ClockConfig+0x1bc>
 800344c:	2302      	movs	r3, #2
 800344e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003452:	fa93 f3a3 	rbit	r3, r3
 8003456:	627b      	str	r3, [r7, #36]	; 0x24
 8003458:	2302      	movs	r3, #2
 800345a:	623b      	str	r3, [r7, #32]
 800345c:	6a3b      	ldr	r3, [r7, #32]
 800345e:	fa93 f3a3 	rbit	r3, r3
 8003462:	61fb      	str	r3, [r7, #28]
 8003464:	4b29      	ldr	r3, [pc, #164]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	2202      	movs	r2, #2
 800346a:	61ba      	str	r2, [r7, #24]
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	fa92 f2a2 	rbit	r2, r2
 8003472:	617a      	str	r2, [r7, #20]
  return result;
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	fab2 f282 	clz	r2, r2
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	f042 0220 	orr.w	r2, r2, #32
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	f002 021f 	and.w	r2, r2, #31
 8003486:	2101      	movs	r1, #1
 8003488:	fa01 f202 	lsl.w	r2, r1, r2
 800348c:	4013      	ands	r3, r2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e079      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003496:	4b1d      	ldr	r3, [pc, #116]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f023 0203 	bic.w	r2, r3, #3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	491a      	ldr	r1, [pc, #104]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034a8:	f7fe fb74 	bl	8001b94 <HAL_GetTick>
 80034ac:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ae:	e00a      	b.n	80034c6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b0:	f7fe fb70 	bl	8001b94 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80034be:	4293      	cmp	r3, r2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e061      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034c6:	4b11      	ldr	r3, [pc, #68]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 020c 	and.w	r2, r3, #12
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d1eb      	bne.n	80034b0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034d8:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d214      	bcs.n	8003510 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034e6:	4b08      	ldr	r3, [pc, #32]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f023 0207 	bic.w	r2, r3, #7
 80034ee:	4906      	ldr	r1, [pc, #24]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f6:	4b04      	ldr	r3, [pc, #16]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	429a      	cmp	r2, r3
 8003502:	d005      	beq.n	8003510 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e040      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
 8003508:	40022000 	.word	0x40022000
 800350c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0304 	and.w	r3, r3, #4
 8003518:	2b00      	cmp	r3, #0
 800351a:	d008      	beq.n	800352e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800351c:	4b1d      	ldr	r3, [pc, #116]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	491a      	ldr	r1, [pc, #104]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 800352a:	4313      	orrs	r3, r2
 800352c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0308 	and.w	r3, r3, #8
 8003536:	2b00      	cmp	r3, #0
 8003538:	d009      	beq.n	800354e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800353a:	4b16      	ldr	r3, [pc, #88]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	4912      	ldr	r1, [pc, #72]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 800354a:	4313      	orrs	r3, r2
 800354c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800354e:	f000 f829 	bl	80035a4 <HAL_RCC_GetSysClockFreq>
 8003552:	4601      	mov	r1, r0
 8003554:	4b0f      	ldr	r3, [pc, #60]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800355c:	22f0      	movs	r2, #240	; 0xf0
 800355e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	fa92 f2a2 	rbit	r2, r2
 8003566:	60fa      	str	r2, [r7, #12]
  return result;
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	fab2 f282 	clz	r2, r2
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	40d3      	lsrs	r3, r2
 8003572:	4a09      	ldr	r2, [pc, #36]	; (8003598 <HAL_RCC_ClockConfig+0x2ec>)
 8003574:	5cd3      	ldrb	r3, [r2, r3]
 8003576:	fa21 f303 	lsr.w	r3, r1, r3
 800357a:	4a08      	ldr	r2, [pc, #32]	; (800359c <HAL_RCC_ClockConfig+0x2f0>)
 800357c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800357e:	4b08      	ldr	r3, [pc, #32]	; (80035a0 <HAL_RCC_ClockConfig+0x2f4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f7fe f964 	bl	8001850 <HAL_InitTick>
  
  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3778      	adds	r7, #120	; 0x78
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40021000 	.word	0x40021000
 8003598:	080088f8 	.word	0x080088f8
 800359c:	20000168 	.word	0x20000168
 80035a0:	2000016c 	.word	0x2000016c

080035a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b08b      	sub	sp, #44	; 0x2c
 80035a8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	61fb      	str	r3, [r7, #28]
 80035ae:	2300      	movs	r3, #0
 80035b0:	61bb      	str	r3, [r7, #24]
 80035b2:	2300      	movs	r3, #0
 80035b4:	627b      	str	r3, [r7, #36]	; 0x24
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80035be:	4b29      	ldr	r3, [pc, #164]	; (8003664 <HAL_RCC_GetSysClockFreq+0xc0>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 030c 	and.w	r3, r3, #12
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d002      	beq.n	80035d4 <HAL_RCC_GetSysClockFreq+0x30>
 80035ce:	2b08      	cmp	r3, #8
 80035d0:	d003      	beq.n	80035da <HAL_RCC_GetSysClockFreq+0x36>
 80035d2:	e03c      	b.n	800364e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035d4:	4b24      	ldr	r3, [pc, #144]	; (8003668 <HAL_RCC_GetSysClockFreq+0xc4>)
 80035d6:	623b      	str	r3, [r7, #32]
      break;
 80035d8:	e03c      	b.n	8003654 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80035e0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80035e4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e6:	68ba      	ldr	r2, [r7, #8]
 80035e8:	fa92 f2a2 	rbit	r2, r2
 80035ec:	607a      	str	r2, [r7, #4]
  return result;
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	fab2 f282 	clz	r2, r2
 80035f4:	b2d2      	uxtb	r2, r2
 80035f6:	40d3      	lsrs	r3, r2
 80035f8:	4a1c      	ldr	r2, [pc, #112]	; (800366c <HAL_RCC_GetSysClockFreq+0xc8>)
 80035fa:	5cd3      	ldrb	r3, [r2, r3]
 80035fc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80035fe:	4b19      	ldr	r3, [pc, #100]	; (8003664 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003602:	f003 030f 	and.w	r3, r3, #15
 8003606:	220f      	movs	r2, #15
 8003608:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	fa92 f2a2 	rbit	r2, r2
 8003610:	60fa      	str	r2, [r7, #12]
  return result;
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	fab2 f282 	clz	r2, r2
 8003618:	b2d2      	uxtb	r2, r2
 800361a:	40d3      	lsrs	r3, r2
 800361c:	4a14      	ldr	r2, [pc, #80]	; (8003670 <HAL_RCC_GetSysClockFreq+0xcc>)
 800361e:	5cd3      	ldrb	r3, [r2, r3]
 8003620:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d008      	beq.n	800363e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800362c:	4a0e      	ldr	r2, [pc, #56]	; (8003668 <HAL_RCC_GetSysClockFreq+0xc4>)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	fbb2 f2f3 	udiv	r2, r2, r3
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	fb02 f303 	mul.w	r3, r2, r3
 800363a:	627b      	str	r3, [r7, #36]	; 0x24
 800363c:	e004      	b.n	8003648 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	4a0c      	ldr	r2, [pc, #48]	; (8003674 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003642:	fb02 f303 	mul.w	r3, r2, r3
 8003646:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364a:	623b      	str	r3, [r7, #32]
      break;
 800364c:	e002      	b.n	8003654 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800364e:	4b06      	ldr	r3, [pc, #24]	; (8003668 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003650:	623b      	str	r3, [r7, #32]
      break;
 8003652:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003654:	6a3b      	ldr	r3, [r7, #32]
}
 8003656:	4618      	mov	r0, r3
 8003658:	372c      	adds	r7, #44	; 0x2c
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	40021000 	.word	0x40021000
 8003668:	007a1200 	.word	0x007a1200
 800366c:	08008910 	.word	0x08008910
 8003670:	08008920 	.word	0x08008920
 8003674:	003d0900 	.word	0x003d0900

08003678 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800367c:	4b03      	ldr	r3, [pc, #12]	; (800368c <HAL_RCC_GetHCLKFreq+0x14>)
 800367e:	681b      	ldr	r3, [r3, #0]
}
 8003680:	4618      	mov	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	20000168 	.word	0x20000168

08003690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003696:	f7ff ffef 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 800369a:	4601      	mov	r1, r0
 800369c:	4b0b      	ldr	r3, [pc, #44]	; (80036cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80036a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80036a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	fa92 f2a2 	rbit	r2, r2
 80036b0:	603a      	str	r2, [r7, #0]
  return result;
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	fab2 f282 	clz	r2, r2
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	40d3      	lsrs	r3, r2
 80036bc:	4a04      	ldr	r2, [pc, #16]	; (80036d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80036be:	5cd3      	ldrb	r3, [r2, r3]
 80036c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80036c4:	4618      	mov	r0, r3
 80036c6:	3708      	adds	r7, #8
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40021000 	.word	0x40021000
 80036d0:	08008908 	.word	0x08008908

080036d4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	220f      	movs	r2, #15
 80036e2:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036e4:	4b12      	ldr	r3, [pc, #72]	; (8003730 <HAL_RCC_GetClockConfig+0x5c>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f003 0203 	and.w	r2, r3, #3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80036f0:	4b0f      	ldr	r3, [pc, #60]	; (8003730 <HAL_RCC_GetClockConfig+0x5c>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80036fc:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <HAL_RCC_GetClockConfig+0x5c>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003708:	4b09      	ldr	r3, [pc, #36]	; (8003730 <HAL_RCC_GetClockConfig+0x5c>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	08db      	lsrs	r3, r3, #3
 800370e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003716:	4b07      	ldr	r3, [pc, #28]	; (8003734 <HAL_RCC_GetClockConfig+0x60>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0207 	and.w	r2, r3, #7
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	601a      	str	r2, [r3, #0]
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	40021000 	.word	0x40021000
 8003734:	40022000 	.word	0x40022000

08003738 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b092      	sub	sp, #72	; 0x48
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003748:	2300      	movs	r3, #0
 800374a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 80d4 	beq.w	8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800375c:	4b4e      	ldr	r3, [pc, #312]	; (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800375e:	69db      	ldr	r3, [r3, #28]
 8003760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10e      	bne.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003768:	4b4b      	ldr	r3, [pc, #300]	; (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	4a4a      	ldr	r2, [pc, #296]	; (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800376e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003772:	61d3      	str	r3, [r2, #28]
 8003774:	4b48      	ldr	r3, [pc, #288]	; (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003776:	69db      	ldr	r3, [r3, #28]
 8003778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800377c:	60bb      	str	r3, [r7, #8]
 800377e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003780:	2301      	movs	r3, #1
 8003782:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003786:	4b45      	ldr	r3, [pc, #276]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378e:	2b00      	cmp	r3, #0
 8003790:	d118      	bne.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003792:	4b42      	ldr	r3, [pc, #264]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a41      	ldr	r2, [pc, #260]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800379c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800379e:	f7fe f9f9 	bl	8001b94 <HAL_GetTick>
 80037a2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a4:	e008      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a6:	f7fe f9f5 	bl	8001b94 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	2b64      	cmp	r3, #100	; 0x64
 80037b2:	d901      	bls.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e169      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b8:	4b38      	ldr	r3, [pc, #224]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0f0      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037c4:	4b34      	ldr	r3, [pc, #208]	; (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f000 8084 	beq.w	80038de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d07c      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037e4:	4b2c      	ldr	r3, [pc, #176]	; (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f6:	fa93 f3a3 	rbit	r3, r3
 80037fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80037fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	461a      	mov	r2, r3
 8003806:	4b26      	ldr	r3, [pc, #152]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003808:	4413      	add	r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	461a      	mov	r2, r3
 800380e:	2301      	movs	r3, #1
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003816:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800381a:	fa93 f3a3 	rbit	r3, r3
 800381e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003822:	fab3 f383 	clz	r3, r3
 8003826:	b2db      	uxtb	r3, r3
 8003828:	461a      	mov	r2, r3
 800382a:	4b1d      	ldr	r3, [pc, #116]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800382c:	4413      	add	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	461a      	mov	r2, r3
 8003832:	2300      	movs	r3, #0
 8003834:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003836:	4a18      	ldr	r2, [pc, #96]	; (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003838:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800383a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800383c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b00      	cmp	r3, #0
 8003844:	d04b      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003846:	f7fe f9a5 	bl	8001b94 <HAL_GetTick>
 800384a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800384c:	e00a      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800384e:	f7fe f9a1 	bl	8001b94 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	f241 3288 	movw	r2, #5000	; 0x1388
 800385c:	4293      	cmp	r3, r2
 800385e:	d901      	bls.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e113      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003864:	2302      	movs	r3, #2
 8003866:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800386a:	fa93 f3a3 	rbit	r3, r3
 800386e:	627b      	str	r3, [r7, #36]	; 0x24
 8003870:	2302      	movs	r3, #2
 8003872:	623b      	str	r3, [r7, #32]
 8003874:	6a3b      	ldr	r3, [r7, #32]
 8003876:	fa93 f3a3 	rbit	r3, r3
 800387a:	61fb      	str	r3, [r7, #28]
  return result;
 800387c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800387e:	fab3 f383 	clz	r3, r3
 8003882:	b2db      	uxtb	r3, r3
 8003884:	095b      	lsrs	r3, r3, #5
 8003886:	b2db      	uxtb	r3, r3
 8003888:	f043 0302 	orr.w	r3, r3, #2
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b02      	cmp	r3, #2
 8003890:	d108      	bne.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003892:	4b01      	ldr	r3, [pc, #4]	; (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003894:	6a1b      	ldr	r3, [r3, #32]
 8003896:	e00d      	b.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003898:	40021000 	.word	0x40021000
 800389c:	40007000 	.word	0x40007000
 80038a0:	10908100 	.word	0x10908100
 80038a4:	2302      	movs	r3, #2
 80038a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	fa93 f3a3 	rbit	r3, r3
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	4b78      	ldr	r3, [pc, #480]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	2202      	movs	r2, #2
 80038b6:	613a      	str	r2, [r7, #16]
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	fa92 f2a2 	rbit	r2, r2
 80038be:	60fa      	str	r2, [r7, #12]
  return result;
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	fab2 f282 	clz	r2, r2
 80038c6:	b2d2      	uxtb	r2, r2
 80038c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038cc:	b2d2      	uxtb	r2, r2
 80038ce:	f002 021f 	and.w	r2, r2, #31
 80038d2:	2101      	movs	r1, #1
 80038d4:	fa01 f202 	lsl.w	r2, r1, r2
 80038d8:	4013      	ands	r3, r2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0b7      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80038de:	4b6d      	ldr	r3, [pc, #436]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	496a      	ldr	r1, [pc, #424]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d105      	bne.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f8:	4b66      	ldr	r3, [pc, #408]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	4a65      	ldr	r2, [pc, #404]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80038fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003902:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b00      	cmp	r3, #0
 800390e:	d008      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003910:	4b60      	ldr	r3, [pc, #384]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003914:	f023 0203 	bic.w	r2, r3, #3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	495d      	ldr	r1, [pc, #372]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800391e:	4313      	orrs	r3, r2
 8003920:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d008      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800392e:	4b59      	ldr	r3, [pc, #356]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003932:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	4956      	ldr	r1, [pc, #344]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800393c:	4313      	orrs	r3, r2
 800393e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	d008      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800394c:	4b51      	ldr	r3, [pc, #324]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800394e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003950:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	494e      	ldr	r1, [pc, #312]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800395a:	4313      	orrs	r3, r2
 800395c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0320 	and.w	r3, r3, #32
 8003966:	2b00      	cmp	r3, #0
 8003968:	d008      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800396a:	4b4a      	ldr	r3, [pc, #296]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800396c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396e:	f023 0210 	bic.w	r2, r3, #16
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	4947      	ldr	r1, [pc, #284]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003978:	4313      	orrs	r3, r2
 800397a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d008      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003988:	4b42      	ldr	r3, [pc, #264]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003994:	493f      	ldr	r1, [pc, #252]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003996:	4313      	orrs	r3, r2
 8003998:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d008      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039a6:	4b3b      	ldr	r3, [pc, #236]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039aa:	f023 0220 	bic.w	r2, r3, #32
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	4938      	ldr	r1, [pc, #224]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0308 	and.w	r3, r3, #8
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d008      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039c4:	4b33      	ldr	r3, [pc, #204]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	4930      	ldr	r1, [pc, #192]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0310 	and.w	r3, r3, #16
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d008      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039e2:	4b2c      	ldr	r3, [pc, #176]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	4929      	ldr	r1, [pc, #164]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d008      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a00:	4b24      	ldr	r3, [pc, #144]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0c:	4921      	ldr	r1, [pc, #132]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d008      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003a1e:	4b1d      	ldr	r3, [pc, #116]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a22:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2a:	491a      	ldr	r1, [pc, #104]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d008      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003a3c:	4b15      	ldr	r3, [pc, #84]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a40:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a48:	4912      	ldr	r1, [pc, #72]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d008      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003a5a:	4b0e      	ldr	r3, [pc, #56]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	490b      	ldr	r1, [pc, #44]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003a78:	4b06      	ldr	r3, [pc, #24]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a84:	4903      	ldr	r1, [pc, #12]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3748      	adds	r7, #72	; 0x48
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40021000 	.word	0x40021000

08003a98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e09d      	b.n	8003be6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d108      	bne.n	8003ac4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003aba:	d009      	beq.n	8003ad0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	61da      	str	r2, [r3, #28]
 8003ac2:	e005      	b.n	8003ad0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d106      	bne.n	8003af0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f7fd fe2a 	bl	8001744 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2202      	movs	r2, #2
 8003af4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b06:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b10:	d902      	bls.n	8003b18 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003b12:	2300      	movs	r3, #0
 8003b14:	60fb      	str	r3, [r7, #12]
 8003b16:	e002      	b.n	8003b1e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003b18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b1c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003b26:	d007      	beq.n	8003b38 <HAL_SPI_Init+0xa0>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b30:	d002      	beq.n	8003b38 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	699b      	ldr	r3, [r3, #24]
 8003b62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b66:	431a      	orrs	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	69db      	ldr	r3, [r3, #28]
 8003b6c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003b70:	431a      	orrs	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b7a:	ea42 0103 	orr.w	r1, r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b82:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	0c1b      	lsrs	r3, r3, #16
 8003b94:	f003 0204 	and.w	r2, r3, #4
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	f003 0310 	and.w	r3, r3, #16
 8003ba0:	431a      	orrs	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ba6:	f003 0308 	and.w	r3, r3, #8
 8003baa:	431a      	orrs	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003bb4:	ea42 0103 	orr.w	r1, r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	69da      	ldr	r2, [r3, #28]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bd4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b082      	sub	sp, #8
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e049      	b.n	8003c94 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d106      	bne.n	8003c1a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f000 f841 	bl	8003c9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2202      	movs	r2, #2
 8003c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	3304      	adds	r3, #4
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	f000 f9f1 	bl	8004014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d001      	beq.n	8003cc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e04a      	b.n	8003d5e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68da      	ldr	r2, [r3, #12]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0201 	orr.w	r2, r2, #1
 8003cde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a21      	ldr	r2, [pc, #132]	; (8003d6c <HAL_TIM_Base_Start_IT+0xbc>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d018      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cf2:	d013      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a1d      	ldr	r2, [pc, #116]	; (8003d70 <HAL_TIM_Base_Start_IT+0xc0>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d00e      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a1c      	ldr	r2, [pc, #112]	; (8003d74 <HAL_TIM_Base_Start_IT+0xc4>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d009      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a1a      	ldr	r2, [pc, #104]	; (8003d78 <HAL_TIM_Base_Start_IT+0xc8>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d004      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a19      	ldr	r2, [pc, #100]	; (8003d7c <HAL_TIM_Base_Start_IT+0xcc>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d115      	bne.n	8003d48 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689a      	ldr	r2, [r3, #8]
 8003d22:	4b17      	ldr	r3, [pc, #92]	; (8003d80 <HAL_TIM_Base_Start_IT+0xd0>)
 8003d24:	4013      	ands	r3, r2
 8003d26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b06      	cmp	r3, #6
 8003d2c:	d015      	beq.n	8003d5a <HAL_TIM_Base_Start_IT+0xaa>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d34:	d011      	beq.n	8003d5a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f042 0201 	orr.w	r2, r2, #1
 8003d44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d46:	e008      	b.n	8003d5a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f042 0201 	orr.w	r2, r2, #1
 8003d56:	601a      	str	r2, [r3, #0]
 8003d58:	e000      	b.n	8003d5c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d5a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3714      	adds	r7, #20
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	40012c00 	.word	0x40012c00
 8003d70:	40000400 	.word	0x40000400
 8003d74:	40000800 	.word	0x40000800
 8003d78:	40013400 	.word	0x40013400
 8003d7c:	40014000 	.word	0x40014000
 8003d80:	00010007 	.word	0x00010007

08003d84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d122      	bne.n	8003de0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d11b      	bne.n	8003de0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f06f 0202 	mvn.w	r2, #2
 8003db0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	f003 0303 	and.w	r3, r3, #3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 f905 	bl	8003fd6 <HAL_TIM_IC_CaptureCallback>
 8003dcc:	e005      	b.n	8003dda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f8f7 	bl	8003fc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 f908 	bl	8003fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	f003 0304 	and.w	r3, r3, #4
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	d122      	bne.n	8003e34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b04      	cmp	r3, #4
 8003dfa:	d11b      	bne.n	8003e34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f06f 0204 	mvn.w	r2, #4
 8003e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2202      	movs	r2, #2
 8003e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d003      	beq.n	8003e22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f8db 	bl	8003fd6 <HAL_TIM_IC_CaptureCallback>
 8003e20:	e005      	b.n	8003e2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f8cd 	bl	8003fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 f8de 	bl	8003fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b08      	cmp	r3, #8
 8003e40:	d122      	bne.n	8003e88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	f003 0308 	and.w	r3, r3, #8
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d11b      	bne.n	8003e88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f06f 0208 	mvn.w	r2, #8
 8003e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2204      	movs	r2, #4
 8003e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	f003 0303 	and.w	r3, r3, #3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 f8b1 	bl	8003fd6 <HAL_TIM_IC_CaptureCallback>
 8003e74:	e005      	b.n	8003e82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 f8a3 	bl	8003fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 f8b4 	bl	8003fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	f003 0310 	and.w	r3, r3, #16
 8003e92:	2b10      	cmp	r3, #16
 8003e94:	d122      	bne.n	8003edc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f003 0310 	and.w	r3, r3, #16
 8003ea0:	2b10      	cmp	r3, #16
 8003ea2:	d11b      	bne.n	8003edc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f06f 0210 	mvn.w	r2, #16
 8003eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2208      	movs	r2, #8
 8003eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d003      	beq.n	8003eca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 f887 	bl	8003fd6 <HAL_TIM_IC_CaptureCallback>
 8003ec8:	e005      	b.n	8003ed6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 f879 	bl	8003fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f000 f88a 	bl	8003fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d10e      	bne.n	8003f08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d107      	bne.n	8003f08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f06f 0201 	mvn.w	r2, #1
 8003f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7fd fb9a 	bl	800163c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f12:	2b80      	cmp	r3, #128	; 0x80
 8003f14:	d10e      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f20:	2b80      	cmp	r3, #128	; 0x80
 8003f22:	d107      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 f90a 	bl	8004148 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f42:	d10e      	bne.n	8003f62 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f4e:	2b80      	cmp	r3, #128	; 0x80
 8003f50:	d107      	bne.n	8003f62 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003f5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f000 f8fd 	bl	800415c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f6c:	2b40      	cmp	r3, #64	; 0x40
 8003f6e:	d10e      	bne.n	8003f8e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f7a:	2b40      	cmp	r3, #64	; 0x40
 8003f7c:	d107      	bne.n	8003f8e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f000 f838 	bl	8003ffe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	f003 0320 	and.w	r3, r3, #32
 8003f98:	2b20      	cmp	r3, #32
 8003f9a:	d10e      	bne.n	8003fba <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	f003 0320 	and.w	r3, r3, #32
 8003fa6:	2b20      	cmp	r3, #32
 8003fa8:	d107      	bne.n	8003fba <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f06f 0220 	mvn.w	r2, #32
 8003fb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f000 f8bd 	bl	8004134 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fba:	bf00      	nop
 8003fbc:	3708      	adds	r7, #8
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fca:	bf00      	nop
 8003fcc:	370c      	adds	r7, #12
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
	...

08004014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a3c      	ldr	r2, [pc, #240]	; (8004118 <TIM_Base_SetConfig+0x104>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d00f      	beq.n	800404c <TIM_Base_SetConfig+0x38>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004032:	d00b      	beq.n	800404c <TIM_Base_SetConfig+0x38>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a39      	ldr	r2, [pc, #228]	; (800411c <TIM_Base_SetConfig+0x108>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d007      	beq.n	800404c <TIM_Base_SetConfig+0x38>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a38      	ldr	r2, [pc, #224]	; (8004120 <TIM_Base_SetConfig+0x10c>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d003      	beq.n	800404c <TIM_Base_SetConfig+0x38>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a37      	ldr	r2, [pc, #220]	; (8004124 <TIM_Base_SetConfig+0x110>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d108      	bne.n	800405e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004052:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	68fa      	ldr	r2, [r7, #12]
 800405a:	4313      	orrs	r3, r2
 800405c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a2d      	ldr	r2, [pc, #180]	; (8004118 <TIM_Base_SetConfig+0x104>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d01b      	beq.n	800409e <TIM_Base_SetConfig+0x8a>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800406c:	d017      	beq.n	800409e <TIM_Base_SetConfig+0x8a>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a2a      	ldr	r2, [pc, #168]	; (800411c <TIM_Base_SetConfig+0x108>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d013      	beq.n	800409e <TIM_Base_SetConfig+0x8a>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a29      	ldr	r2, [pc, #164]	; (8004120 <TIM_Base_SetConfig+0x10c>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d00f      	beq.n	800409e <TIM_Base_SetConfig+0x8a>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a28      	ldr	r2, [pc, #160]	; (8004124 <TIM_Base_SetConfig+0x110>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d00b      	beq.n	800409e <TIM_Base_SetConfig+0x8a>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a27      	ldr	r2, [pc, #156]	; (8004128 <TIM_Base_SetConfig+0x114>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d007      	beq.n	800409e <TIM_Base_SetConfig+0x8a>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a26      	ldr	r2, [pc, #152]	; (800412c <TIM_Base_SetConfig+0x118>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d003      	beq.n	800409e <TIM_Base_SetConfig+0x8a>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a25      	ldr	r2, [pc, #148]	; (8004130 <TIM_Base_SetConfig+0x11c>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d108      	bne.n	80040b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	689a      	ldr	r2, [r3, #8]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a10      	ldr	r2, [pc, #64]	; (8004118 <TIM_Base_SetConfig+0x104>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d00f      	beq.n	80040fc <TIM_Base_SetConfig+0xe8>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a11      	ldr	r2, [pc, #68]	; (8004124 <TIM_Base_SetConfig+0x110>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d00b      	beq.n	80040fc <TIM_Base_SetConfig+0xe8>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a10      	ldr	r2, [pc, #64]	; (8004128 <TIM_Base_SetConfig+0x114>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d007      	beq.n	80040fc <TIM_Base_SetConfig+0xe8>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a0f      	ldr	r2, [pc, #60]	; (800412c <TIM_Base_SetConfig+0x118>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d003      	beq.n	80040fc <TIM_Base_SetConfig+0xe8>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a0e      	ldr	r2, [pc, #56]	; (8004130 <TIM_Base_SetConfig+0x11c>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d103      	bne.n	8004104 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	691a      	ldr	r2, [r3, #16]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	615a      	str	r2, [r3, #20]
}
 800410a:	bf00      	nop
 800410c:	3714      	adds	r7, #20
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	40012c00 	.word	0x40012c00
 800411c:	40000400 	.word	0x40000400
 8004120:	40000800 	.word	0x40000800
 8004124:	40013400 	.word	0x40013400
 8004128:	40014000 	.word	0x40014000
 800412c:	40014400 	.word	0x40014400
 8004130:	40014800 	.word	0x40014800

08004134 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004164:	bf00      	nop
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004178:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800417c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004184:	b29a      	uxth	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	b29b      	uxth	r3, r3
 800418a:	43db      	mvns	r3, r3
 800418c:	b29b      	uxth	r3, r3
 800418e:	4013      	ands	r3, r2
 8004190:	b29a      	uxth	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3714      	adds	r7, #20
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr

080041a6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80041a6:	b084      	sub	sp, #16
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	f107 0014 	add.w	r0, r7, #20
 80041b4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	b004      	add	sp, #16
 80041e6:	4770      	bx	lr

080041e8 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041ee:	f3ef 8305 	mrs	r3, IPSR
 80041f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80041f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d10f      	bne.n	800421a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041fa:	f3ef 8310 	mrs	r3, PRIMASK
 80041fe:	607b      	str	r3, [r7, #4]
  return(result);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d109      	bne.n	800421a <osKernelInitialize+0x32>
 8004206:	4b11      	ldr	r3, [pc, #68]	; (800424c <osKernelInitialize+0x64>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2b02      	cmp	r3, #2
 800420c:	d109      	bne.n	8004222 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800420e:	f3ef 8311 	mrs	r3, BASEPRI
 8004212:	603b      	str	r3, [r7, #0]
  return(result);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800421a:	f06f 0305 	mvn.w	r3, #5
 800421e:	60fb      	str	r3, [r7, #12]
 8004220:	e00c      	b.n	800423c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004222:	4b0a      	ldr	r3, [pc, #40]	; (800424c <osKernelInitialize+0x64>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d105      	bne.n	8004236 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800422a:	4b08      	ldr	r3, [pc, #32]	; (800424c <osKernelInitialize+0x64>)
 800422c:	2201      	movs	r2, #1
 800422e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004230:	2300      	movs	r3, #0
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	e002      	b.n	800423c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004236:	f04f 33ff 	mov.w	r3, #4294967295
 800423a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800423c:	68fb      	ldr	r3, [r7, #12]
}
 800423e:	4618      	mov	r0, r3
 8004240:	3714      	adds	r7, #20
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	2000034c 	.word	0x2000034c

08004250 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004256:	f3ef 8305 	mrs	r3, IPSR
 800425a:	60bb      	str	r3, [r7, #8]
  return(result);
 800425c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10f      	bne.n	8004282 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004262:	f3ef 8310 	mrs	r3, PRIMASK
 8004266:	607b      	str	r3, [r7, #4]
  return(result);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d109      	bne.n	8004282 <osKernelStart+0x32>
 800426e:	4b11      	ldr	r3, [pc, #68]	; (80042b4 <osKernelStart+0x64>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2b02      	cmp	r3, #2
 8004274:	d109      	bne.n	800428a <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004276:	f3ef 8311 	mrs	r3, BASEPRI
 800427a:	603b      	str	r3, [r7, #0]
  return(result);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d003      	beq.n	800428a <osKernelStart+0x3a>
    stat = osErrorISR;
 8004282:	f06f 0305 	mvn.w	r3, #5
 8004286:	60fb      	str	r3, [r7, #12]
 8004288:	e00e      	b.n	80042a8 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800428a:	4b0a      	ldr	r3, [pc, #40]	; (80042b4 <osKernelStart+0x64>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d107      	bne.n	80042a2 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004292:	4b08      	ldr	r3, [pc, #32]	; (80042b4 <osKernelStart+0x64>)
 8004294:	2202      	movs	r2, #2
 8004296:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004298:	f001 fbfa 	bl	8005a90 <vTaskStartScheduler>
      stat = osOK;
 800429c:	2300      	movs	r3, #0
 800429e:	60fb      	str	r3, [r7, #12]
 80042a0:	e002      	b.n	80042a8 <osKernelStart+0x58>
    } else {
      stat = osError;
 80042a2:	f04f 33ff 	mov.w	r3, #4294967295
 80042a6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80042a8:	68fb      	ldr	r3, [r7, #12]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	2000034c 	.word	0x2000034c

080042b8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b092      	sub	sp, #72	; 0x48
 80042bc:	af04      	add	r7, sp, #16
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80042c4:	2300      	movs	r3, #0
 80042c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042c8:	f3ef 8305 	mrs	r3, IPSR
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f040 8094 	bne.w	80043fe <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042d6:	f3ef 8310 	mrs	r3, PRIMASK
 80042da:	623b      	str	r3, [r7, #32]
  return(result);
 80042dc:	6a3b      	ldr	r3, [r7, #32]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f040 808d 	bne.w	80043fe <osThreadNew+0x146>
 80042e4:	4b48      	ldr	r3, [pc, #288]	; (8004408 <osThreadNew+0x150>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d106      	bne.n	80042fa <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80042ec:	f3ef 8311 	mrs	r3, BASEPRI
 80042f0:	61fb      	str	r3, [r7, #28]
  return(result);
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f040 8082 	bne.w	80043fe <osThreadNew+0x146>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d07e      	beq.n	80043fe <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004300:	2380      	movs	r3, #128	; 0x80
 8004302:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004304:	2318      	movs	r3, #24
 8004306:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004308:	2300      	movs	r3, #0
 800430a:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 800430c:	f107 031b 	add.w	r3, r7, #27
 8004310:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004312:	f04f 33ff 	mov.w	r3, #4294967295
 8004316:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d045      	beq.n	80043aa <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <osThreadNew+0x74>
        name = attr->name;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d002      	beq.n	800433a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800433a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433c:	2b00      	cmp	r3, #0
 800433e:	d008      	beq.n	8004352 <osThreadNew+0x9a>
 8004340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004342:	2b38      	cmp	r3, #56	; 0x38
 8004344:	d805      	bhi.n	8004352 <osThreadNew+0x9a>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b00      	cmp	r3, #0
 8004350:	d001      	beq.n	8004356 <osThreadNew+0x9e>
        return (NULL);
 8004352:	2300      	movs	r3, #0
 8004354:	e054      	b.n	8004400 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d003      	beq.n	8004366 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	089b      	lsrs	r3, r3, #2
 8004364:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00e      	beq.n	800438c <osThreadNew+0xd4>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	2bbb      	cmp	r3, #187	; 0xbb
 8004374:	d90a      	bls.n	800438c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800437a:	2b00      	cmp	r3, #0
 800437c:	d006      	beq.n	800438c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d002      	beq.n	800438c <osThreadNew+0xd4>
        mem = 1;
 8004386:	2301      	movs	r3, #1
 8004388:	62bb      	str	r3, [r7, #40]	; 0x28
 800438a:	e010      	b.n	80043ae <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10c      	bne.n	80043ae <osThreadNew+0xf6>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d108      	bne.n	80043ae <osThreadNew+0xf6>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d104      	bne.n	80043ae <osThreadNew+0xf6>
          mem = 0;
 80043a4:	2300      	movs	r3, #0
 80043a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80043a8:	e001      	b.n	80043ae <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80043aa:	2300      	movs	r3, #0
 80043ac:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80043ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d110      	bne.n	80043d6 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043bc:	9202      	str	r2, [sp, #8]
 80043be:	9301      	str	r3, [sp, #4]
 80043c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043c8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f001 f97c 	bl	80056c8 <xTaskCreateStatic>
 80043d0:	4603      	mov	r3, r0
 80043d2:	617b      	str	r3, [r7, #20]
 80043d4:	e013      	b.n	80043fe <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80043d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d110      	bne.n	80043fe <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80043dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043de:	b29a      	uxth	r2, r3
 80043e0:	f107 0314 	add.w	r3, r7, #20
 80043e4:	9301      	str	r3, [sp, #4]
 80043e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e8:	9300      	str	r3, [sp, #0]
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f001 f9c6 	bl	8005780 <xTaskCreate>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d001      	beq.n	80043fe <osThreadNew+0x146>
          hTask = NULL;
 80043fa:	2300      	movs	r3, #0
 80043fc:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80043fe:	697b      	ldr	r3, [r7, #20]
}
 8004400:	4618      	mov	r0, r3
 8004402:	3738      	adds	r7, #56	; 0x38
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	2000034c 	.word	0x2000034c

0800440c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004414:	f3ef 8305 	mrs	r3, IPSR
 8004418:	613b      	str	r3, [r7, #16]
  return(result);
 800441a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10f      	bne.n	8004440 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004420:	f3ef 8310 	mrs	r3, PRIMASK
 8004424:	60fb      	str	r3, [r7, #12]
  return(result);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d109      	bne.n	8004440 <osDelay+0x34>
 800442c:	4b0d      	ldr	r3, [pc, #52]	; (8004464 <osDelay+0x58>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2b02      	cmp	r3, #2
 8004432:	d109      	bne.n	8004448 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004434:	f3ef 8311 	mrs	r3, BASEPRI
 8004438:	60bb      	str	r3, [r7, #8]
  return(result);
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d003      	beq.n	8004448 <osDelay+0x3c>
    stat = osErrorISR;
 8004440:	f06f 0305 	mvn.w	r3, #5
 8004444:	617b      	str	r3, [r7, #20]
 8004446:	e007      	b.n	8004458 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004448:	2300      	movs	r3, #0
 800444a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d002      	beq.n	8004458 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f001 fae8 	bl	8005a28 <vTaskDelay>
    }
  }

  return (stat);
 8004458:	697b      	ldr	r3, [r7, #20]
}
 800445a:	4618      	mov	r0, r3
 800445c:	3718      	adds	r7, #24
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	2000034c 	.word	0x2000034c

08004468 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004468:	b580      	push	{r7, lr}
 800446a:	b08a      	sub	sp, #40	; 0x28
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004470:	2300      	movs	r3, #0
 8004472:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004474:	f3ef 8305 	mrs	r3, IPSR
 8004478:	613b      	str	r3, [r7, #16]
  return(result);
 800447a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800447c:	2b00      	cmp	r3, #0
 800447e:	f040 8085 	bne.w	800458c <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004482:	f3ef 8310 	mrs	r3, PRIMASK
 8004486:	60fb      	str	r3, [r7, #12]
  return(result);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d17e      	bne.n	800458c <osMutexNew+0x124>
 800448e:	4b42      	ldr	r3, [pc, #264]	; (8004598 <osMutexNew+0x130>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b02      	cmp	r3, #2
 8004494:	d105      	bne.n	80044a2 <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004496:	f3ef 8311 	mrs	r3, BASEPRI
 800449a:	60bb      	str	r3, [r7, #8]
  return(result);
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d174      	bne.n	800458c <osMutexNew+0x124>
    if (attr != NULL) {
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <osMutexNew+0x48>
      type = attr->attr_bits;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	623b      	str	r3, [r7, #32]
 80044ae:	e001      	b.n	80044b4 <osMutexNew+0x4c>
    } else {
      type = 0U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80044b4:	6a3b      	ldr	r3, [r7, #32]
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <osMutexNew+0x5c>
      rmtx = 1U;
 80044be:	2301      	movs	r3, #1
 80044c0:	61fb      	str	r3, [r7, #28]
 80044c2:	e001      	b.n	80044c8 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 80044c4:	2300      	movs	r3, #0
 80044c6:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80044c8:	6a3b      	ldr	r3, [r7, #32]
 80044ca:	f003 0308 	and.w	r3, r3, #8
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d15c      	bne.n	800458c <osMutexNew+0x124>
      mem = -1;
 80044d2:	f04f 33ff 	mov.w	r3, #4294967295
 80044d6:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d015      	beq.n	800450a <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d006      	beq.n	80044f4 <osMutexNew+0x8c>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	2b4f      	cmp	r3, #79	; 0x4f
 80044ec:	d902      	bls.n	80044f4 <osMutexNew+0x8c>
          mem = 1;
 80044ee:	2301      	movs	r3, #1
 80044f0:	61bb      	str	r3, [r7, #24]
 80044f2:	e00c      	b.n	800450e <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d108      	bne.n	800450e <osMutexNew+0xa6>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d104      	bne.n	800450e <osMutexNew+0xa6>
            mem = 0;
 8004504:	2300      	movs	r3, #0
 8004506:	61bb      	str	r3, [r7, #24]
 8004508:	e001      	b.n	800450e <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800450a:	2300      	movs	r3, #0
 800450c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d112      	bne.n	800453a <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d007      	beq.n	800452a <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	4619      	mov	r1, r3
 8004520:	2004      	movs	r0, #4
 8004522:	f000 fb43 	bl	8004bac <xQueueCreateMutexStatic>
 8004526:	6278      	str	r0, [r7, #36]	; 0x24
 8004528:	e016      	b.n	8004558 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	4619      	mov	r1, r3
 8004530:	2001      	movs	r0, #1
 8004532:	f000 fb3b 	bl	8004bac <xQueueCreateMutexStatic>
 8004536:	6278      	str	r0, [r7, #36]	; 0x24
 8004538:	e00e      	b.n	8004558 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d10b      	bne.n	8004558 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d004      	beq.n	8004550 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8004546:	2004      	movs	r0, #4
 8004548:	f000 fb18 	bl	8004b7c <xQueueCreateMutex>
 800454c:	6278      	str	r0, [r7, #36]	; 0x24
 800454e:	e003      	b.n	8004558 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8004550:	2001      	movs	r0, #1
 8004552:	f000 fb13 	bl	8004b7c <xQueueCreateMutex>
 8004556:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00c      	beq.n	8004578 <osMutexNew+0x110>
        if (attr != NULL) {
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <osMutexNew+0x104>
          name = attr->name;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	e001      	b.n	8004570 <osMutexNew+0x108>
        } else {
          name = NULL;
 800456c:	2300      	movs	r3, #0
 800456e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8004570:	6979      	ldr	r1, [r7, #20]
 8004572:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004574:	f001 f84a 	bl	800560c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457a:	2b00      	cmp	r3, #0
 800457c:	d006      	beq.n	800458c <osMutexNew+0x124>
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004586:	f043 0301 	orr.w	r3, r3, #1
 800458a:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800458e:	4618      	mov	r0, r3
 8004590:	3728      	adds	r7, #40	; 0x28
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	2000034c 	.word	0x2000034c

0800459c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800459c:	b580      	push	{r7, lr}
 800459e:	b088      	sub	sp, #32
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f023 0301 	bic.w	r3, r3, #1
 80045ac:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	617b      	str	r3, [r7, #20]

  stat = osOK;
 80045b6:	2300      	movs	r3, #0
 80045b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045ba:	f3ef 8305 	mrs	r3, IPSR
 80045be:	613b      	str	r3, [r7, #16]
  return(result);
 80045c0:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10f      	bne.n	80045e6 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045c6:	f3ef 8310 	mrs	r3, PRIMASK
 80045ca:	60fb      	str	r3, [r7, #12]
  return(result);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d109      	bne.n	80045e6 <osMutexAcquire+0x4a>
 80045d2:	4b20      	ldr	r3, [pc, #128]	; (8004654 <osMutexAcquire+0xb8>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d109      	bne.n	80045ee <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80045da:	f3ef 8311 	mrs	r3, BASEPRI
 80045de:	60bb      	str	r3, [r7, #8]
  return(result);
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <osMutexAcquire+0x52>
    stat = osErrorISR;
 80045e6:	f06f 0305 	mvn.w	r3, #5
 80045ea:	61fb      	str	r3, [r7, #28]
 80045ec:	e02c      	b.n	8004648 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d103      	bne.n	80045fc <osMutexAcquire+0x60>
    stat = osErrorParameter;
 80045f4:	f06f 0303 	mvn.w	r3, #3
 80045f8:	61fb      	str	r3, [r7, #28]
 80045fa:	e025      	b.n	8004648 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d011      	beq.n	8004626 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004602:	6839      	ldr	r1, [r7, #0]
 8004604:	69b8      	ldr	r0, [r7, #24]
 8004606:	f000 fb20 	bl	8004c4a <xQueueTakeMutexRecursive>
 800460a:	4603      	mov	r3, r0
 800460c:	2b01      	cmp	r3, #1
 800460e:	d01b      	beq.n	8004648 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8004616:	f06f 0301 	mvn.w	r3, #1
 800461a:	61fb      	str	r3, [r7, #28]
 800461c:	e014      	b.n	8004648 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800461e:	f06f 0302 	mvn.w	r3, #2
 8004622:	61fb      	str	r3, [r7, #28]
 8004624:	e010      	b.n	8004648 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004626:	6839      	ldr	r1, [r7, #0]
 8004628:	69b8      	ldr	r0, [r7, #24]
 800462a:	f000 fdbb 	bl	80051a4 <xQueueSemaphoreTake>
 800462e:	4603      	mov	r3, r0
 8004630:	2b01      	cmp	r3, #1
 8004632:	d009      	beq.n	8004648 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800463a:	f06f 0301 	mvn.w	r3, #1
 800463e:	61fb      	str	r3, [r7, #28]
 8004640:	e002      	b.n	8004648 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8004642:	f06f 0302 	mvn.w	r3, #2
 8004646:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004648:	69fb      	ldr	r3, [r7, #28]
}
 800464a:	4618      	mov	r0, r3
 800464c:	3720      	adds	r7, #32
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	2000034c 	.word	0x2000034c

08004658 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004658:	b580      	push	{r7, lr}
 800465a:	b088      	sub	sp, #32
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f023 0301 	bic.w	r3, r3, #1
 8004666:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8004670:	2300      	movs	r3, #0
 8004672:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004674:	f3ef 8305 	mrs	r3, IPSR
 8004678:	613b      	str	r3, [r7, #16]
  return(result);
 800467a:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10f      	bne.n	80046a0 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004680:	f3ef 8310 	mrs	r3, PRIMASK
 8004684:	60fb      	str	r3, [r7, #12]
  return(result);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d109      	bne.n	80046a0 <osMutexRelease+0x48>
 800468c:	4b19      	ldr	r3, [pc, #100]	; (80046f4 <osMutexRelease+0x9c>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b02      	cmp	r3, #2
 8004692:	d109      	bne.n	80046a8 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004694:	f3ef 8311 	mrs	r3, BASEPRI
 8004698:	60bb      	str	r3, [r7, #8]
  return(result);
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <osMutexRelease+0x50>
    stat = osErrorISR;
 80046a0:	f06f 0305 	mvn.w	r3, #5
 80046a4:	61fb      	str	r3, [r7, #28]
 80046a6:	e01f      	b.n	80046e8 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d103      	bne.n	80046b6 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 80046ae:	f06f 0303 	mvn.w	r3, #3
 80046b2:	61fb      	str	r3, [r7, #28]
 80046b4:	e018      	b.n	80046e8 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d009      	beq.n	80046d0 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80046bc:	69b8      	ldr	r0, [r7, #24]
 80046be:	f000 fa90 	bl	8004be2 <xQueueGiveMutexRecursive>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d00f      	beq.n	80046e8 <osMutexRelease+0x90>
        stat = osErrorResource;
 80046c8:	f06f 0302 	mvn.w	r3, #2
 80046cc:	61fb      	str	r3, [r7, #28]
 80046ce:	e00b      	b.n	80046e8 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80046d0:	2300      	movs	r3, #0
 80046d2:	2200      	movs	r2, #0
 80046d4:	2100      	movs	r1, #0
 80046d6:	69b8      	ldr	r0, [r7, #24]
 80046d8:	f000 faee 	bl	8004cb8 <xQueueGenericSend>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d002      	beq.n	80046e8 <osMutexRelease+0x90>
        stat = osErrorResource;
 80046e2:	f06f 0302 	mvn.w	r3, #2
 80046e6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 80046e8:	69fb      	ldr	r3, [r7, #28]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3720      	adds	r7, #32
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	2000034c 	.word	0x2000034c

080046f8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	4a07      	ldr	r2, [pc, #28]	; (8004724 <vApplicationGetIdleTaskMemory+0x2c>)
 8004708:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	4a06      	ldr	r2, [pc, #24]	; (8004728 <vApplicationGetIdleTaskMemory+0x30>)
 800470e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2280      	movs	r2, #128	; 0x80
 8004714:	601a      	str	r2, [r3, #0]
}
 8004716:	bf00      	nop
 8004718:	3714      	adds	r7, #20
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	20000350 	.word	0x20000350
 8004728:	2000040c 	.word	0x2000040c

0800472c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	4a07      	ldr	r2, [pc, #28]	; (8004758 <vApplicationGetTimerTaskMemory+0x2c>)
 800473c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	4a06      	ldr	r2, [pc, #24]	; (800475c <vApplicationGetTimerTaskMemory+0x30>)
 8004742:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f44f 7280 	mov.w	r2, #256	; 0x100
 800474a:	601a      	str	r2, [r3, #0]
}
 800474c:	bf00      	nop
 800474e:	3714      	adds	r7, #20
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr
 8004758:	2000060c 	.word	0x2000060c
 800475c:	200006c8 	.word	0x200006c8

08004760 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f103 0208 	add.w	r2, r3, #8
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f04f 32ff 	mov.w	r2, #4294967295
 8004778:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f103 0208 	add.w	r2, r3, #8
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f103 0208 	add.w	r2, r3, #8
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80047ae:	bf00      	nop
 80047b0:	370c      	adds	r7, #12
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047ba:	b480      	push	{r7}
 80047bc:	b085      	sub	sp, #20
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
 80047c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	1c5a      	adds	r2, r3, #1
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	601a      	str	r2, [r3, #0]
}
 80047f6:	bf00      	nop
 80047f8:	3714      	adds	r7, #20
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004802:	b480      	push	{r7}
 8004804:	b085      	sub	sp, #20
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004818:	d103      	bne.n	8004822 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	60fb      	str	r3, [r7, #12]
 8004820:	e00c      	b.n	800483c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	3308      	adds	r3, #8
 8004826:	60fb      	str	r3, [r7, #12]
 8004828:	e002      	b.n	8004830 <vListInsert+0x2e>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	60fb      	str	r3, [r7, #12]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	68ba      	ldr	r2, [r7, #8]
 8004838:	429a      	cmp	r2, r3
 800483a:	d2f6      	bcs.n	800482a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	685a      	ldr	r2, [r3, #4]
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	683a      	ldr	r2, [r7, #0]
 800484a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	1c5a      	adds	r2, r3, #1
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	601a      	str	r2, [r3, #0]
}
 8004868:	bf00      	nop
 800486a:	3714      	adds	r7, #20
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	691b      	ldr	r3, [r3, #16]
 8004880:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	6892      	ldr	r2, [r2, #8]
 800488a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	6852      	ldr	r2, [r2, #4]
 8004894:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	429a      	cmp	r2, r3
 800489e:	d103      	bne.n	80048a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689a      	ldr	r2, [r3, #8]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	1e5a      	subs	r2, r3, #1
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10a      	bne.n	80048f2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80048dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80048ee:	bf00      	nop
 80048f0:	e7fe      	b.n	80048f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80048f2:	f002 fb67 	bl	8006fc4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048fe:	68f9      	ldr	r1, [r7, #12]
 8004900:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004902:	fb01 f303 	mul.w	r3, r1, r3
 8004906:	441a      	add	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004922:	3b01      	subs	r3, #1
 8004924:	68f9      	ldr	r1, [r7, #12]
 8004926:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004928:	fb01 f303 	mul.w	r3, r1, r3
 800492c:	441a      	add	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	22ff      	movs	r2, #255	; 0xff
 8004936:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	22ff      	movs	r2, #255	; 0xff
 800493e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d114      	bne.n	8004972 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d01a      	beq.n	8004986 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	3310      	adds	r3, #16
 8004954:	4618      	mov	r0, r3
 8004956:	f001 fb39 	bl	8005fcc <xTaskRemoveFromEventList>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d012      	beq.n	8004986 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004960:	4b0c      	ldr	r3, [pc, #48]	; (8004994 <xQueueGenericReset+0xcc>)
 8004962:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	f3bf 8f6f 	isb	sy
 8004970:	e009      	b.n	8004986 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	3310      	adds	r3, #16
 8004976:	4618      	mov	r0, r3
 8004978:	f7ff fef2 	bl	8004760 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	3324      	adds	r3, #36	; 0x24
 8004980:	4618      	mov	r0, r3
 8004982:	f7ff feed 	bl	8004760 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004986:	f002 fb4d 	bl	8007024 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800498a:	2301      	movs	r3, #1
}
 800498c:	4618      	mov	r0, r3
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	e000ed04 	.word	0xe000ed04

08004998 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004998:	b580      	push	{r7, lr}
 800499a:	b08e      	sub	sp, #56	; 0x38
 800499c:	af02      	add	r7, sp, #8
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]
 80049a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10a      	bne.n	80049c2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80049be:	bf00      	nop
 80049c0:	e7fe      	b.n	80049c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d10a      	bne.n	80049de <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80049c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049cc:	f383 8811 	msr	BASEPRI, r3
 80049d0:	f3bf 8f6f 	isb	sy
 80049d4:	f3bf 8f4f 	dsb	sy
 80049d8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80049da:	bf00      	nop
 80049dc:	e7fe      	b.n	80049dc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d002      	beq.n	80049ea <xQueueGenericCreateStatic+0x52>
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <xQueueGenericCreateStatic+0x56>
 80049ea:	2301      	movs	r3, #1
 80049ec:	e000      	b.n	80049f0 <xQueueGenericCreateStatic+0x58>
 80049ee:	2300      	movs	r3, #0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d10a      	bne.n	8004a0a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80049f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f8:	f383 8811 	msr	BASEPRI, r3
 80049fc:	f3bf 8f6f 	isb	sy
 8004a00:	f3bf 8f4f 	dsb	sy
 8004a04:	623b      	str	r3, [r7, #32]
}
 8004a06:	bf00      	nop
 8004a08:	e7fe      	b.n	8004a08 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d102      	bne.n	8004a16 <xQueueGenericCreateStatic+0x7e>
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <xQueueGenericCreateStatic+0x82>
 8004a16:	2301      	movs	r3, #1
 8004a18:	e000      	b.n	8004a1c <xQueueGenericCreateStatic+0x84>
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10a      	bne.n	8004a36 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a24:	f383 8811 	msr	BASEPRI, r3
 8004a28:	f3bf 8f6f 	isb	sy
 8004a2c:	f3bf 8f4f 	dsb	sy
 8004a30:	61fb      	str	r3, [r7, #28]
}
 8004a32:	bf00      	nop
 8004a34:	e7fe      	b.n	8004a34 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004a36:	2350      	movs	r3, #80	; 0x50
 8004a38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	2b50      	cmp	r3, #80	; 0x50
 8004a3e:	d00a      	beq.n	8004a56 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a44:	f383 8811 	msr	BASEPRI, r3
 8004a48:	f3bf 8f6f 	isb	sy
 8004a4c:	f3bf 8f4f 	dsb	sy
 8004a50:	61bb      	str	r3, [r7, #24]
}
 8004a52:	bf00      	nop
 8004a54:	e7fe      	b.n	8004a54 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00d      	beq.n	8004a7c <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a68:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a6e:	9300      	str	r3, [sp, #0]
 8004a70:	4613      	mov	r3, r2
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	68b9      	ldr	r1, [r7, #8]
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	f000 f843 	bl	8004b02 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3730      	adds	r7, #48	; 0x30
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b08a      	sub	sp, #40	; 0x28
 8004a8a:	af02      	add	r7, sp, #8
 8004a8c:	60f8      	str	r0, [r7, #12]
 8004a8e:	60b9      	str	r1, [r7, #8]
 8004a90:	4613      	mov	r3, r2
 8004a92:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d10a      	bne.n	8004ab0 <xQueueGenericCreate+0x2a>
	__asm volatile
 8004a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a9e:	f383 8811 	msr	BASEPRI, r3
 8004aa2:	f3bf 8f6f 	isb	sy
 8004aa6:	f3bf 8f4f 	dsb	sy
 8004aaa:	613b      	str	r3, [r7, #16]
}
 8004aac:	bf00      	nop
 8004aae:	e7fe      	b.n	8004aae <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d102      	bne.n	8004abc <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	61fb      	str	r3, [r7, #28]
 8004aba:	e004      	b.n	8004ac6 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	68ba      	ldr	r2, [r7, #8]
 8004ac0:	fb02 f303 	mul.w	r3, r2, r3
 8004ac4:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	3350      	adds	r3, #80	; 0x50
 8004aca:	4618      	mov	r0, r3
 8004acc:	f002 fb9c 	bl	8007208 <pvPortMalloc>
 8004ad0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00f      	beq.n	8004af8 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	3350      	adds	r3, #80	; 0x50
 8004adc:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004ae6:	79fa      	ldrb	r2, [r7, #7]
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	4613      	mov	r3, r2
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	68b9      	ldr	r1, [r7, #8]
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 f805 	bl	8004b02 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004af8:	69bb      	ldr	r3, [r7, #24]
	}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3720      	adds	r7, #32
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b084      	sub	sp, #16
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	60f8      	str	r0, [r7, #12]
 8004b0a:	60b9      	str	r1, [r7, #8]
 8004b0c:	607a      	str	r2, [r7, #4]
 8004b0e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d103      	bne.n	8004b1e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	69ba      	ldr	r2, [r7, #24]
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	e002      	b.n	8004b24 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004b30:	2101      	movs	r1, #1
 8004b32:	69b8      	ldr	r0, [r7, #24]
 8004b34:	f7ff fec8 	bl	80048c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	78fa      	ldrb	r2, [r7, #3]
 8004b3c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004b40:	bf00      	nop
 8004b42:	3710      	adds	r7, #16
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00e      	beq.n	8004b74 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004b68:	2300      	movs	r3, #0
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	2100      	movs	r1, #0
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f8a2 	bl	8004cb8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004b74:	bf00      	nop
 8004b76:	3708      	adds	r7, #8
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b086      	sub	sp, #24
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	4603      	mov	r3, r0
 8004b84:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004b86:	2301      	movs	r3, #1
 8004b88:	617b      	str	r3, [r7, #20]
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004b8e:	79fb      	ldrb	r3, [r7, #7]
 8004b90:	461a      	mov	r2, r3
 8004b92:	6939      	ldr	r1, [r7, #16]
 8004b94:	6978      	ldr	r0, [r7, #20]
 8004b96:	f7ff ff76 	bl	8004a86 <xQueueGenericCreate>
 8004b9a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f7ff ffd3 	bl	8004b48 <prvInitialiseMutex>

		return pxNewQueue;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
	}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3718      	adds	r7, #24
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b088      	sub	sp, #32
 8004bb0:	af02      	add	r7, sp, #8
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	6039      	str	r1, [r7, #0]
 8004bb6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004bc0:	79fb      	ldrb	r3, [r7, #7]
 8004bc2:	9300      	str	r3, [sp, #0]
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	6939      	ldr	r1, [r7, #16]
 8004bca:	6978      	ldr	r0, [r7, #20]
 8004bcc:	f7ff fee4 	bl	8004998 <xQueueGenericCreateStatic>
 8004bd0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f7ff ffb8 	bl	8004b48 <prvInitialiseMutex>

		return pxNewQueue;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
	}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8004be2:	b590      	push	{r4, r7, lr}
 8004be4:	b087      	sub	sp, #28
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d10a      	bne.n	8004c0a <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8004bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf8:	f383 8811 	msr	BASEPRI, r3
 8004bfc:	f3bf 8f6f 	isb	sy
 8004c00:	f3bf 8f4f 	dsb	sy
 8004c04:	60fb      	str	r3, [r7, #12]
}
 8004c06:	bf00      	nop
 8004c08:	e7fe      	b.n	8004c08 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	685c      	ldr	r4, [r3, #4]
 8004c0e:	f001 fba5 	bl	800635c <xTaskGetCurrentTaskHandle>
 8004c12:	4603      	mov	r3, r0
 8004c14:	429c      	cmp	r4, r3
 8004c16:	d111      	bne.n	8004c3c <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	1e5a      	subs	r2, r3, #1
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d105      	bne.n	8004c36 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	2100      	movs	r1, #0
 8004c30:	6938      	ldr	r0, [r7, #16]
 8004c32:	f000 f841 	bl	8004cb8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8004c36:	2301      	movs	r3, #1
 8004c38:	617b      	str	r3, [r7, #20]
 8004c3a:	e001      	b.n	8004c40 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004c40:	697b      	ldr	r3, [r7, #20]
	}
 8004c42:	4618      	mov	r0, r3
 8004c44:	371c      	adds	r7, #28
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd90      	pop	{r4, r7, pc}

08004c4a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8004c4a:	b590      	push	{r4, r7, lr}
 8004c4c:	b087      	sub	sp, #28
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
 8004c52:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10a      	bne.n	8004c74 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8004c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c62:	f383 8811 	msr	BASEPRI, r3
 8004c66:	f3bf 8f6f 	isb	sy
 8004c6a:	f3bf 8f4f 	dsb	sy
 8004c6e:	60fb      	str	r3, [r7, #12]
}
 8004c70:	bf00      	nop
 8004c72:	e7fe      	b.n	8004c72 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	685c      	ldr	r4, [r3, #4]
 8004c78:	f001 fb70 	bl	800635c <xTaskGetCurrentTaskHandle>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	429c      	cmp	r4, r3
 8004c80:	d107      	bne.n	8004c92 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	1c5a      	adds	r2, r3, #1
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	617b      	str	r3, [r7, #20]
 8004c90:	e00c      	b.n	8004cac <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8004c92:	6839      	ldr	r1, [r7, #0]
 8004c94:	6938      	ldr	r0, [r7, #16]
 8004c96:	f000 fa85 	bl	80051a4 <xQueueSemaphoreTake>
 8004c9a:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d004      	beq.n	8004cac <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	1c5a      	adds	r2, r3, #1
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8004cac:	697b      	ldr	r3, [r7, #20]
	}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	371c      	adds	r7, #28
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd90      	pop	{r4, r7, pc}
	...

08004cb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b08e      	sub	sp, #56	; 0x38
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
 8004cc4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d10a      	bne.n	8004cea <xQueueGenericSend+0x32>
	__asm volatile
 8004cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004ce6:	bf00      	nop
 8004ce8:	e7fe      	b.n	8004ce8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d103      	bne.n	8004cf8 <xQueueGenericSend+0x40>
 8004cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d101      	bne.n	8004cfc <xQueueGenericSend+0x44>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e000      	b.n	8004cfe <xQueueGenericSend+0x46>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10a      	bne.n	8004d18 <xQueueGenericSend+0x60>
	__asm volatile
 8004d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d06:	f383 8811 	msr	BASEPRI, r3
 8004d0a:	f3bf 8f6f 	isb	sy
 8004d0e:	f3bf 8f4f 	dsb	sy
 8004d12:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004d14:	bf00      	nop
 8004d16:	e7fe      	b.n	8004d16 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d103      	bne.n	8004d26 <xQueueGenericSend+0x6e>
 8004d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d101      	bne.n	8004d2a <xQueueGenericSend+0x72>
 8004d26:	2301      	movs	r3, #1
 8004d28:	e000      	b.n	8004d2c <xQueueGenericSend+0x74>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d10a      	bne.n	8004d46 <xQueueGenericSend+0x8e>
	__asm volatile
 8004d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d34:	f383 8811 	msr	BASEPRI, r3
 8004d38:	f3bf 8f6f 	isb	sy
 8004d3c:	f3bf 8f4f 	dsb	sy
 8004d40:	623b      	str	r3, [r7, #32]
}
 8004d42:	bf00      	nop
 8004d44:	e7fe      	b.n	8004d44 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d46:	f001 fb19 	bl	800637c <xTaskGetSchedulerState>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d102      	bne.n	8004d56 <xQueueGenericSend+0x9e>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d101      	bne.n	8004d5a <xQueueGenericSend+0xa2>
 8004d56:	2301      	movs	r3, #1
 8004d58:	e000      	b.n	8004d5c <xQueueGenericSend+0xa4>
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10a      	bne.n	8004d76 <xQueueGenericSend+0xbe>
	__asm volatile
 8004d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d64:	f383 8811 	msr	BASEPRI, r3
 8004d68:	f3bf 8f6f 	isb	sy
 8004d6c:	f3bf 8f4f 	dsb	sy
 8004d70:	61fb      	str	r3, [r7, #28]
}
 8004d72:	bf00      	nop
 8004d74:	e7fe      	b.n	8004d74 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d76:	f002 f925 	bl	8006fc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d302      	bcc.n	8004d8c <xQueueGenericSend+0xd4>
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d129      	bne.n	8004de0 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d8c:	683a      	ldr	r2, [r7, #0]
 8004d8e:	68b9      	ldr	r1, [r7, #8]
 8004d90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d92:	f000 fb2b 	bl	80053ec <prvCopyDataToQueue>
 8004d96:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d010      	beq.n	8004dc2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004da2:	3324      	adds	r3, #36	; 0x24
 8004da4:	4618      	mov	r0, r3
 8004da6:	f001 f911 	bl	8005fcc <xTaskRemoveFromEventList>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d013      	beq.n	8004dd8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004db0:	4b3f      	ldr	r3, [pc, #252]	; (8004eb0 <xQueueGenericSend+0x1f8>)
 8004db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	f3bf 8f4f 	dsb	sy
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	e00a      	b.n	8004dd8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d007      	beq.n	8004dd8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004dc8:	4b39      	ldr	r3, [pc, #228]	; (8004eb0 <xQueueGenericSend+0x1f8>)
 8004dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004dd8:	f002 f924 	bl	8007024 <vPortExitCritical>
				return pdPASS;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e063      	b.n	8004ea8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d103      	bne.n	8004dee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004de6:	f002 f91d 	bl	8007024 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004dea:	2300      	movs	r3, #0
 8004dec:	e05c      	b.n	8004ea8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d106      	bne.n	8004e02 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004df4:	f107 0314 	add.w	r3, r7, #20
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f001 f94b 	bl	8006094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e02:	f002 f90f 	bl	8007024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e06:	f000 feb3 	bl	8005b70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e0a:	f002 f8db 	bl	8006fc4 <vPortEnterCritical>
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e14:	b25b      	sxtb	r3, r3
 8004e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1a:	d103      	bne.n	8004e24 <xQueueGenericSend+0x16c>
 8004e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e2a:	b25b      	sxtb	r3, r3
 8004e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e30:	d103      	bne.n	8004e3a <xQueueGenericSend+0x182>
 8004e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e3a:	f002 f8f3 	bl	8007024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e3e:	1d3a      	adds	r2, r7, #4
 8004e40:	f107 0314 	add.w	r3, r7, #20
 8004e44:	4611      	mov	r1, r2
 8004e46:	4618      	mov	r0, r3
 8004e48:	f001 f93a 	bl	80060c0 <xTaskCheckForTimeOut>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d124      	bne.n	8004e9c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004e52:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e54:	f000 fbc2 	bl	80055dc <prvIsQueueFull>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d018      	beq.n	8004e90 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e60:	3310      	adds	r3, #16
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	4611      	mov	r1, r2
 8004e66:	4618      	mov	r0, r3
 8004e68:	f001 f860 	bl	8005f2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004e6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e6e:	f000 fb4d 	bl	800550c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004e72:	f000 fe8b 	bl	8005b8c <xTaskResumeAll>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f47f af7c 	bne.w	8004d76 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004e7e:	4b0c      	ldr	r3, [pc, #48]	; (8004eb0 <xQueueGenericSend+0x1f8>)
 8004e80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	f3bf 8f4f 	dsb	sy
 8004e8a:	f3bf 8f6f 	isb	sy
 8004e8e:	e772      	b.n	8004d76 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004e90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e92:	f000 fb3b 	bl	800550c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e96:	f000 fe79 	bl	8005b8c <xTaskResumeAll>
 8004e9a:	e76c      	b.n	8004d76 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e9e:	f000 fb35 	bl	800550c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ea2:	f000 fe73 	bl	8005b8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004ea6:	2300      	movs	r3, #0
		}
	}
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3738      	adds	r7, #56	; 0x38
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	e000ed04 	.word	0xe000ed04

08004eb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b08e      	sub	sp, #56	; 0x38
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]
 8004ec0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed0:	f383 8811 	msr	BASEPRI, r3
 8004ed4:	f3bf 8f6f 	isb	sy
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004ede:	bf00      	nop
 8004ee0:	e7fe      	b.n	8004ee0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d103      	bne.n	8004ef0 <xQueueGenericSendFromISR+0x3c>
 8004ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d101      	bne.n	8004ef4 <xQueueGenericSendFromISR+0x40>
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e000      	b.n	8004ef6 <xQueueGenericSendFromISR+0x42>
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10a      	bne.n	8004f10 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efe:	f383 8811 	msr	BASEPRI, r3
 8004f02:	f3bf 8f6f 	isb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	623b      	str	r3, [r7, #32]
}
 8004f0c:	bf00      	nop
 8004f0e:	e7fe      	b.n	8004f0e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d103      	bne.n	8004f1e <xQueueGenericSendFromISR+0x6a>
 8004f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d101      	bne.n	8004f22 <xQueueGenericSendFromISR+0x6e>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e000      	b.n	8004f24 <xQueueGenericSendFromISR+0x70>
 8004f22:	2300      	movs	r3, #0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10a      	bne.n	8004f3e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f2c:	f383 8811 	msr	BASEPRI, r3
 8004f30:	f3bf 8f6f 	isb	sy
 8004f34:	f3bf 8f4f 	dsb	sy
 8004f38:	61fb      	str	r3, [r7, #28]
}
 8004f3a:	bf00      	nop
 8004f3c:	e7fe      	b.n	8004f3c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f3e:	f002 f923 	bl	8007188 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004f42:	f3ef 8211 	mrs	r2, BASEPRI
 8004f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4a:	f383 8811 	msr	BASEPRI, r3
 8004f4e:	f3bf 8f6f 	isb	sy
 8004f52:	f3bf 8f4f 	dsb	sy
 8004f56:	61ba      	str	r2, [r7, #24]
 8004f58:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004f5a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d302      	bcc.n	8004f70 <xQueueGenericSendFromISR+0xbc>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d12c      	bne.n	8004fca <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	68b9      	ldr	r1, [r7, #8]
 8004f7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f80:	f000 fa34 	bl	80053ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004f84:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f8c:	d112      	bne.n	8004fb4 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d016      	beq.n	8004fc4 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f98:	3324      	adds	r3, #36	; 0x24
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f001 f816 	bl	8005fcc <xTaskRemoveFromEventList>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00e      	beq.n	8004fc4 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00b      	beq.n	8004fc4 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	601a      	str	r2, [r3, #0]
 8004fb2:	e007      	b.n	8004fc4 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004fb4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004fb8:	3301      	adds	r3, #1
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	b25a      	sxtb	r2, r3
 8004fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004fc8:	e001      	b.n	8004fce <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	637b      	str	r3, [r7, #52]	; 0x34
 8004fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fd0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004fd8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004fda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3738      	adds	r7, #56	; 0x38
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b08c      	sub	sp, #48	; 0x30
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10a      	bne.n	8005014 <xQueueReceive+0x30>
	__asm volatile
 8004ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005002:	f383 8811 	msr	BASEPRI, r3
 8005006:	f3bf 8f6f 	isb	sy
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	623b      	str	r3, [r7, #32]
}
 8005010:	bf00      	nop
 8005012:	e7fe      	b.n	8005012 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d103      	bne.n	8005022 <xQueueReceive+0x3e>
 800501a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800501c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <xQueueReceive+0x42>
 8005022:	2301      	movs	r3, #1
 8005024:	e000      	b.n	8005028 <xQueueReceive+0x44>
 8005026:	2300      	movs	r3, #0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d10a      	bne.n	8005042 <xQueueReceive+0x5e>
	__asm volatile
 800502c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005030:	f383 8811 	msr	BASEPRI, r3
 8005034:	f3bf 8f6f 	isb	sy
 8005038:	f3bf 8f4f 	dsb	sy
 800503c:	61fb      	str	r3, [r7, #28]
}
 800503e:	bf00      	nop
 8005040:	e7fe      	b.n	8005040 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005042:	f001 f99b 	bl	800637c <xTaskGetSchedulerState>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d102      	bne.n	8005052 <xQueueReceive+0x6e>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d101      	bne.n	8005056 <xQueueReceive+0x72>
 8005052:	2301      	movs	r3, #1
 8005054:	e000      	b.n	8005058 <xQueueReceive+0x74>
 8005056:	2300      	movs	r3, #0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d10a      	bne.n	8005072 <xQueueReceive+0x8e>
	__asm volatile
 800505c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005060:	f383 8811 	msr	BASEPRI, r3
 8005064:	f3bf 8f6f 	isb	sy
 8005068:	f3bf 8f4f 	dsb	sy
 800506c:	61bb      	str	r3, [r7, #24]
}
 800506e:	bf00      	nop
 8005070:	e7fe      	b.n	8005070 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005072:	f001 ffa7 	bl	8006fc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800507c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507e:	2b00      	cmp	r3, #0
 8005080:	d01f      	beq.n	80050c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005082:	68b9      	ldr	r1, [r7, #8]
 8005084:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005086:	f000 fa1b 	bl	80054c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800508a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508c:	1e5a      	subs	r2, r3, #1
 800508e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005090:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00f      	beq.n	80050ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800509a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509c:	3310      	adds	r3, #16
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 ff94 	bl	8005fcc <xTaskRemoveFromEventList>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d007      	beq.n	80050ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80050aa:	4b3d      	ldr	r3, [pc, #244]	; (80051a0 <xQueueReceive+0x1bc>)
 80050ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050b0:	601a      	str	r2, [r3, #0]
 80050b2:	f3bf 8f4f 	dsb	sy
 80050b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80050ba:	f001 ffb3 	bl	8007024 <vPortExitCritical>
				return pdPASS;
 80050be:	2301      	movs	r3, #1
 80050c0:	e069      	b.n	8005196 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d103      	bne.n	80050d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050c8:	f001 ffac 	bl	8007024 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80050cc:	2300      	movs	r3, #0
 80050ce:	e062      	b.n	8005196 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d106      	bne.n	80050e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050d6:	f107 0310 	add.w	r3, r7, #16
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 ffda 	bl	8006094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050e0:	2301      	movs	r3, #1
 80050e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050e4:	f001 ff9e 	bl	8007024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050e8:	f000 fd42 	bl	8005b70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050ec:	f001 ff6a 	bl	8006fc4 <vPortEnterCritical>
 80050f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050f6:	b25b      	sxtb	r3, r3
 80050f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fc:	d103      	bne.n	8005106 <xQueueReceive+0x122>
 80050fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005108:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800510c:	b25b      	sxtb	r3, r3
 800510e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005112:	d103      	bne.n	800511c <xQueueReceive+0x138>
 8005114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005116:	2200      	movs	r2, #0
 8005118:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800511c:	f001 ff82 	bl	8007024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005120:	1d3a      	adds	r2, r7, #4
 8005122:	f107 0310 	add.w	r3, r7, #16
 8005126:	4611      	mov	r1, r2
 8005128:	4618      	mov	r0, r3
 800512a:	f000 ffc9 	bl	80060c0 <xTaskCheckForTimeOut>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d123      	bne.n	800517c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005134:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005136:	f000 fa3b 	bl	80055b0 <prvIsQueueEmpty>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d017      	beq.n	8005170 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005142:	3324      	adds	r3, #36	; 0x24
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	4611      	mov	r1, r2
 8005148:	4618      	mov	r0, r3
 800514a:	f000 feef 	bl	8005f2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800514e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005150:	f000 f9dc 	bl	800550c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005154:	f000 fd1a 	bl	8005b8c <xTaskResumeAll>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d189      	bne.n	8005072 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800515e:	4b10      	ldr	r3, [pc, #64]	; (80051a0 <xQueueReceive+0x1bc>)
 8005160:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005164:	601a      	str	r2, [r3, #0]
 8005166:	f3bf 8f4f 	dsb	sy
 800516a:	f3bf 8f6f 	isb	sy
 800516e:	e780      	b.n	8005072 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005170:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005172:	f000 f9cb 	bl	800550c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005176:	f000 fd09 	bl	8005b8c <xTaskResumeAll>
 800517a:	e77a      	b.n	8005072 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800517c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800517e:	f000 f9c5 	bl	800550c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005182:	f000 fd03 	bl	8005b8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005186:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005188:	f000 fa12 	bl	80055b0 <prvIsQueueEmpty>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	f43f af6f 	beq.w	8005072 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005194:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005196:	4618      	mov	r0, r3
 8005198:	3730      	adds	r7, #48	; 0x30
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	e000ed04 	.word	0xe000ed04

080051a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08e      	sub	sp, #56	; 0x38
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80051ae:	2300      	movs	r3, #0
 80051b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80051b6:	2300      	movs	r3, #0
 80051b8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d10a      	bne.n	80051d6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80051c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c4:	f383 8811 	msr	BASEPRI, r3
 80051c8:	f3bf 8f6f 	isb	sy
 80051cc:	f3bf 8f4f 	dsb	sy
 80051d0:	623b      	str	r3, [r7, #32]
}
 80051d2:	bf00      	nop
 80051d4:	e7fe      	b.n	80051d4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80051d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80051de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e2:	f383 8811 	msr	BASEPRI, r3
 80051e6:	f3bf 8f6f 	isb	sy
 80051ea:	f3bf 8f4f 	dsb	sy
 80051ee:	61fb      	str	r3, [r7, #28]
}
 80051f0:	bf00      	nop
 80051f2:	e7fe      	b.n	80051f2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051f4:	f001 f8c2 	bl	800637c <xTaskGetSchedulerState>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d102      	bne.n	8005204 <xQueueSemaphoreTake+0x60>
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <xQueueSemaphoreTake+0x64>
 8005204:	2301      	movs	r3, #1
 8005206:	e000      	b.n	800520a <xQueueSemaphoreTake+0x66>
 8005208:	2300      	movs	r3, #0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d10a      	bne.n	8005224 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800520e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005212:	f383 8811 	msr	BASEPRI, r3
 8005216:	f3bf 8f6f 	isb	sy
 800521a:	f3bf 8f4f 	dsb	sy
 800521e:	61bb      	str	r3, [r7, #24]
}
 8005220:	bf00      	nop
 8005222:	e7fe      	b.n	8005222 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005224:	f001 fece 	bl	8006fc4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800522a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800522e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005230:	2b00      	cmp	r3, #0
 8005232:	d024      	beq.n	800527e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005236:	1e5a      	subs	r2, r3, #1
 8005238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800523a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800523c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d104      	bne.n	800524e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005244:	f001 fa1a 	bl	800667c <pvTaskIncrementMutexHeldCount>
 8005248:	4602      	mov	r2, r0
 800524a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800524c:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800524e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00f      	beq.n	8005276 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005258:	3310      	adds	r3, #16
 800525a:	4618      	mov	r0, r3
 800525c:	f000 feb6 	bl	8005fcc <xTaskRemoveFromEventList>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d007      	beq.n	8005276 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005266:	4b54      	ldr	r3, [pc, #336]	; (80053b8 <xQueueSemaphoreTake+0x214>)
 8005268:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800526c:	601a      	str	r2, [r3, #0]
 800526e:	f3bf 8f4f 	dsb	sy
 8005272:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005276:	f001 fed5 	bl	8007024 <vPortExitCritical>
				return pdPASS;
 800527a:	2301      	movs	r3, #1
 800527c:	e097      	b.n	80053ae <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d111      	bne.n	80052a8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00a      	beq.n	80052a0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800528a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800528e:	f383 8811 	msr	BASEPRI, r3
 8005292:	f3bf 8f6f 	isb	sy
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	617b      	str	r3, [r7, #20]
}
 800529c:	bf00      	nop
 800529e:	e7fe      	b.n	800529e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80052a0:	f001 fec0 	bl	8007024 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052a4:	2300      	movs	r3, #0
 80052a6:	e082      	b.n	80053ae <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d106      	bne.n	80052bc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052ae:	f107 030c 	add.w	r3, r7, #12
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 feee 	bl	8006094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052b8:	2301      	movs	r3, #1
 80052ba:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052bc:	f001 feb2 	bl	8007024 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052c0:	f000 fc56 	bl	8005b70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052c4:	f001 fe7e 	bl	8006fc4 <vPortEnterCritical>
 80052c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052ce:	b25b      	sxtb	r3, r3
 80052d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d4:	d103      	bne.n	80052de <xQueueSemaphoreTake+0x13a>
 80052d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052e4:	b25b      	sxtb	r3, r3
 80052e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ea:	d103      	bne.n	80052f4 <xQueueSemaphoreTake+0x150>
 80052ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052f4:	f001 fe96 	bl	8007024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052f8:	463a      	mov	r2, r7
 80052fa:	f107 030c 	add.w	r3, r7, #12
 80052fe:	4611      	mov	r1, r2
 8005300:	4618      	mov	r0, r3
 8005302:	f000 fedd 	bl	80060c0 <xTaskCheckForTimeOut>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d132      	bne.n	8005372 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800530c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800530e:	f000 f94f 	bl	80055b0 <prvIsQueueEmpty>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d026      	beq.n	8005366 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d109      	bne.n	8005334 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005320:	f001 fe50 	bl	8006fc4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	4618      	mov	r0, r3
 800532a:	f001 f845 	bl	80063b8 <xTaskPriorityInherit>
 800532e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005330:	f001 fe78 	bl	8007024 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005336:	3324      	adds	r3, #36	; 0x24
 8005338:	683a      	ldr	r2, [r7, #0]
 800533a:	4611      	mov	r1, r2
 800533c:	4618      	mov	r0, r3
 800533e:	f000 fdf5 	bl	8005f2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005342:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005344:	f000 f8e2 	bl	800550c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005348:	f000 fc20 	bl	8005b8c <xTaskResumeAll>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	f47f af68 	bne.w	8005224 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005354:	4b18      	ldr	r3, [pc, #96]	; (80053b8 <xQueueSemaphoreTake+0x214>)
 8005356:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800535a:	601a      	str	r2, [r3, #0]
 800535c:	f3bf 8f4f 	dsb	sy
 8005360:	f3bf 8f6f 	isb	sy
 8005364:	e75e      	b.n	8005224 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005366:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005368:	f000 f8d0 	bl	800550c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800536c:	f000 fc0e 	bl	8005b8c <xTaskResumeAll>
 8005370:	e758      	b.n	8005224 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005372:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005374:	f000 f8ca 	bl	800550c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005378:	f000 fc08 	bl	8005b8c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800537c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800537e:	f000 f917 	bl	80055b0 <prvIsQueueEmpty>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	f43f af4d 	beq.w	8005224 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800538a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00d      	beq.n	80053ac <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005390:	f001 fe18 	bl	8006fc4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005394:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005396:	f000 f811 	bl	80053bc <prvGetDisinheritPriorityAfterTimeout>
 800539a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800539c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80053a2:	4618      	mov	r0, r3
 80053a4:	f001 f8e4 	bl	8006570 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80053a8:	f001 fe3c 	bl	8007024 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3738      	adds	r7, #56	; 0x38
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	e000ed04 	.word	0xe000ed04

080053bc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d006      	beq.n	80053da <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80053d6:	60fb      	str	r3, [r7, #12]
 80053d8:	e001      	b.n	80053de <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80053da:	2300      	movs	r3, #0
 80053dc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80053de:	68fb      	ldr	r3, [r7, #12]
	}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3714      	adds	r7, #20
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b086      	sub	sp, #24
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	60b9      	str	r1, [r7, #8]
 80053f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80053f8:	2300      	movs	r3, #0
 80053fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005400:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10d      	bne.n	8005426 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d14d      	bne.n	80054ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	4618      	mov	r0, r3
 8005418:	f001 f83c 	bl	8006494 <xTaskPriorityDisinherit>
 800541c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	605a      	str	r2, [r3, #4]
 8005424:	e043      	b.n	80054ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d119      	bne.n	8005460 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6898      	ldr	r0, [r3, #8]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005434:	461a      	mov	r2, r3
 8005436:	68b9      	ldr	r1, [r7, #8]
 8005438:	f002 f9e3 	bl	8007802 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	689a      	ldr	r2, [r3, #8]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	441a      	add	r2, r3
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	689a      	ldr	r2, [r3, #8]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	429a      	cmp	r2, r3
 8005454:	d32b      	bcc.n	80054ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	609a      	str	r2, [r3, #8]
 800545e:	e026      	b.n	80054ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	68d8      	ldr	r0, [r3, #12]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005468:	461a      	mov	r2, r3
 800546a:	68b9      	ldr	r1, [r7, #8]
 800546c:	f002 f9c9 	bl	8007802 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	68da      	ldr	r2, [r3, #12]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005478:	425b      	negs	r3, r3
 800547a:	441a      	add	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	68da      	ldr	r2, [r3, #12]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	429a      	cmp	r2, r3
 800548a:	d207      	bcs.n	800549c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005494:	425b      	negs	r3, r3
 8005496:	441a      	add	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d105      	bne.n	80054ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d002      	beq.n	80054ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	3b01      	subs	r3, #1
 80054ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	1c5a      	adds	r2, r3, #1
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80054b6:	697b      	ldr	r3, [r7, #20]
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3718      	adds	r7, #24
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d018      	beq.n	8005504 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	68da      	ldr	r2, [r3, #12]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054da:	441a      	add	r2, r3
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	68da      	ldr	r2, [r3, #12]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d303      	bcc.n	80054f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	68d9      	ldr	r1, [r3, #12]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fc:	461a      	mov	r2, r3
 80054fe:	6838      	ldr	r0, [r7, #0]
 8005500:	f002 f97f 	bl	8007802 <memcpy>
	}
}
 8005504:	bf00      	nop
 8005506:	3708      	adds	r7, #8
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005514:	f001 fd56 	bl	8006fc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800551e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005520:	e011      	b.n	8005546 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	2b00      	cmp	r3, #0
 8005528:	d012      	beq.n	8005550 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	3324      	adds	r3, #36	; 0x24
 800552e:	4618      	mov	r0, r3
 8005530:	f000 fd4c 	bl	8005fcc <xTaskRemoveFromEventList>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800553a:	f000 fe23 	bl	8006184 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800553e:	7bfb      	ldrb	r3, [r7, #15]
 8005540:	3b01      	subs	r3, #1
 8005542:	b2db      	uxtb	r3, r3
 8005544:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800554a:	2b00      	cmp	r3, #0
 800554c:	dce9      	bgt.n	8005522 <prvUnlockQueue+0x16>
 800554e:	e000      	b.n	8005552 <prvUnlockQueue+0x46>
					break;
 8005550:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	22ff      	movs	r2, #255	; 0xff
 8005556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800555a:	f001 fd63 	bl	8007024 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800555e:	f001 fd31 	bl	8006fc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005568:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800556a:	e011      	b.n	8005590 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d012      	beq.n	800559a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	3310      	adds	r3, #16
 8005578:	4618      	mov	r0, r3
 800557a:	f000 fd27 	bl	8005fcc <xTaskRemoveFromEventList>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d001      	beq.n	8005588 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005584:	f000 fdfe 	bl	8006184 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005588:	7bbb      	ldrb	r3, [r7, #14]
 800558a:	3b01      	subs	r3, #1
 800558c:	b2db      	uxtb	r3, r3
 800558e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005590:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005594:	2b00      	cmp	r3, #0
 8005596:	dce9      	bgt.n	800556c <prvUnlockQueue+0x60>
 8005598:	e000      	b.n	800559c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800559a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	22ff      	movs	r2, #255	; 0xff
 80055a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80055a4:	f001 fd3e 	bl	8007024 <vPortExitCritical>
}
 80055a8:	bf00      	nop
 80055aa:	3710      	adds	r7, #16
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80055b8:	f001 fd04 	bl	8006fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d102      	bne.n	80055ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80055c4:	2301      	movs	r3, #1
 80055c6:	60fb      	str	r3, [r7, #12]
 80055c8:	e001      	b.n	80055ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80055ca:	2300      	movs	r3, #0
 80055cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80055ce:	f001 fd29 	bl	8007024 <vPortExitCritical>

	return xReturn;
 80055d2:	68fb      	ldr	r3, [r7, #12]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80055e4:	f001 fcee 	bl	8006fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d102      	bne.n	80055fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80055f4:	2301      	movs	r3, #1
 80055f6:	60fb      	str	r3, [r7, #12]
 80055f8:	e001      	b.n	80055fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80055fa:	2300      	movs	r3, #0
 80055fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80055fe:	f001 fd11 	bl	8007024 <vPortExitCritical>

	return xReturn;
 8005602:	68fb      	ldr	r3, [r7, #12]
}
 8005604:	4618      	mov	r0, r3
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005616:	2300      	movs	r3, #0
 8005618:	60fb      	str	r3, [r7, #12]
 800561a:	e014      	b.n	8005646 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800561c:	4a0f      	ldr	r2, [pc, #60]	; (800565c <vQueueAddToRegistry+0x50>)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10b      	bne.n	8005640 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005628:	490c      	ldr	r1, [pc, #48]	; (800565c <vQueueAddToRegistry+0x50>)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005632:	4a0a      	ldr	r2, [pc, #40]	; (800565c <vQueueAddToRegistry+0x50>)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	00db      	lsls	r3, r3, #3
 8005638:	4413      	add	r3, r2
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800563e:	e006      	b.n	800564e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	3301      	adds	r3, #1
 8005644:	60fb      	str	r3, [r7, #12]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2b07      	cmp	r3, #7
 800564a:	d9e7      	bls.n	800561c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800564c:	bf00      	nop
 800564e:	bf00      	nop
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	20002180 	.word	0x20002180

08005660 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005670:	f001 fca8 	bl	8006fc4 <vPortEnterCritical>
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800567a:	b25b      	sxtb	r3, r3
 800567c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005680:	d103      	bne.n	800568a <vQueueWaitForMessageRestricted+0x2a>
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005690:	b25b      	sxtb	r3, r3
 8005692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005696:	d103      	bne.n	80056a0 <vQueueWaitForMessageRestricted+0x40>
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80056a0:	f001 fcc0 	bl	8007024 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d106      	bne.n	80056ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	3324      	adds	r3, #36	; 0x24
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	68b9      	ldr	r1, [r7, #8]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f000 fc5d 	bl	8005f74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80056ba:	6978      	ldr	r0, [r7, #20]
 80056bc:	f7ff ff26 	bl	800550c <prvUnlockQueue>
	}
 80056c0:	bf00      	nop
 80056c2:	3718      	adds	r7, #24
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b08e      	sub	sp, #56	; 0x38
 80056cc:	af04      	add	r7, sp, #16
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80056d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10a      	bne.n	80056f2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80056dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056e0:	f383 8811 	msr	BASEPRI, r3
 80056e4:	f3bf 8f6f 	isb	sy
 80056e8:	f3bf 8f4f 	dsb	sy
 80056ec:	623b      	str	r3, [r7, #32]
}
 80056ee:	bf00      	nop
 80056f0:	e7fe      	b.n	80056f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80056f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10a      	bne.n	800570e <xTaskCreateStatic+0x46>
	__asm volatile
 80056f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056fc:	f383 8811 	msr	BASEPRI, r3
 8005700:	f3bf 8f6f 	isb	sy
 8005704:	f3bf 8f4f 	dsb	sy
 8005708:	61fb      	str	r3, [r7, #28]
}
 800570a:	bf00      	nop
 800570c:	e7fe      	b.n	800570c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800570e:	23bc      	movs	r3, #188	; 0xbc
 8005710:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	2bbc      	cmp	r3, #188	; 0xbc
 8005716:	d00a      	beq.n	800572e <xTaskCreateStatic+0x66>
	__asm volatile
 8005718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800571c:	f383 8811 	msr	BASEPRI, r3
 8005720:	f3bf 8f6f 	isb	sy
 8005724:	f3bf 8f4f 	dsb	sy
 8005728:	61bb      	str	r3, [r7, #24]
}
 800572a:	bf00      	nop
 800572c:	e7fe      	b.n	800572c <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800572e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005730:	2b00      	cmp	r3, #0
 8005732:	d01e      	beq.n	8005772 <xTaskCreateStatic+0xaa>
 8005734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005736:	2b00      	cmp	r3, #0
 8005738:	d01b      	beq.n	8005772 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800573a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800573c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005742:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005746:	2202      	movs	r2, #2
 8005748:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800574c:	2300      	movs	r3, #0
 800574e:	9303      	str	r3, [sp, #12]
 8005750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005752:	9302      	str	r3, [sp, #8]
 8005754:	f107 0314 	add.w	r3, r7, #20
 8005758:	9301      	str	r3, [sp, #4]
 800575a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575c:	9300      	str	r3, [sp, #0]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	68b9      	ldr	r1, [r7, #8]
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f000 f851 	bl	800580c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800576a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800576c:	f000 f8ec 	bl	8005948 <prvAddNewTaskToReadyList>
 8005770:	e001      	b.n	8005776 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8005772:	2300      	movs	r3, #0
 8005774:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005776:	697b      	ldr	r3, [r7, #20]
	}
 8005778:	4618      	mov	r0, r3
 800577a:	3728      	adds	r7, #40	; 0x28
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005780:	b580      	push	{r7, lr}
 8005782:	b08c      	sub	sp, #48	; 0x30
 8005784:	af04      	add	r7, sp, #16
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	603b      	str	r3, [r7, #0]
 800578c:	4613      	mov	r3, r2
 800578e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005790:	88fb      	ldrh	r3, [r7, #6]
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4618      	mov	r0, r3
 8005796:	f001 fd37 	bl	8007208 <pvPortMalloc>
 800579a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00e      	beq.n	80057c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80057a2:	20bc      	movs	r0, #188	; 0xbc
 80057a4:	f001 fd30 	bl	8007208 <pvPortMalloc>
 80057a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	631a      	str	r2, [r3, #48]	; 0x30
 80057b6:	e005      	b.n	80057c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80057b8:	6978      	ldr	r0, [r7, #20]
 80057ba:	f001 fde9 	bl	8007390 <vPortFree>
 80057be:	e001      	b.n	80057c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80057c0:	2300      	movs	r3, #0
 80057c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d017      	beq.n	80057fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80057d2:	88fa      	ldrh	r2, [r7, #6]
 80057d4:	2300      	movs	r3, #0
 80057d6:	9303      	str	r3, [sp, #12]
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	9302      	str	r3, [sp, #8]
 80057dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057de:	9301      	str	r3, [sp, #4]
 80057e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	68b9      	ldr	r1, [r7, #8]
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 f80f 	bl	800580c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80057ee:	69f8      	ldr	r0, [r7, #28]
 80057f0:	f000 f8aa 	bl	8005948 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80057f4:	2301      	movs	r3, #1
 80057f6:	61bb      	str	r3, [r7, #24]
 80057f8:	e002      	b.n	8005800 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80057fa:	f04f 33ff 	mov.w	r3, #4294967295
 80057fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005800:	69bb      	ldr	r3, [r7, #24]
	}
 8005802:	4618      	mov	r0, r3
 8005804:	3720      	adds	r7, #32
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
	...

0800580c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b088      	sub	sp, #32
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
 8005818:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800581a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800581c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	461a      	mov	r2, r3
 8005824:	21a5      	movs	r1, #165	; 0xa5
 8005826:	f001 fffa 	bl	800781e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800582a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800582c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005834:	3b01      	subs	r3, #1
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	4413      	add	r3, r2
 800583a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800583c:	69bb      	ldr	r3, [r7, #24]
 800583e:	f023 0307 	bic.w	r3, r3, #7
 8005842:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	f003 0307 	and.w	r3, r3, #7
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00a      	beq.n	8005864 <prvInitialiseNewTask+0x58>
	__asm volatile
 800584e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005852:	f383 8811 	msr	BASEPRI, r3
 8005856:	f3bf 8f6f 	isb	sy
 800585a:	f3bf 8f4f 	dsb	sy
 800585e:	617b      	str	r3, [r7, #20]
}
 8005860:	bf00      	nop
 8005862:	e7fe      	b.n	8005862 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005864:	2300      	movs	r3, #0
 8005866:	61fb      	str	r3, [r7, #28]
 8005868:	e012      	b.n	8005890 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800586a:	68ba      	ldr	r2, [r7, #8]
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	4413      	add	r3, r2
 8005870:	7819      	ldrb	r1, [r3, #0]
 8005872:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	4413      	add	r3, r2
 8005878:	3334      	adds	r3, #52	; 0x34
 800587a:	460a      	mov	r2, r1
 800587c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800587e:	68ba      	ldr	r2, [r7, #8]
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	4413      	add	r3, r2
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d006      	beq.n	8005898 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	3301      	adds	r3, #1
 800588e:	61fb      	str	r3, [r7, #28]
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	2b0f      	cmp	r3, #15
 8005894:	d9e9      	bls.n	800586a <prvInitialiseNewTask+0x5e>
 8005896:	e000      	b.n	800589a <prvInitialiseNewTask+0x8e>
		{
			break;
 8005898:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800589a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80058a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a4:	2b37      	cmp	r3, #55	; 0x37
 80058a6:	d901      	bls.n	80058ac <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80058a8:	2337      	movs	r3, #55	; 0x37
 80058aa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80058ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058b0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80058b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058b6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80058b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ba:	2200      	movs	r2, #0
 80058bc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80058be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058c0:	3304      	adds	r3, #4
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7fe ff6c 	bl	80047a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80058c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ca:	3318      	adds	r3, #24
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7fe ff67 	bl	80047a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80058d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058da:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80058de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80058e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80058e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ea:	2200      	movs	r2, #0
 80058ec:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80058f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80058f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058fa:	3354      	adds	r3, #84	; 0x54
 80058fc:	2260      	movs	r2, #96	; 0x60
 80058fe:	2100      	movs	r1, #0
 8005900:	4618      	mov	r0, r3
 8005902:	f001 ff8c 	bl	800781e <memset>
 8005906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005908:	4a0c      	ldr	r2, [pc, #48]	; (800593c <prvInitialiseNewTask+0x130>)
 800590a:	659a      	str	r2, [r3, #88]	; 0x58
 800590c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800590e:	4a0c      	ldr	r2, [pc, #48]	; (8005940 <prvInitialiseNewTask+0x134>)
 8005910:	65da      	str	r2, [r3, #92]	; 0x5c
 8005912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005914:	4a0b      	ldr	r2, [pc, #44]	; (8005944 <prvInitialiseNewTask+0x138>)
 8005916:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005918:	683a      	ldr	r2, [r7, #0]
 800591a:	68f9      	ldr	r1, [r7, #12]
 800591c:	69b8      	ldr	r0, [r7, #24]
 800591e:	f001 fa27 	bl	8006d70 <pxPortInitialiseStack>
 8005922:	4602      	mov	r2, r0
 8005924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005926:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800592a:	2b00      	cmp	r3, #0
 800592c:	d002      	beq.n	8005934 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800592e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005930:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005932:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005934:	bf00      	nop
 8005936:	3720      	adds	r7, #32
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}
 800593c:	08008950 	.word	0x08008950
 8005940:	08008970 	.word	0x08008970
 8005944:	08008930 	.word	0x08008930

08005948 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005950:	f001 fb38 	bl	8006fc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005954:	4b2d      	ldr	r3, [pc, #180]	; (8005a0c <prvAddNewTaskToReadyList+0xc4>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	3301      	adds	r3, #1
 800595a:	4a2c      	ldr	r2, [pc, #176]	; (8005a0c <prvAddNewTaskToReadyList+0xc4>)
 800595c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800595e:	4b2c      	ldr	r3, [pc, #176]	; (8005a10 <prvAddNewTaskToReadyList+0xc8>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d109      	bne.n	800597a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005966:	4a2a      	ldr	r2, [pc, #168]	; (8005a10 <prvAddNewTaskToReadyList+0xc8>)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800596c:	4b27      	ldr	r3, [pc, #156]	; (8005a0c <prvAddNewTaskToReadyList+0xc4>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d110      	bne.n	8005996 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005974:	f000 fc2a 	bl	80061cc <prvInitialiseTaskLists>
 8005978:	e00d      	b.n	8005996 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800597a:	4b26      	ldr	r3, [pc, #152]	; (8005a14 <prvAddNewTaskToReadyList+0xcc>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d109      	bne.n	8005996 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005982:	4b23      	ldr	r3, [pc, #140]	; (8005a10 <prvAddNewTaskToReadyList+0xc8>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598c:	429a      	cmp	r2, r3
 800598e:	d802      	bhi.n	8005996 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005990:	4a1f      	ldr	r2, [pc, #124]	; (8005a10 <prvAddNewTaskToReadyList+0xc8>)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005996:	4b20      	ldr	r3, [pc, #128]	; (8005a18 <prvAddNewTaskToReadyList+0xd0>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	3301      	adds	r3, #1
 800599c:	4a1e      	ldr	r2, [pc, #120]	; (8005a18 <prvAddNewTaskToReadyList+0xd0>)
 800599e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80059a0:	4b1d      	ldr	r3, [pc, #116]	; (8005a18 <prvAddNewTaskToReadyList+0xd0>)
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ac:	4b1b      	ldr	r3, [pc, #108]	; (8005a1c <prvAddNewTaskToReadyList+0xd4>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d903      	bls.n	80059bc <prvAddNewTaskToReadyList+0x74>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b8:	4a18      	ldr	r2, [pc, #96]	; (8005a1c <prvAddNewTaskToReadyList+0xd4>)
 80059ba:	6013      	str	r3, [r2, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059c0:	4613      	mov	r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	4413      	add	r3, r2
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	4a15      	ldr	r2, [pc, #84]	; (8005a20 <prvAddNewTaskToReadyList+0xd8>)
 80059ca:	441a      	add	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	3304      	adds	r3, #4
 80059d0:	4619      	mov	r1, r3
 80059d2:	4610      	mov	r0, r2
 80059d4:	f7fe fef1 	bl	80047ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80059d8:	f001 fb24 	bl	8007024 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80059dc:	4b0d      	ldr	r3, [pc, #52]	; (8005a14 <prvAddNewTaskToReadyList+0xcc>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00e      	beq.n	8005a02 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80059e4:	4b0a      	ldr	r3, [pc, #40]	; (8005a10 <prvAddNewTaskToReadyList+0xc8>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d207      	bcs.n	8005a02 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80059f2:	4b0c      	ldr	r3, [pc, #48]	; (8005a24 <prvAddNewTaskToReadyList+0xdc>)
 80059f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059f8:	601a      	str	r2, [r3, #0]
 80059fa:	f3bf 8f4f 	dsb	sy
 80059fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a02:	bf00      	nop
 8005a04:	3708      	adds	r7, #8
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	20000f9c 	.word	0x20000f9c
 8005a10:	20000ac8 	.word	0x20000ac8
 8005a14:	20000fa8 	.word	0x20000fa8
 8005a18:	20000fb8 	.word	0x20000fb8
 8005a1c:	20000fa4 	.word	0x20000fa4
 8005a20:	20000acc 	.word	0x20000acc
 8005a24:	e000ed04 	.word	0xe000ed04

08005a28 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005a30:	2300      	movs	r3, #0
 8005a32:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d017      	beq.n	8005a6a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005a3a:	4b13      	ldr	r3, [pc, #76]	; (8005a88 <vTaskDelay+0x60>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <vTaskDelay+0x30>
	__asm volatile
 8005a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a46:	f383 8811 	msr	BASEPRI, r3
 8005a4a:	f3bf 8f6f 	isb	sy
 8005a4e:	f3bf 8f4f 	dsb	sy
 8005a52:	60bb      	str	r3, [r7, #8]
}
 8005a54:	bf00      	nop
 8005a56:	e7fe      	b.n	8005a56 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005a58:	f000 f88a 	bl	8005b70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005a5c:	2100      	movs	r1, #0
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 fe20 	bl	80066a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005a64:	f000 f892 	bl	8005b8c <xTaskResumeAll>
 8005a68:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d107      	bne.n	8005a80 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005a70:	4b06      	ldr	r3, [pc, #24]	; (8005a8c <vTaskDelay+0x64>)
 8005a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a76:	601a      	str	r2, [r3, #0]
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a80:	bf00      	nop
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	20000fc4 	.word	0x20000fc4
 8005a8c:	e000ed04 	.word	0xe000ed04

08005a90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b08a      	sub	sp, #40	; 0x28
 8005a94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005a96:	2300      	movs	r3, #0
 8005a98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005a9e:	463a      	mov	r2, r7
 8005aa0:	1d39      	adds	r1, r7, #4
 8005aa2:	f107 0308 	add.w	r3, r7, #8
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f7fe fe26 	bl	80046f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005aac:	6839      	ldr	r1, [r7, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68ba      	ldr	r2, [r7, #8]
 8005ab2:	9202      	str	r2, [sp, #8]
 8005ab4:	9301      	str	r3, [sp, #4]
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	9300      	str	r3, [sp, #0]
 8005aba:	2300      	movs	r3, #0
 8005abc:	460a      	mov	r2, r1
 8005abe:	4924      	ldr	r1, [pc, #144]	; (8005b50 <vTaskStartScheduler+0xc0>)
 8005ac0:	4824      	ldr	r0, [pc, #144]	; (8005b54 <vTaskStartScheduler+0xc4>)
 8005ac2:	f7ff fe01 	bl	80056c8 <xTaskCreateStatic>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	4a23      	ldr	r2, [pc, #140]	; (8005b58 <vTaskStartScheduler+0xc8>)
 8005aca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005acc:	4b22      	ldr	r3, [pc, #136]	; (8005b58 <vTaskStartScheduler+0xc8>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d002      	beq.n	8005ada <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	617b      	str	r3, [r7, #20]
 8005ad8:	e001      	b.n	8005ade <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ada:	2300      	movs	r3, #0
 8005adc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d102      	bne.n	8005aea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005ae4:	f000 fe32 	bl	800674c <xTimerCreateTimerTask>
 8005ae8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d11b      	bne.n	8005b28 <vTaskStartScheduler+0x98>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	613b      	str	r3, [r7, #16]
}
 8005b02:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005b04:	4b15      	ldr	r3, [pc, #84]	; (8005b5c <vTaskStartScheduler+0xcc>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3354      	adds	r3, #84	; 0x54
 8005b0a:	4a15      	ldr	r2, [pc, #84]	; (8005b60 <vTaskStartScheduler+0xd0>)
 8005b0c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b0e:	4b15      	ldr	r3, [pc, #84]	; (8005b64 <vTaskStartScheduler+0xd4>)
 8005b10:	f04f 32ff 	mov.w	r2, #4294967295
 8005b14:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b16:	4b14      	ldr	r3, [pc, #80]	; (8005b68 <vTaskStartScheduler+0xd8>)
 8005b18:	2201      	movs	r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005b1c:	4b13      	ldr	r3, [pc, #76]	; (8005b6c <vTaskStartScheduler+0xdc>)
 8005b1e:	2200      	movs	r2, #0
 8005b20:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005b22:	f001 f9ad 	bl	8006e80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005b26:	e00e      	b.n	8005b46 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b2e:	d10a      	bne.n	8005b46 <vTaskStartScheduler+0xb6>
	__asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	60fb      	str	r3, [r7, #12]
}
 8005b42:	bf00      	nop
 8005b44:	e7fe      	b.n	8005b44 <vTaskStartScheduler+0xb4>
}
 8005b46:	bf00      	nop
 8005b48:	3718      	adds	r7, #24
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	08008840 	.word	0x08008840
 8005b54:	0800619d 	.word	0x0800619d
 8005b58:	20000fc0 	.word	0x20000fc0
 8005b5c:	20000ac8 	.word	0x20000ac8
 8005b60:	20000178 	.word	0x20000178
 8005b64:	20000fbc 	.word	0x20000fbc
 8005b68:	20000fa8 	.word	0x20000fa8
 8005b6c:	20000fa0 	.word	0x20000fa0

08005b70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005b70:	b480      	push	{r7}
 8005b72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005b74:	4b04      	ldr	r3, [pc, #16]	; (8005b88 <vTaskSuspendAll+0x18>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	3301      	adds	r3, #1
 8005b7a:	4a03      	ldr	r2, [pc, #12]	; (8005b88 <vTaskSuspendAll+0x18>)
 8005b7c:	6013      	str	r3, [r2, #0]
}
 8005b7e:	bf00      	nop
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr
 8005b88:	20000fc4 	.word	0x20000fc4

08005b8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005b92:	2300      	movs	r3, #0
 8005b94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005b96:	2300      	movs	r3, #0
 8005b98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005b9a:	4b42      	ldr	r3, [pc, #264]	; (8005ca4 <xTaskResumeAll+0x118>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10a      	bne.n	8005bb8 <xTaskResumeAll+0x2c>
	__asm volatile
 8005ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	603b      	str	r3, [r7, #0]
}
 8005bb4:	bf00      	nop
 8005bb6:	e7fe      	b.n	8005bb6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005bb8:	f001 fa04 	bl	8006fc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005bbc:	4b39      	ldr	r3, [pc, #228]	; (8005ca4 <xTaskResumeAll+0x118>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	3b01      	subs	r3, #1
 8005bc2:	4a38      	ldr	r2, [pc, #224]	; (8005ca4 <xTaskResumeAll+0x118>)
 8005bc4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bc6:	4b37      	ldr	r3, [pc, #220]	; (8005ca4 <xTaskResumeAll+0x118>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d162      	bne.n	8005c94 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005bce:	4b36      	ldr	r3, [pc, #216]	; (8005ca8 <xTaskResumeAll+0x11c>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d05e      	beq.n	8005c94 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005bd6:	e02f      	b.n	8005c38 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005bd8:	4b34      	ldr	r3, [pc, #208]	; (8005cac <xTaskResumeAll+0x120>)
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	3318      	adds	r3, #24
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7fe fe45 	bl	8004874 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	3304      	adds	r3, #4
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fe fe40 	bl	8004874 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bf8:	4b2d      	ldr	r3, [pc, #180]	; (8005cb0 <xTaskResumeAll+0x124>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d903      	bls.n	8005c08 <xTaskResumeAll+0x7c>
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c04:	4a2a      	ldr	r2, [pc, #168]	; (8005cb0 <xTaskResumeAll+0x124>)
 8005c06:	6013      	str	r3, [r2, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4413      	add	r3, r2
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	4a27      	ldr	r2, [pc, #156]	; (8005cb4 <xTaskResumeAll+0x128>)
 8005c16:	441a      	add	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	3304      	adds	r3, #4
 8005c1c:	4619      	mov	r1, r3
 8005c1e:	4610      	mov	r0, r2
 8005c20:	f7fe fdcb 	bl	80047ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c28:	4b23      	ldr	r3, [pc, #140]	; (8005cb8 <xTaskResumeAll+0x12c>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d302      	bcc.n	8005c38 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005c32:	4b22      	ldr	r3, [pc, #136]	; (8005cbc <xTaskResumeAll+0x130>)
 8005c34:	2201      	movs	r2, #1
 8005c36:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c38:	4b1c      	ldr	r3, [pc, #112]	; (8005cac <xTaskResumeAll+0x120>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d1cb      	bne.n	8005bd8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d001      	beq.n	8005c4a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005c46:	f000 fb63 	bl	8006310 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005c4a:	4b1d      	ldr	r3, [pc, #116]	; (8005cc0 <xTaskResumeAll+0x134>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d010      	beq.n	8005c78 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005c56:	f000 f847 	bl	8005ce8 <xTaskIncrementTick>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d002      	beq.n	8005c66 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005c60:	4b16      	ldr	r3, [pc, #88]	; (8005cbc <xTaskResumeAll+0x130>)
 8005c62:	2201      	movs	r2, #1
 8005c64:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1f1      	bne.n	8005c56 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8005c72:	4b13      	ldr	r3, [pc, #76]	; (8005cc0 <xTaskResumeAll+0x134>)
 8005c74:	2200      	movs	r2, #0
 8005c76:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005c78:	4b10      	ldr	r3, [pc, #64]	; (8005cbc <xTaskResumeAll+0x130>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d009      	beq.n	8005c94 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005c80:	2301      	movs	r3, #1
 8005c82:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005c84:	4b0f      	ldr	r3, [pc, #60]	; (8005cc4 <xTaskResumeAll+0x138>)
 8005c86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c8a:	601a      	str	r2, [r3, #0]
 8005c8c:	f3bf 8f4f 	dsb	sy
 8005c90:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c94:	f001 f9c6 	bl	8007024 <vPortExitCritical>

	return xAlreadyYielded;
 8005c98:	68bb      	ldr	r3, [r7, #8]
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	20000fc4 	.word	0x20000fc4
 8005ca8:	20000f9c 	.word	0x20000f9c
 8005cac:	20000f5c 	.word	0x20000f5c
 8005cb0:	20000fa4 	.word	0x20000fa4
 8005cb4:	20000acc 	.word	0x20000acc
 8005cb8:	20000ac8 	.word	0x20000ac8
 8005cbc:	20000fb0 	.word	0x20000fb0
 8005cc0:	20000fac 	.word	0x20000fac
 8005cc4:	e000ed04 	.word	0xe000ed04

08005cc8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005cce:	4b05      	ldr	r3, [pc, #20]	; (8005ce4 <xTaskGetTickCount+0x1c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005cd4:	687b      	ldr	r3, [r7, #4]
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	370c      	adds	r7, #12
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	20000fa0 	.word	0x20000fa0

08005ce8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cf2:	4b51      	ldr	r3, [pc, #324]	; (8005e38 <xTaskIncrementTick+0x150>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	f040 808e 	bne.w	8005e18 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005cfc:	4b4f      	ldr	r3, [pc, #316]	; (8005e3c <xTaskIncrementTick+0x154>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3301      	adds	r3, #1
 8005d02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d04:	4a4d      	ldr	r2, [pc, #308]	; (8005e3c <xTaskIncrementTick+0x154>)
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d120      	bne.n	8005d52 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d10:	4b4b      	ldr	r3, [pc, #300]	; (8005e40 <xTaskIncrementTick+0x158>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00a      	beq.n	8005d30 <xTaskIncrementTick+0x48>
	__asm volatile
 8005d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	603b      	str	r3, [r7, #0]
}
 8005d2c:	bf00      	nop
 8005d2e:	e7fe      	b.n	8005d2e <xTaskIncrementTick+0x46>
 8005d30:	4b43      	ldr	r3, [pc, #268]	; (8005e40 <xTaskIncrementTick+0x158>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	60fb      	str	r3, [r7, #12]
 8005d36:	4b43      	ldr	r3, [pc, #268]	; (8005e44 <xTaskIncrementTick+0x15c>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a41      	ldr	r2, [pc, #260]	; (8005e40 <xTaskIncrementTick+0x158>)
 8005d3c:	6013      	str	r3, [r2, #0]
 8005d3e:	4a41      	ldr	r2, [pc, #260]	; (8005e44 <xTaskIncrementTick+0x15c>)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6013      	str	r3, [r2, #0]
 8005d44:	4b40      	ldr	r3, [pc, #256]	; (8005e48 <xTaskIncrementTick+0x160>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	3301      	adds	r3, #1
 8005d4a:	4a3f      	ldr	r2, [pc, #252]	; (8005e48 <xTaskIncrementTick+0x160>)
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	f000 fadf 	bl	8006310 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005d52:	4b3e      	ldr	r3, [pc, #248]	; (8005e4c <xTaskIncrementTick+0x164>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d34e      	bcc.n	8005dfa <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d5c:	4b38      	ldr	r3, [pc, #224]	; (8005e40 <xTaskIncrementTick+0x158>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d101      	bne.n	8005d6a <xTaskIncrementTick+0x82>
 8005d66:	2301      	movs	r3, #1
 8005d68:	e000      	b.n	8005d6c <xTaskIncrementTick+0x84>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d004      	beq.n	8005d7a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d70:	4b36      	ldr	r3, [pc, #216]	; (8005e4c <xTaskIncrementTick+0x164>)
 8005d72:	f04f 32ff 	mov.w	r2, #4294967295
 8005d76:	601a      	str	r2, [r3, #0]
					break;
 8005d78:	e03f      	b.n	8005dfa <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005d7a:	4b31      	ldr	r3, [pc, #196]	; (8005e40 <xTaskIncrementTick+0x158>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d203      	bcs.n	8005d9a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005d92:	4a2e      	ldr	r2, [pc, #184]	; (8005e4c <xTaskIncrementTick+0x164>)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6013      	str	r3, [r2, #0]
						break;
 8005d98:	e02f      	b.n	8005dfa <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	3304      	adds	r3, #4
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fe fd68 	bl	8004874 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d004      	beq.n	8005db6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	3318      	adds	r3, #24
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7fe fd5f 	bl	8004874 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dba:	4b25      	ldr	r3, [pc, #148]	; (8005e50 <xTaskIncrementTick+0x168>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d903      	bls.n	8005dca <xTaskIncrementTick+0xe2>
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc6:	4a22      	ldr	r2, [pc, #136]	; (8005e50 <xTaskIncrementTick+0x168>)
 8005dc8:	6013      	str	r3, [r2, #0]
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dce:	4613      	mov	r3, r2
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	4413      	add	r3, r2
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	4a1f      	ldr	r2, [pc, #124]	; (8005e54 <xTaskIncrementTick+0x16c>)
 8005dd8:	441a      	add	r2, r3
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	3304      	adds	r3, #4
 8005dde:	4619      	mov	r1, r3
 8005de0:	4610      	mov	r0, r2
 8005de2:	f7fe fcea 	bl	80047ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dea:	4b1b      	ldr	r3, [pc, #108]	; (8005e58 <xTaskIncrementTick+0x170>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d3b3      	bcc.n	8005d5c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005df4:	2301      	movs	r3, #1
 8005df6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005df8:	e7b0      	b.n	8005d5c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005dfa:	4b17      	ldr	r3, [pc, #92]	; (8005e58 <xTaskIncrementTick+0x170>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e00:	4914      	ldr	r1, [pc, #80]	; (8005e54 <xTaskIncrementTick+0x16c>)
 8005e02:	4613      	mov	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	4413      	add	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	440b      	add	r3, r1
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d907      	bls.n	8005e22 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005e12:	2301      	movs	r3, #1
 8005e14:	617b      	str	r3, [r7, #20]
 8005e16:	e004      	b.n	8005e22 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005e18:	4b10      	ldr	r3, [pc, #64]	; (8005e5c <xTaskIncrementTick+0x174>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	4a0f      	ldr	r2, [pc, #60]	; (8005e5c <xTaskIncrementTick+0x174>)
 8005e20:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005e22:	4b0f      	ldr	r3, [pc, #60]	; (8005e60 <xTaskIncrementTick+0x178>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005e2e:	697b      	ldr	r3, [r7, #20]
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3718      	adds	r7, #24
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	20000fc4 	.word	0x20000fc4
 8005e3c:	20000fa0 	.word	0x20000fa0
 8005e40:	20000f54 	.word	0x20000f54
 8005e44:	20000f58 	.word	0x20000f58
 8005e48:	20000fb4 	.word	0x20000fb4
 8005e4c:	20000fbc 	.word	0x20000fbc
 8005e50:	20000fa4 	.word	0x20000fa4
 8005e54:	20000acc 	.word	0x20000acc
 8005e58:	20000ac8 	.word	0x20000ac8
 8005e5c:	20000fac 	.word	0x20000fac
 8005e60:	20000fb0 	.word	0x20000fb0

08005e64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005e6a:	4b2a      	ldr	r3, [pc, #168]	; (8005f14 <vTaskSwitchContext+0xb0>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d003      	beq.n	8005e7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005e72:	4b29      	ldr	r3, [pc, #164]	; (8005f18 <vTaskSwitchContext+0xb4>)
 8005e74:	2201      	movs	r2, #1
 8005e76:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005e78:	e046      	b.n	8005f08 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8005e7a:	4b27      	ldr	r3, [pc, #156]	; (8005f18 <vTaskSwitchContext+0xb4>)
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005e80:	4b26      	ldr	r3, [pc, #152]	; (8005f1c <vTaskSwitchContext+0xb8>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	60fb      	str	r3, [r7, #12]
 8005e86:	e010      	b.n	8005eaa <vTaskSwitchContext+0x46>
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10a      	bne.n	8005ea4 <vTaskSwitchContext+0x40>
	__asm volatile
 8005e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	607b      	str	r3, [r7, #4]
}
 8005ea0:	bf00      	nop
 8005ea2:	e7fe      	b.n	8005ea2 <vTaskSwitchContext+0x3e>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	60fb      	str	r3, [r7, #12]
 8005eaa:	491d      	ldr	r1, [pc, #116]	; (8005f20 <vTaskSwitchContext+0xbc>)
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	4413      	add	r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	440b      	add	r3, r1
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0e4      	beq.n	8005e88 <vTaskSwitchContext+0x24>
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	4413      	add	r3, r2
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	4a15      	ldr	r2, [pc, #84]	; (8005f20 <vTaskSwitchContext+0xbc>)
 8005eca:	4413      	add	r3, r2
 8005ecc:	60bb      	str	r3, [r7, #8]
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	605a      	str	r2, [r3, #4]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	685a      	ldr	r2, [r3, #4]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	3308      	adds	r3, #8
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d104      	bne.n	8005eee <vTaskSwitchContext+0x8a>
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	605a      	str	r2, [r3, #4]
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	4a0b      	ldr	r2, [pc, #44]	; (8005f24 <vTaskSwitchContext+0xc0>)
 8005ef6:	6013      	str	r3, [r2, #0]
 8005ef8:	4a08      	ldr	r2, [pc, #32]	; (8005f1c <vTaskSwitchContext+0xb8>)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005efe:	4b09      	ldr	r3, [pc, #36]	; (8005f24 <vTaskSwitchContext+0xc0>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3354      	adds	r3, #84	; 0x54
 8005f04:	4a08      	ldr	r2, [pc, #32]	; (8005f28 <vTaskSwitchContext+0xc4>)
 8005f06:	6013      	str	r3, [r2, #0]
}
 8005f08:	bf00      	nop
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr
 8005f14:	20000fc4 	.word	0x20000fc4
 8005f18:	20000fb0 	.word	0x20000fb0
 8005f1c:	20000fa4 	.word	0x20000fa4
 8005f20:	20000acc 	.word	0x20000acc
 8005f24:	20000ac8 	.word	0x20000ac8
 8005f28:	20000178 	.word	0x20000178

08005f2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d10a      	bne.n	8005f52 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f40:	f383 8811 	msr	BASEPRI, r3
 8005f44:	f3bf 8f6f 	isb	sy
 8005f48:	f3bf 8f4f 	dsb	sy
 8005f4c:	60fb      	str	r3, [r7, #12]
}
 8005f4e:	bf00      	nop
 8005f50:	e7fe      	b.n	8005f50 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f52:	4b07      	ldr	r3, [pc, #28]	; (8005f70 <vTaskPlaceOnEventList+0x44>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	3318      	adds	r3, #24
 8005f58:	4619      	mov	r1, r3
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f7fe fc51 	bl	8004802 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005f60:	2101      	movs	r1, #1
 8005f62:	6838      	ldr	r0, [r7, #0]
 8005f64:	f000 fb9e 	bl	80066a4 <prvAddCurrentTaskToDelayedList>
}
 8005f68:	bf00      	nop
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	20000ac8 	.word	0x20000ac8

08005f74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b086      	sub	sp, #24
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10a      	bne.n	8005f9c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f8a:	f383 8811 	msr	BASEPRI, r3
 8005f8e:	f3bf 8f6f 	isb	sy
 8005f92:	f3bf 8f4f 	dsb	sy
 8005f96:	617b      	str	r3, [r7, #20]
}
 8005f98:	bf00      	nop
 8005f9a:	e7fe      	b.n	8005f9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f9c:	4b0a      	ldr	r3, [pc, #40]	; (8005fc8 <vTaskPlaceOnEventListRestricted+0x54>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3318      	adds	r3, #24
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f7fe fc08 	bl	80047ba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d002      	beq.n	8005fb6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8005fb4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005fb6:	6879      	ldr	r1, [r7, #4]
 8005fb8:	68b8      	ldr	r0, [r7, #8]
 8005fba:	f000 fb73 	bl	80066a4 <prvAddCurrentTaskToDelayedList>
	}
 8005fbe:	bf00      	nop
 8005fc0:	3718      	adds	r7, #24
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	20000ac8 	.word	0x20000ac8

08005fcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b086      	sub	sp, #24
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10a      	bne.n	8005ff8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe6:	f383 8811 	msr	BASEPRI, r3
 8005fea:	f3bf 8f6f 	isb	sy
 8005fee:	f3bf 8f4f 	dsb	sy
 8005ff2:	60fb      	str	r3, [r7, #12]
}
 8005ff4:	bf00      	nop
 8005ff6:	e7fe      	b.n	8005ff6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	3318      	adds	r3, #24
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7fe fc39 	bl	8004874 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006002:	4b1e      	ldr	r3, [pc, #120]	; (800607c <xTaskRemoveFromEventList+0xb0>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d11d      	bne.n	8006046 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	3304      	adds	r3, #4
 800600e:	4618      	mov	r0, r3
 8006010:	f7fe fc30 	bl	8004874 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006018:	4b19      	ldr	r3, [pc, #100]	; (8006080 <xTaskRemoveFromEventList+0xb4>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	429a      	cmp	r2, r3
 800601e:	d903      	bls.n	8006028 <xTaskRemoveFromEventList+0x5c>
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006024:	4a16      	ldr	r2, [pc, #88]	; (8006080 <xTaskRemoveFromEventList+0xb4>)
 8006026:	6013      	str	r3, [r2, #0]
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800602c:	4613      	mov	r3, r2
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	4413      	add	r3, r2
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	4a13      	ldr	r2, [pc, #76]	; (8006084 <xTaskRemoveFromEventList+0xb8>)
 8006036:	441a      	add	r2, r3
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	3304      	adds	r3, #4
 800603c:	4619      	mov	r1, r3
 800603e:	4610      	mov	r0, r2
 8006040:	f7fe fbbb 	bl	80047ba <vListInsertEnd>
 8006044:	e005      	b.n	8006052 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	3318      	adds	r3, #24
 800604a:	4619      	mov	r1, r3
 800604c:	480e      	ldr	r0, [pc, #56]	; (8006088 <xTaskRemoveFromEventList+0xbc>)
 800604e:	f7fe fbb4 	bl	80047ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006056:	4b0d      	ldr	r3, [pc, #52]	; (800608c <xTaskRemoveFromEventList+0xc0>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605c:	429a      	cmp	r2, r3
 800605e:	d905      	bls.n	800606c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006060:	2301      	movs	r3, #1
 8006062:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006064:	4b0a      	ldr	r3, [pc, #40]	; (8006090 <xTaskRemoveFromEventList+0xc4>)
 8006066:	2201      	movs	r2, #1
 8006068:	601a      	str	r2, [r3, #0]
 800606a:	e001      	b.n	8006070 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800606c:	2300      	movs	r3, #0
 800606e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006070:	697b      	ldr	r3, [r7, #20]
}
 8006072:	4618      	mov	r0, r3
 8006074:	3718      	adds	r7, #24
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	20000fc4 	.word	0x20000fc4
 8006080:	20000fa4 	.word	0x20000fa4
 8006084:	20000acc 	.word	0x20000acc
 8006088:	20000f5c 	.word	0x20000f5c
 800608c:	20000ac8 	.word	0x20000ac8
 8006090:	20000fb0 	.word	0x20000fb0

08006094 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800609c:	4b06      	ldr	r3, [pc, #24]	; (80060b8 <vTaskInternalSetTimeOutState+0x24>)
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80060a4:	4b05      	ldr	r3, [pc, #20]	; (80060bc <vTaskInternalSetTimeOutState+0x28>)
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	605a      	str	r2, [r3, #4]
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr
 80060b8:	20000fb4 	.word	0x20000fb4
 80060bc:	20000fa0 	.word	0x20000fa0

080060c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b088      	sub	sp, #32
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10a      	bne.n	80060e6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	613b      	str	r3, [r7, #16]
}
 80060e2:	bf00      	nop
 80060e4:	e7fe      	b.n	80060e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d10a      	bne.n	8006102 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80060ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f0:	f383 8811 	msr	BASEPRI, r3
 80060f4:	f3bf 8f6f 	isb	sy
 80060f8:	f3bf 8f4f 	dsb	sy
 80060fc:	60fb      	str	r3, [r7, #12]
}
 80060fe:	bf00      	nop
 8006100:	e7fe      	b.n	8006100 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006102:	f000 ff5f 	bl	8006fc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006106:	4b1d      	ldr	r3, [pc, #116]	; (800617c <xTaskCheckForTimeOut+0xbc>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	69ba      	ldr	r2, [r7, #24]
 8006112:	1ad3      	subs	r3, r2, r3
 8006114:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800611e:	d102      	bne.n	8006126 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006120:	2300      	movs	r3, #0
 8006122:	61fb      	str	r3, [r7, #28]
 8006124:	e023      	b.n	800616e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	4b15      	ldr	r3, [pc, #84]	; (8006180 <xTaskCheckForTimeOut+0xc0>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	429a      	cmp	r2, r3
 8006130:	d007      	beq.n	8006142 <xTaskCheckForTimeOut+0x82>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	69ba      	ldr	r2, [r7, #24]
 8006138:	429a      	cmp	r2, r3
 800613a:	d302      	bcc.n	8006142 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800613c:	2301      	movs	r3, #1
 800613e:	61fb      	str	r3, [r7, #28]
 8006140:	e015      	b.n	800616e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	697a      	ldr	r2, [r7, #20]
 8006148:	429a      	cmp	r2, r3
 800614a:	d20b      	bcs.n	8006164 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	1ad2      	subs	r2, r2, r3
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7ff ff9b 	bl	8006094 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800615e:	2300      	movs	r3, #0
 8006160:	61fb      	str	r3, [r7, #28]
 8006162:	e004      	b.n	800616e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	2200      	movs	r2, #0
 8006168:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800616a:	2301      	movs	r3, #1
 800616c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800616e:	f000 ff59 	bl	8007024 <vPortExitCritical>

	return xReturn;
 8006172:	69fb      	ldr	r3, [r7, #28]
}
 8006174:	4618      	mov	r0, r3
 8006176:	3720      	adds	r7, #32
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	20000fa0 	.word	0x20000fa0
 8006180:	20000fb4 	.word	0x20000fb4

08006184 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006184:	b480      	push	{r7}
 8006186:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006188:	4b03      	ldr	r3, [pc, #12]	; (8006198 <vTaskMissedYield+0x14>)
 800618a:	2201      	movs	r2, #1
 800618c:	601a      	str	r2, [r3, #0]
}
 800618e:	bf00      	nop
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr
 8006198:	20000fb0 	.word	0x20000fb0

0800619c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b082      	sub	sp, #8
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80061a4:	f000 f852 	bl	800624c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80061a8:	4b06      	ldr	r3, [pc, #24]	; (80061c4 <prvIdleTask+0x28>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d9f9      	bls.n	80061a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80061b0:	4b05      	ldr	r3, [pc, #20]	; (80061c8 <prvIdleTask+0x2c>)
 80061b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80061c0:	e7f0      	b.n	80061a4 <prvIdleTask+0x8>
 80061c2:	bf00      	nop
 80061c4:	20000acc 	.word	0x20000acc
 80061c8:	e000ed04 	.word	0xe000ed04

080061cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b082      	sub	sp, #8
 80061d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061d2:	2300      	movs	r3, #0
 80061d4:	607b      	str	r3, [r7, #4]
 80061d6:	e00c      	b.n	80061f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	4613      	mov	r3, r2
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	4a12      	ldr	r2, [pc, #72]	; (800622c <prvInitialiseTaskLists+0x60>)
 80061e4:	4413      	add	r3, r2
 80061e6:	4618      	mov	r0, r3
 80061e8:	f7fe faba 	bl	8004760 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	3301      	adds	r3, #1
 80061f0:	607b      	str	r3, [r7, #4]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2b37      	cmp	r3, #55	; 0x37
 80061f6:	d9ef      	bls.n	80061d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80061f8:	480d      	ldr	r0, [pc, #52]	; (8006230 <prvInitialiseTaskLists+0x64>)
 80061fa:	f7fe fab1 	bl	8004760 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80061fe:	480d      	ldr	r0, [pc, #52]	; (8006234 <prvInitialiseTaskLists+0x68>)
 8006200:	f7fe faae 	bl	8004760 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006204:	480c      	ldr	r0, [pc, #48]	; (8006238 <prvInitialiseTaskLists+0x6c>)
 8006206:	f7fe faab 	bl	8004760 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800620a:	480c      	ldr	r0, [pc, #48]	; (800623c <prvInitialiseTaskLists+0x70>)
 800620c:	f7fe faa8 	bl	8004760 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006210:	480b      	ldr	r0, [pc, #44]	; (8006240 <prvInitialiseTaskLists+0x74>)
 8006212:	f7fe faa5 	bl	8004760 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006216:	4b0b      	ldr	r3, [pc, #44]	; (8006244 <prvInitialiseTaskLists+0x78>)
 8006218:	4a05      	ldr	r2, [pc, #20]	; (8006230 <prvInitialiseTaskLists+0x64>)
 800621a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800621c:	4b0a      	ldr	r3, [pc, #40]	; (8006248 <prvInitialiseTaskLists+0x7c>)
 800621e:	4a05      	ldr	r2, [pc, #20]	; (8006234 <prvInitialiseTaskLists+0x68>)
 8006220:	601a      	str	r2, [r3, #0]
}
 8006222:	bf00      	nop
 8006224:	3708      	adds	r7, #8
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
 800622a:	bf00      	nop
 800622c:	20000acc 	.word	0x20000acc
 8006230:	20000f2c 	.word	0x20000f2c
 8006234:	20000f40 	.word	0x20000f40
 8006238:	20000f5c 	.word	0x20000f5c
 800623c:	20000f70 	.word	0x20000f70
 8006240:	20000f88 	.word	0x20000f88
 8006244:	20000f54 	.word	0x20000f54
 8006248:	20000f58 	.word	0x20000f58

0800624c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006252:	e019      	b.n	8006288 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006254:	f000 feb6 	bl	8006fc4 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006258:	4b10      	ldr	r3, [pc, #64]	; (800629c <prvCheckTasksWaitingTermination+0x50>)
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	3304      	adds	r3, #4
 8006264:	4618      	mov	r0, r3
 8006266:	f7fe fb05 	bl	8004874 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800626a:	4b0d      	ldr	r3, [pc, #52]	; (80062a0 <prvCheckTasksWaitingTermination+0x54>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	3b01      	subs	r3, #1
 8006270:	4a0b      	ldr	r2, [pc, #44]	; (80062a0 <prvCheckTasksWaitingTermination+0x54>)
 8006272:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006274:	4b0b      	ldr	r3, [pc, #44]	; (80062a4 <prvCheckTasksWaitingTermination+0x58>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	3b01      	subs	r3, #1
 800627a:	4a0a      	ldr	r2, [pc, #40]	; (80062a4 <prvCheckTasksWaitingTermination+0x58>)
 800627c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800627e:	f000 fed1 	bl	8007024 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f810 	bl	80062a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006288:	4b06      	ldr	r3, [pc, #24]	; (80062a4 <prvCheckTasksWaitingTermination+0x58>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d1e1      	bne.n	8006254 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006290:	bf00      	nop
 8006292:	bf00      	nop
 8006294:	3708      	adds	r7, #8
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	20000f70 	.word	0x20000f70
 80062a0:	20000f9c 	.word	0x20000f9c
 80062a4:	20000f84 	.word	0x20000f84

080062a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	3354      	adds	r3, #84	; 0x54
 80062b4:	4618      	mov	r0, r3
 80062b6:	f001 fb91 	bl	80079dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d108      	bne.n	80062d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c8:	4618      	mov	r0, r3
 80062ca:	f001 f861 	bl	8007390 <vPortFree>
				vPortFree( pxTCB );
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f001 f85e 	bl	8007390 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80062d4:	e018      	b.n	8006308 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d103      	bne.n	80062e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f001 f855 	bl	8007390 <vPortFree>
	}
 80062e6:	e00f      	b.n	8006308 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	d00a      	beq.n	8006308 <prvDeleteTCB+0x60>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f6:	f383 8811 	msr	BASEPRI, r3
 80062fa:	f3bf 8f6f 	isb	sy
 80062fe:	f3bf 8f4f 	dsb	sy
 8006302:	60fb      	str	r3, [r7, #12]
}
 8006304:	bf00      	nop
 8006306:	e7fe      	b.n	8006306 <prvDeleteTCB+0x5e>
	}
 8006308:	bf00      	nop
 800630a:	3710      	adds	r7, #16
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006316:	4b0f      	ldr	r3, [pc, #60]	; (8006354 <prvResetNextTaskUnblockTime+0x44>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d101      	bne.n	8006324 <prvResetNextTaskUnblockTime+0x14>
 8006320:	2301      	movs	r3, #1
 8006322:	e000      	b.n	8006326 <prvResetNextTaskUnblockTime+0x16>
 8006324:	2300      	movs	r3, #0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d004      	beq.n	8006334 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800632a:	4b0b      	ldr	r3, [pc, #44]	; (8006358 <prvResetNextTaskUnblockTime+0x48>)
 800632c:	f04f 32ff 	mov.w	r2, #4294967295
 8006330:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006332:	e008      	b.n	8006346 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006334:	4b07      	ldr	r3, [pc, #28]	; (8006354 <prvResetNextTaskUnblockTime+0x44>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	4a05      	ldr	r2, [pc, #20]	; (8006358 <prvResetNextTaskUnblockTime+0x48>)
 8006344:	6013      	str	r3, [r2, #0]
}
 8006346:	bf00      	nop
 8006348:	370c      	adds	r7, #12
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	20000f54 	.word	0x20000f54
 8006358:	20000fbc 	.word	0x20000fbc

0800635c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006362:	4b05      	ldr	r3, [pc, #20]	; (8006378 <xTaskGetCurrentTaskHandle+0x1c>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006368:	687b      	ldr	r3, [r7, #4]
	}
 800636a:	4618      	mov	r0, r3
 800636c:	370c      	adds	r7, #12
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	20000ac8 	.word	0x20000ac8

0800637c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006382:	4b0b      	ldr	r3, [pc, #44]	; (80063b0 <xTaskGetSchedulerState+0x34>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d102      	bne.n	8006390 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800638a:	2301      	movs	r3, #1
 800638c:	607b      	str	r3, [r7, #4]
 800638e:	e008      	b.n	80063a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006390:	4b08      	ldr	r3, [pc, #32]	; (80063b4 <xTaskGetSchedulerState+0x38>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d102      	bne.n	800639e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006398:	2302      	movs	r3, #2
 800639a:	607b      	str	r3, [r7, #4]
 800639c:	e001      	b.n	80063a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800639e:	2300      	movs	r3, #0
 80063a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80063a2:	687b      	ldr	r3, [r7, #4]
	}
 80063a4:	4618      	mov	r0, r3
 80063a6:	370c      	adds	r7, #12
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr
 80063b0:	20000fa8 	.word	0x20000fa8
 80063b4:	20000fc4 	.word	0x20000fc4

080063b8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80063c4:	2300      	movs	r3, #0
 80063c6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d056      	beq.n	800647c <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063d2:	4b2d      	ldr	r3, [pc, #180]	; (8006488 <xTaskPriorityInherit+0xd0>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d8:	429a      	cmp	r2, r3
 80063da:	d246      	bcs.n	800646a <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	699b      	ldr	r3, [r3, #24]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	db06      	blt.n	80063f2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063e4:	4b28      	ldr	r3, [pc, #160]	; (8006488 <xTaskPriorityInherit+0xd0>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ea:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	6959      	ldr	r1, [r3, #20]
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063fa:	4613      	mov	r3, r2
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	4413      	add	r3, r2
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	4a22      	ldr	r2, [pc, #136]	; (800648c <xTaskPriorityInherit+0xd4>)
 8006404:	4413      	add	r3, r2
 8006406:	4299      	cmp	r1, r3
 8006408:	d101      	bne.n	800640e <xTaskPriorityInherit+0x56>
 800640a:	2301      	movs	r3, #1
 800640c:	e000      	b.n	8006410 <xTaskPriorityInherit+0x58>
 800640e:	2300      	movs	r3, #0
 8006410:	2b00      	cmp	r3, #0
 8006412:	d022      	beq.n	800645a <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	3304      	adds	r3, #4
 8006418:	4618      	mov	r0, r3
 800641a:	f7fe fa2b 	bl	8004874 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800641e:	4b1a      	ldr	r3, [pc, #104]	; (8006488 <xTaskPriorityInherit+0xd0>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800642c:	4b18      	ldr	r3, [pc, #96]	; (8006490 <xTaskPriorityInherit+0xd8>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	429a      	cmp	r2, r3
 8006432:	d903      	bls.n	800643c <xTaskPriorityInherit+0x84>
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006438:	4a15      	ldr	r2, [pc, #84]	; (8006490 <xTaskPriorityInherit+0xd8>)
 800643a:	6013      	str	r3, [r2, #0]
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006440:	4613      	mov	r3, r2
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	4413      	add	r3, r2
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	4a10      	ldr	r2, [pc, #64]	; (800648c <xTaskPriorityInherit+0xd4>)
 800644a:	441a      	add	r2, r3
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	3304      	adds	r3, #4
 8006450:	4619      	mov	r1, r3
 8006452:	4610      	mov	r0, r2
 8006454:	f7fe f9b1 	bl	80047ba <vListInsertEnd>
 8006458:	e004      	b.n	8006464 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800645a:	4b0b      	ldr	r3, [pc, #44]	; (8006488 <xTaskPriorityInherit+0xd0>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006464:	2301      	movs	r3, #1
 8006466:	60fb      	str	r3, [r7, #12]
 8006468:	e008      	b.n	800647c <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800646e:	4b06      	ldr	r3, [pc, #24]	; (8006488 <xTaskPriorityInherit+0xd0>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006474:	429a      	cmp	r2, r3
 8006476:	d201      	bcs.n	800647c <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006478:	2301      	movs	r3, #1
 800647a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800647c:	68fb      	ldr	r3, [r7, #12]
	}
 800647e:	4618      	mov	r0, r3
 8006480:	3710      	adds	r7, #16
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	20000ac8 	.word	0x20000ac8
 800648c:	20000acc 	.word	0x20000acc
 8006490:	20000fa4 	.word	0x20000fa4

08006494 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006494:	b580      	push	{r7, lr}
 8006496:	b086      	sub	sp, #24
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80064a0:	2300      	movs	r3, #0
 80064a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d056      	beq.n	8006558 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80064aa:	4b2e      	ldr	r3, [pc, #184]	; (8006564 <xTaskPriorityDisinherit+0xd0>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d00a      	beq.n	80064ca <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	60fb      	str	r3, [r7, #12]
}
 80064c6:	bf00      	nop
 80064c8:	e7fe      	b.n	80064c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d10a      	bne.n	80064e8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80064d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d6:	f383 8811 	msr	BASEPRI, r3
 80064da:	f3bf 8f6f 	isb	sy
 80064de:	f3bf 8f4f 	dsb	sy
 80064e2:	60bb      	str	r3, [r7, #8]
}
 80064e4:	bf00      	nop
 80064e6:	e7fe      	b.n	80064e6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064ec:	1e5a      	subs	r2, r3, #1
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d02c      	beq.n	8006558 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006502:	2b00      	cmp	r3, #0
 8006504:	d128      	bne.n	8006558 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	3304      	adds	r3, #4
 800650a:	4618      	mov	r0, r3
 800650c:	f7fe f9b2 	bl	8004874 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006528:	4b0f      	ldr	r3, [pc, #60]	; (8006568 <xTaskPriorityDisinherit+0xd4>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	429a      	cmp	r2, r3
 800652e:	d903      	bls.n	8006538 <xTaskPriorityDisinherit+0xa4>
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006534:	4a0c      	ldr	r2, [pc, #48]	; (8006568 <xTaskPriorityDisinherit+0xd4>)
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800653c:	4613      	mov	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4413      	add	r3, r2
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4a09      	ldr	r2, [pc, #36]	; (800656c <xTaskPriorityDisinherit+0xd8>)
 8006546:	441a      	add	r2, r3
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	3304      	adds	r3, #4
 800654c:	4619      	mov	r1, r3
 800654e:	4610      	mov	r0, r2
 8006550:	f7fe f933 	bl	80047ba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006554:	2301      	movs	r3, #1
 8006556:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006558:	697b      	ldr	r3, [r7, #20]
	}
 800655a:	4618      	mov	r0, r3
 800655c:	3718      	adds	r7, #24
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	20000ac8 	.word	0x20000ac8
 8006568:	20000fa4 	.word	0x20000fa4
 800656c:	20000acc 	.word	0x20000acc

08006570 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006570:	b580      	push	{r7, lr}
 8006572:	b088      	sub	sp, #32
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800657e:	2301      	movs	r3, #1
 8006580:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d06f      	beq.n	8006668 <vTaskPriorityDisinheritAfterTimeout+0xf8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10a      	bne.n	80065a6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8006590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006594:	f383 8811 	msr	BASEPRI, r3
 8006598:	f3bf 8f6f 	isb	sy
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	60fb      	str	r3, [r7, #12]
}
 80065a2:	bf00      	nop
 80065a4:	e7fe      	b.n	80065a4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065aa:	683a      	ldr	r2, [r7, #0]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d902      	bls.n	80065b6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	61fb      	str	r3, [r7, #28]
 80065b4:	e002      	b.n	80065bc <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065ba:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c0:	69fa      	ldr	r2, [r7, #28]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d050      	beq.n	8006668 <vTaskPriorityDisinheritAfterTimeout+0xf8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d14b      	bne.n	8006668 <vTaskPriorityDisinheritAfterTimeout+0xf8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80065d0:	4b27      	ldr	r3, [pc, #156]	; (8006670 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	69ba      	ldr	r2, [r7, #24]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d10a      	bne.n	80065f0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80065da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065de:	f383 8811 	msr	BASEPRI, r3
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	f3bf 8f4f 	dsb	sy
 80065ea:	60bb      	str	r3, [r7, #8]
}
 80065ec:	bf00      	nop
 80065ee:	e7fe      	b.n	80065ee <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	69fa      	ldr	r2, [r7, #28]
 80065fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	2b00      	cmp	r3, #0
 8006602:	db04      	blt.n	800660e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	6959      	ldr	r1, [r3, #20]
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	4613      	mov	r3, r2
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	4413      	add	r3, r2
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4a15      	ldr	r2, [pc, #84]	; (8006674 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800661e:	4413      	add	r3, r2
 8006620:	4299      	cmp	r1, r3
 8006622:	d101      	bne.n	8006628 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8006624:	2301      	movs	r3, #1
 8006626:	e000      	b.n	800662a <vTaskPriorityDisinheritAfterTimeout+0xba>
 8006628:	2300      	movs	r3, #0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d01c      	beq.n	8006668 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	3304      	adds	r3, #4
 8006632:	4618      	mov	r0, r3
 8006634:	f7fe f91e 	bl	8004874 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800663c:	4b0e      	ldr	r3, [pc, #56]	; (8006678 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	429a      	cmp	r2, r3
 8006642:	d903      	bls.n	800664c <vTaskPriorityDisinheritAfterTimeout+0xdc>
 8006644:	69bb      	ldr	r3, [r7, #24]
 8006646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006648:	4a0b      	ldr	r2, [pc, #44]	; (8006678 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800664a:	6013      	str	r3, [r2, #0]
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006650:	4613      	mov	r3, r2
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4413      	add	r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4a06      	ldr	r2, [pc, #24]	; (8006674 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800665a:	441a      	add	r2, r3
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	3304      	adds	r3, #4
 8006660:	4619      	mov	r1, r3
 8006662:	4610      	mov	r0, r2
 8006664:	f7fe f8a9 	bl	80047ba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006668:	bf00      	nop
 800666a:	3720      	adds	r7, #32
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}
 8006670:	20000ac8 	.word	0x20000ac8
 8006674:	20000acc 	.word	0x20000acc
 8006678:	20000fa4 	.word	0x20000fa4

0800667c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800667c:	b480      	push	{r7}
 800667e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006680:	4b07      	ldr	r3, [pc, #28]	; (80066a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d004      	beq.n	8006692 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006688:	4b05      	ldr	r3, [pc, #20]	; (80066a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800668e:	3201      	adds	r2, #1
 8006690:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8006692:	4b03      	ldr	r3, [pc, #12]	; (80066a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8006694:	681b      	ldr	r3, [r3, #0]
	}
 8006696:	4618      	mov	r0, r3
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	20000ac8 	.word	0x20000ac8

080066a4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066ae:	4b21      	ldr	r3, [pc, #132]	; (8006734 <prvAddCurrentTaskToDelayedList+0x90>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066b4:	4b20      	ldr	r3, [pc, #128]	; (8006738 <prvAddCurrentTaskToDelayedList+0x94>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3304      	adds	r3, #4
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7fe f8da 	bl	8004874 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c6:	d10a      	bne.n	80066de <prvAddCurrentTaskToDelayedList+0x3a>
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d007      	beq.n	80066de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066ce:	4b1a      	ldr	r3, [pc, #104]	; (8006738 <prvAddCurrentTaskToDelayedList+0x94>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3304      	adds	r3, #4
 80066d4:	4619      	mov	r1, r3
 80066d6:	4819      	ldr	r0, [pc, #100]	; (800673c <prvAddCurrentTaskToDelayedList+0x98>)
 80066d8:	f7fe f86f 	bl	80047ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80066dc:	e026      	b.n	800672c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4413      	add	r3, r2
 80066e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80066e6:	4b14      	ldr	r3, [pc, #80]	; (8006738 <prvAddCurrentTaskToDelayedList+0x94>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d209      	bcs.n	800670a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066f6:	4b12      	ldr	r3, [pc, #72]	; (8006740 <prvAddCurrentTaskToDelayedList+0x9c>)
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	4b0f      	ldr	r3, [pc, #60]	; (8006738 <prvAddCurrentTaskToDelayedList+0x94>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3304      	adds	r3, #4
 8006700:	4619      	mov	r1, r3
 8006702:	4610      	mov	r0, r2
 8006704:	f7fe f87d 	bl	8004802 <vListInsert>
}
 8006708:	e010      	b.n	800672c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800670a:	4b0e      	ldr	r3, [pc, #56]	; (8006744 <prvAddCurrentTaskToDelayedList+0xa0>)
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	4b0a      	ldr	r3, [pc, #40]	; (8006738 <prvAddCurrentTaskToDelayedList+0x94>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3304      	adds	r3, #4
 8006714:	4619      	mov	r1, r3
 8006716:	4610      	mov	r0, r2
 8006718:	f7fe f873 	bl	8004802 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800671c:	4b0a      	ldr	r3, [pc, #40]	; (8006748 <prvAddCurrentTaskToDelayedList+0xa4>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68ba      	ldr	r2, [r7, #8]
 8006722:	429a      	cmp	r2, r3
 8006724:	d202      	bcs.n	800672c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006726:	4a08      	ldr	r2, [pc, #32]	; (8006748 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	6013      	str	r3, [r2, #0]
}
 800672c:	bf00      	nop
 800672e:	3710      	adds	r7, #16
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}
 8006734:	20000fa0 	.word	0x20000fa0
 8006738:	20000ac8 	.word	0x20000ac8
 800673c:	20000f88 	.word	0x20000f88
 8006740:	20000f58 	.word	0x20000f58
 8006744:	20000f54 	.word	0x20000f54
 8006748:	20000fbc 	.word	0x20000fbc

0800674c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b08a      	sub	sp, #40	; 0x28
 8006750:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006752:	2300      	movs	r3, #0
 8006754:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006756:	f000 facb 	bl	8006cf0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800675a:	4b1c      	ldr	r3, [pc, #112]	; (80067cc <xTimerCreateTimerTask+0x80>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d021      	beq.n	80067a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006762:	2300      	movs	r3, #0
 8006764:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006766:	2300      	movs	r3, #0
 8006768:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800676a:	1d3a      	adds	r2, r7, #4
 800676c:	f107 0108 	add.w	r1, r7, #8
 8006770:	f107 030c 	add.w	r3, r7, #12
 8006774:	4618      	mov	r0, r3
 8006776:	f7fd ffd9 	bl	800472c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800677a:	6879      	ldr	r1, [r7, #4]
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	68fa      	ldr	r2, [r7, #12]
 8006780:	9202      	str	r2, [sp, #8]
 8006782:	9301      	str	r3, [sp, #4]
 8006784:	2302      	movs	r3, #2
 8006786:	9300      	str	r3, [sp, #0]
 8006788:	2300      	movs	r3, #0
 800678a:	460a      	mov	r2, r1
 800678c:	4910      	ldr	r1, [pc, #64]	; (80067d0 <xTimerCreateTimerTask+0x84>)
 800678e:	4811      	ldr	r0, [pc, #68]	; (80067d4 <xTimerCreateTimerTask+0x88>)
 8006790:	f7fe ff9a 	bl	80056c8 <xTaskCreateStatic>
 8006794:	4603      	mov	r3, r0
 8006796:	4a10      	ldr	r2, [pc, #64]	; (80067d8 <xTimerCreateTimerTask+0x8c>)
 8006798:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800679a:	4b0f      	ldr	r3, [pc, #60]	; (80067d8 <xTimerCreateTimerTask+0x8c>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d001      	beq.n	80067a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80067a2:	2301      	movs	r3, #1
 80067a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10a      	bne.n	80067c2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80067ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b0:	f383 8811 	msr	BASEPRI, r3
 80067b4:	f3bf 8f6f 	isb	sy
 80067b8:	f3bf 8f4f 	dsb	sy
 80067bc:	613b      	str	r3, [r7, #16]
}
 80067be:	bf00      	nop
 80067c0:	e7fe      	b.n	80067c0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80067c2:	697b      	ldr	r3, [r7, #20]
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3718      	adds	r7, #24
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	20000ff8 	.word	0x20000ff8
 80067d0:	08008848 	.word	0x08008848
 80067d4:	080068f9 	.word	0x080068f9
 80067d8:	20000ffc 	.word	0x20000ffc

080067dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b08a      	sub	sp, #40	; 0x28
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
 80067e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80067ea:	2300      	movs	r3, #0
 80067ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10a      	bne.n	800680a <xTimerGenericCommand+0x2e>
	__asm volatile
 80067f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f8:	f383 8811 	msr	BASEPRI, r3
 80067fc:	f3bf 8f6f 	isb	sy
 8006800:	f3bf 8f4f 	dsb	sy
 8006804:	623b      	str	r3, [r7, #32]
}
 8006806:	bf00      	nop
 8006808:	e7fe      	b.n	8006808 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800680a:	4b1a      	ldr	r3, [pc, #104]	; (8006874 <xTimerGenericCommand+0x98>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d02a      	beq.n	8006868 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	2b05      	cmp	r3, #5
 8006822:	dc18      	bgt.n	8006856 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006824:	f7ff fdaa 	bl	800637c <xTaskGetSchedulerState>
 8006828:	4603      	mov	r3, r0
 800682a:	2b02      	cmp	r3, #2
 800682c:	d109      	bne.n	8006842 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800682e:	4b11      	ldr	r3, [pc, #68]	; (8006874 <xTimerGenericCommand+0x98>)
 8006830:	6818      	ldr	r0, [r3, #0]
 8006832:	f107 0110 	add.w	r1, r7, #16
 8006836:	2300      	movs	r3, #0
 8006838:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800683a:	f7fe fa3d 	bl	8004cb8 <xQueueGenericSend>
 800683e:	6278      	str	r0, [r7, #36]	; 0x24
 8006840:	e012      	b.n	8006868 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006842:	4b0c      	ldr	r3, [pc, #48]	; (8006874 <xTimerGenericCommand+0x98>)
 8006844:	6818      	ldr	r0, [r3, #0]
 8006846:	f107 0110 	add.w	r1, r7, #16
 800684a:	2300      	movs	r3, #0
 800684c:	2200      	movs	r2, #0
 800684e:	f7fe fa33 	bl	8004cb8 <xQueueGenericSend>
 8006852:	6278      	str	r0, [r7, #36]	; 0x24
 8006854:	e008      	b.n	8006868 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006856:	4b07      	ldr	r3, [pc, #28]	; (8006874 <xTimerGenericCommand+0x98>)
 8006858:	6818      	ldr	r0, [r3, #0]
 800685a:	f107 0110 	add.w	r1, r7, #16
 800685e:	2300      	movs	r3, #0
 8006860:	683a      	ldr	r2, [r7, #0]
 8006862:	f7fe fb27 	bl	8004eb4 <xQueueGenericSendFromISR>
 8006866:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800686a:	4618      	mov	r0, r3
 800686c:	3728      	adds	r7, #40	; 0x28
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20000ff8 	.word	0x20000ff8

08006878 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b088      	sub	sp, #32
 800687c:	af02      	add	r7, sp, #8
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006882:	4b1c      	ldr	r3, [pc, #112]	; (80068f4 <prvProcessExpiredTimer+0x7c>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68db      	ldr	r3, [r3, #12]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	3304      	adds	r3, #4
 8006890:	4618      	mov	r0, r3
 8006892:	f7fd ffef 	bl	8004874 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	69db      	ldr	r3, [r3, #28]
 800689a:	2b01      	cmp	r3, #1
 800689c:	d122      	bne.n	80068e4 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	699a      	ldr	r2, [r3, #24]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	18d1      	adds	r1, r2, r3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	683a      	ldr	r2, [r7, #0]
 80068aa:	6978      	ldr	r0, [r7, #20]
 80068ac:	f000 f8c8 	bl	8006a40 <prvInsertTimerInActiveList>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d016      	beq.n	80068e4 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80068b6:	2300      	movs	r3, #0
 80068b8:	9300      	str	r3, [sp, #0]
 80068ba:	2300      	movs	r3, #0
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	2100      	movs	r1, #0
 80068c0:	6978      	ldr	r0, [r7, #20]
 80068c2:	f7ff ff8b 	bl	80067dc <xTimerGenericCommand>
 80068c6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10a      	bne.n	80068e4 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80068ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d2:	f383 8811 	msr	BASEPRI, r3
 80068d6:	f3bf 8f6f 	isb	sy
 80068da:	f3bf 8f4f 	dsb	sy
 80068de:	60fb      	str	r3, [r7, #12]
}
 80068e0:	bf00      	nop
 80068e2:	e7fe      	b.n	80068e2 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e8:	6978      	ldr	r0, [r7, #20]
 80068ea:	4798      	blx	r3
}
 80068ec:	bf00      	nop
 80068ee:	3718      	adds	r7, #24
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	20000ff0 	.word	0x20000ff0

080068f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006900:	f107 0308 	add.w	r3, r7, #8
 8006904:	4618      	mov	r0, r3
 8006906:	f000 f857 	bl	80069b8 <prvGetNextExpireTime>
 800690a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	4619      	mov	r1, r3
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f000 f803 	bl	800691c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006916:	f000 f8d5 	bl	8006ac4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800691a:	e7f1      	b.n	8006900 <prvTimerTask+0x8>

0800691c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006926:	f7ff f923 	bl	8005b70 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800692a:	f107 0308 	add.w	r3, r7, #8
 800692e:	4618      	mov	r0, r3
 8006930:	f000 f866 	bl	8006a00 <prvSampleTimeNow>
 8006934:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d130      	bne.n	800699e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d10a      	bne.n	8006958 <prvProcessTimerOrBlockTask+0x3c>
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	429a      	cmp	r2, r3
 8006948:	d806      	bhi.n	8006958 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800694a:	f7ff f91f 	bl	8005b8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800694e:	68f9      	ldr	r1, [r7, #12]
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f7ff ff91 	bl	8006878 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006956:	e024      	b.n	80069a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d008      	beq.n	8006970 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800695e:	4b13      	ldr	r3, [pc, #76]	; (80069ac <prvProcessTimerOrBlockTask+0x90>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	bf0c      	ite	eq
 8006968:	2301      	moveq	r3, #1
 800696a:	2300      	movne	r3, #0
 800696c:	b2db      	uxtb	r3, r3
 800696e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006970:	4b0f      	ldr	r3, [pc, #60]	; (80069b0 <prvProcessTimerOrBlockTask+0x94>)
 8006972:	6818      	ldr	r0, [r3, #0]
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	683a      	ldr	r2, [r7, #0]
 800697c:	4619      	mov	r1, r3
 800697e:	f7fe fe6f 	bl	8005660 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006982:	f7ff f903 	bl	8005b8c <xTaskResumeAll>
 8006986:	4603      	mov	r3, r0
 8006988:	2b00      	cmp	r3, #0
 800698a:	d10a      	bne.n	80069a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800698c:	4b09      	ldr	r3, [pc, #36]	; (80069b4 <prvProcessTimerOrBlockTask+0x98>)
 800698e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006992:	601a      	str	r2, [r3, #0]
 8006994:	f3bf 8f4f 	dsb	sy
 8006998:	f3bf 8f6f 	isb	sy
}
 800699c:	e001      	b.n	80069a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800699e:	f7ff f8f5 	bl	8005b8c <xTaskResumeAll>
}
 80069a2:	bf00      	nop
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	20000ff4 	.word	0x20000ff4
 80069b0:	20000ff8 	.word	0x20000ff8
 80069b4:	e000ed04 	.word	0xe000ed04

080069b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80069c0:	4b0e      	ldr	r3, [pc, #56]	; (80069fc <prvGetNextExpireTime+0x44>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	bf0c      	ite	eq
 80069ca:	2301      	moveq	r3, #1
 80069cc:	2300      	movne	r3, #0
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	461a      	mov	r2, r3
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d105      	bne.n	80069ea <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80069de:	4b07      	ldr	r3, [pc, #28]	; (80069fc <prvGetNextExpireTime+0x44>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	60fb      	str	r3, [r7, #12]
 80069e8:	e001      	b.n	80069ee <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80069ea:	2300      	movs	r3, #0
 80069ec:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80069ee:	68fb      	ldr	r3, [r7, #12]
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr
 80069fc:	20000ff0 	.word	0x20000ff0

08006a00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a08:	f7ff f95e 	bl	8005cc8 <xTaskGetTickCount>
 8006a0c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a0e:	4b0b      	ldr	r3, [pc, #44]	; (8006a3c <prvSampleTimeNow+0x3c>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d205      	bcs.n	8006a24 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006a18:	f000 f908 	bl	8006c2c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	601a      	str	r2, [r3, #0]
 8006a22:	e002      	b.n	8006a2a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a2a:	4a04      	ldr	r2, [pc, #16]	; (8006a3c <prvSampleTimeNow+0x3c>)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a30:	68fb      	ldr	r3, [r7, #12]
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	20001000 	.word	0x20001000

08006a40 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b086      	sub	sp, #24
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	607a      	str	r2, [r7, #4]
 8006a4c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d812      	bhi.n	8006a8c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	1ad2      	subs	r2, r2, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d302      	bcc.n	8006a7a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006a74:	2301      	movs	r3, #1
 8006a76:	617b      	str	r3, [r7, #20]
 8006a78:	e01b      	b.n	8006ab2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006a7a:	4b10      	ldr	r3, [pc, #64]	; (8006abc <prvInsertTimerInActiveList+0x7c>)
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	3304      	adds	r3, #4
 8006a82:	4619      	mov	r1, r3
 8006a84:	4610      	mov	r0, r2
 8006a86:	f7fd febc 	bl	8004802 <vListInsert>
 8006a8a:	e012      	b.n	8006ab2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d206      	bcs.n	8006aa2 <prvInsertTimerInActiveList+0x62>
 8006a94:	68ba      	ldr	r2, [r7, #8]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d302      	bcc.n	8006aa2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	617b      	str	r3, [r7, #20]
 8006aa0:	e007      	b.n	8006ab2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006aa2:	4b07      	ldr	r3, [pc, #28]	; (8006ac0 <prvInsertTimerInActiveList+0x80>)
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	3304      	adds	r3, #4
 8006aaa:	4619      	mov	r1, r3
 8006aac:	4610      	mov	r0, r2
 8006aae:	f7fd fea8 	bl	8004802 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006ab2:	697b      	ldr	r3, [r7, #20]
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3718      	adds	r7, #24
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	20000ff4 	.word	0x20000ff4
 8006ac0:	20000ff0 	.word	0x20000ff0

08006ac4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b08e      	sub	sp, #56	; 0x38
 8006ac8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006aca:	e09d      	b.n	8006c08 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	da18      	bge.n	8006b04 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006ad2:	1d3b      	adds	r3, r7, #4
 8006ad4:	3304      	adds	r3, #4
 8006ad6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10a      	bne.n	8006af4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ae2:	f383 8811 	msr	BASEPRI, r3
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	61fb      	str	r3, [r7, #28]
}
 8006af0:	bf00      	nop
 8006af2:	e7fe      	b.n	8006af2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006afa:	6850      	ldr	r0, [r2, #4]
 8006afc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006afe:	6892      	ldr	r2, [r2, #8]
 8006b00:	4611      	mov	r1, r2
 8006b02:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	db7d      	blt.n	8006c06 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b10:	695b      	ldr	r3, [r3, #20]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d004      	beq.n	8006b20 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b18:	3304      	adds	r3, #4
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f7fd feaa 	bl	8004874 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b20:	463b      	mov	r3, r7
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7ff ff6c 	bl	8006a00 <prvSampleTimeNow>
 8006b28:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2b09      	cmp	r3, #9
 8006b2e:	d86b      	bhi.n	8006c08 <prvProcessReceivedCommands+0x144>
 8006b30:	a201      	add	r2, pc, #4	; (adr r2, 8006b38 <prvProcessReceivedCommands+0x74>)
 8006b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b36:	bf00      	nop
 8006b38:	08006b61 	.word	0x08006b61
 8006b3c:	08006b61 	.word	0x08006b61
 8006b40:	08006b61 	.word	0x08006b61
 8006b44:	08006c09 	.word	0x08006c09
 8006b48:	08006bbd 	.word	0x08006bbd
 8006b4c:	08006bf5 	.word	0x08006bf5
 8006b50:	08006b61 	.word	0x08006b61
 8006b54:	08006b61 	.word	0x08006b61
 8006b58:	08006c09 	.word	0x08006c09
 8006b5c:	08006bbd 	.word	0x08006bbd
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	18d1      	adds	r1, r2, r3
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b6e:	f7ff ff67 	bl	8006a40 <prvInsertTimerInActiveList>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d047      	beq.n	8006c08 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b7e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d13f      	bne.n	8006c08 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006b88:	68ba      	ldr	r2, [r7, #8]
 8006b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8c:	699b      	ldr	r3, [r3, #24]
 8006b8e:	441a      	add	r2, r3
 8006b90:	2300      	movs	r3, #0
 8006b92:	9300      	str	r3, [sp, #0]
 8006b94:	2300      	movs	r3, #0
 8006b96:	2100      	movs	r1, #0
 8006b98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b9a:	f7ff fe1f 	bl	80067dc <xTimerGenericCommand>
 8006b9e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d130      	bne.n	8006c08 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8006ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006baa:	f383 8811 	msr	BASEPRI, r3
 8006bae:	f3bf 8f6f 	isb	sy
 8006bb2:	f3bf 8f4f 	dsb	sy
 8006bb6:	61bb      	str	r3, [r7, #24]
}
 8006bb8:	bf00      	nop
 8006bba:	e7fe      	b.n	8006bba <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d10a      	bne.n	8006be0 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8006bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bce:	f383 8811 	msr	BASEPRI, r3
 8006bd2:	f3bf 8f6f 	isb	sy
 8006bd6:	f3bf 8f4f 	dsb	sy
 8006bda:	617b      	str	r3, [r7, #20]
}
 8006bdc:	bf00      	nop
 8006bde:	e7fe      	b.n	8006bde <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be2:	699a      	ldr	r2, [r3, #24]
 8006be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be6:	18d1      	adds	r1, r2, r3
 8006be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bee:	f7ff ff27 	bl	8006a40 <prvInsertTimerInActiveList>
					break;
 8006bf2:	e009      	b.n	8006c08 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d104      	bne.n	8006c08 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8006bfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c00:	f000 fbc6 	bl	8007390 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c04:	e000      	b.n	8006c08 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006c06:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c08:	4b07      	ldr	r3, [pc, #28]	; (8006c28 <prvProcessReceivedCommands+0x164>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	1d39      	adds	r1, r7, #4
 8006c0e:	2200      	movs	r2, #0
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7fe f9e7 	bl	8004fe4 <xQueueReceive>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	f47f af57 	bne.w	8006acc <prvProcessReceivedCommands+0x8>
	}
}
 8006c1e:	bf00      	nop
 8006c20:	bf00      	nop
 8006c22:	3730      	adds	r7, #48	; 0x30
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	20000ff8 	.word	0x20000ff8

08006c2c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b088      	sub	sp, #32
 8006c30:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c32:	e045      	b.n	8006cc0 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c34:	4b2c      	ldr	r3, [pc, #176]	; (8006ce8 <prvSwitchTimerLists+0xbc>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c3e:	4b2a      	ldr	r3, [pc, #168]	; (8006ce8 <prvSwitchTimerLists+0xbc>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	3304      	adds	r3, #4
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f7fd fe11 	bl	8004874 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c56:	68f8      	ldr	r0, [r7, #12]
 8006c58:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	69db      	ldr	r3, [r3, #28]
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d12e      	bne.n	8006cc0 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	4413      	add	r3, r2
 8006c6a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c6c:	68ba      	ldr	r2, [r7, #8]
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d90e      	bls.n	8006c92 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	68ba      	ldr	r2, [r7, #8]
 8006c78:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c80:	4b19      	ldr	r3, [pc, #100]	; (8006ce8 <prvSwitchTimerLists+0xbc>)
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	3304      	adds	r3, #4
 8006c88:	4619      	mov	r1, r3
 8006c8a:	4610      	mov	r0, r2
 8006c8c:	f7fd fdb9 	bl	8004802 <vListInsert>
 8006c90:	e016      	b.n	8006cc0 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006c92:	2300      	movs	r3, #0
 8006c94:	9300      	str	r3, [sp, #0]
 8006c96:	2300      	movs	r3, #0
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	68f8      	ldr	r0, [r7, #12]
 8006c9e:	f7ff fd9d 	bl	80067dc <xTimerGenericCommand>
 8006ca2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10a      	bne.n	8006cc0 <prvSwitchTimerLists+0x94>
	__asm volatile
 8006caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cae:	f383 8811 	msr	BASEPRI, r3
 8006cb2:	f3bf 8f6f 	isb	sy
 8006cb6:	f3bf 8f4f 	dsb	sy
 8006cba:	603b      	str	r3, [r7, #0]
}
 8006cbc:	bf00      	nop
 8006cbe:	e7fe      	b.n	8006cbe <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006cc0:	4b09      	ldr	r3, [pc, #36]	; (8006ce8 <prvSwitchTimerLists+0xbc>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1b4      	bne.n	8006c34 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006cca:	4b07      	ldr	r3, [pc, #28]	; (8006ce8 <prvSwitchTimerLists+0xbc>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006cd0:	4b06      	ldr	r3, [pc, #24]	; (8006cec <prvSwitchTimerLists+0xc0>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a04      	ldr	r2, [pc, #16]	; (8006ce8 <prvSwitchTimerLists+0xbc>)
 8006cd6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006cd8:	4a04      	ldr	r2, [pc, #16]	; (8006cec <prvSwitchTimerLists+0xc0>)
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	6013      	str	r3, [r2, #0]
}
 8006cde:	bf00      	nop
 8006ce0:	3718      	adds	r7, #24
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	20000ff0 	.word	0x20000ff0
 8006cec:	20000ff4 	.word	0x20000ff4

08006cf0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006cf6:	f000 f965 	bl	8006fc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006cfa:	4b15      	ldr	r3, [pc, #84]	; (8006d50 <prvCheckForValidListAndQueue+0x60>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d120      	bne.n	8006d44 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006d02:	4814      	ldr	r0, [pc, #80]	; (8006d54 <prvCheckForValidListAndQueue+0x64>)
 8006d04:	f7fd fd2c 	bl	8004760 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d08:	4813      	ldr	r0, [pc, #76]	; (8006d58 <prvCheckForValidListAndQueue+0x68>)
 8006d0a:	f7fd fd29 	bl	8004760 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006d0e:	4b13      	ldr	r3, [pc, #76]	; (8006d5c <prvCheckForValidListAndQueue+0x6c>)
 8006d10:	4a10      	ldr	r2, [pc, #64]	; (8006d54 <prvCheckForValidListAndQueue+0x64>)
 8006d12:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006d14:	4b12      	ldr	r3, [pc, #72]	; (8006d60 <prvCheckForValidListAndQueue+0x70>)
 8006d16:	4a10      	ldr	r2, [pc, #64]	; (8006d58 <prvCheckForValidListAndQueue+0x68>)
 8006d18:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	9300      	str	r3, [sp, #0]
 8006d1e:	4b11      	ldr	r3, [pc, #68]	; (8006d64 <prvCheckForValidListAndQueue+0x74>)
 8006d20:	4a11      	ldr	r2, [pc, #68]	; (8006d68 <prvCheckForValidListAndQueue+0x78>)
 8006d22:	2110      	movs	r1, #16
 8006d24:	200a      	movs	r0, #10
 8006d26:	f7fd fe37 	bl	8004998 <xQueueGenericCreateStatic>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	4a08      	ldr	r2, [pc, #32]	; (8006d50 <prvCheckForValidListAndQueue+0x60>)
 8006d2e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d30:	4b07      	ldr	r3, [pc, #28]	; (8006d50 <prvCheckForValidListAndQueue+0x60>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d005      	beq.n	8006d44 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d38:	4b05      	ldr	r3, [pc, #20]	; (8006d50 <prvCheckForValidListAndQueue+0x60>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	490b      	ldr	r1, [pc, #44]	; (8006d6c <prvCheckForValidListAndQueue+0x7c>)
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f7fe fc64 	bl	800560c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d44:	f000 f96e 	bl	8007024 <vPortExitCritical>
}
 8006d48:	bf00      	nop
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
 8006d4e:	bf00      	nop
 8006d50:	20000ff8 	.word	0x20000ff8
 8006d54:	20000fc8 	.word	0x20000fc8
 8006d58:	20000fdc 	.word	0x20000fdc
 8006d5c:	20000ff0 	.word	0x20000ff0
 8006d60:	20000ff4 	.word	0x20000ff4
 8006d64:	200010a4 	.word	0x200010a4
 8006d68:	20001004 	.word	0x20001004
 8006d6c:	08008850 	.word	0x08008850

08006d70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d70:	b480      	push	{r7}
 8006d72:	b085      	sub	sp, #20
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	3b04      	subs	r3, #4
 8006d80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006d88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	3b04      	subs	r3, #4
 8006d8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	f023 0201 	bic.w	r2, r3, #1
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	3b04      	subs	r3, #4
 8006d9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006da0:	4a0c      	ldr	r2, [pc, #48]	; (8006dd4 <pxPortInitialiseStack+0x64>)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	3b14      	subs	r3, #20
 8006daa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3b04      	subs	r3, #4
 8006db6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f06f 0202 	mvn.w	r2, #2
 8006dbe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	3b20      	subs	r3, #32
 8006dc4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3714      	adds	r7, #20
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr
 8006dd4:	08006dd9 	.word	0x08006dd9

08006dd8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b085      	sub	sp, #20
 8006ddc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006dde:	2300      	movs	r3, #0
 8006de0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006de2:	4b12      	ldr	r3, [pc, #72]	; (8006e2c <prvTaskExitError+0x54>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dea:	d00a      	beq.n	8006e02 <prvTaskExitError+0x2a>
	__asm volatile
 8006dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df0:	f383 8811 	msr	BASEPRI, r3
 8006df4:	f3bf 8f6f 	isb	sy
 8006df8:	f3bf 8f4f 	dsb	sy
 8006dfc:	60fb      	str	r3, [r7, #12]
}
 8006dfe:	bf00      	nop
 8006e00:	e7fe      	b.n	8006e00 <prvTaskExitError+0x28>
	__asm volatile
 8006e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e06:	f383 8811 	msr	BASEPRI, r3
 8006e0a:	f3bf 8f6f 	isb	sy
 8006e0e:	f3bf 8f4f 	dsb	sy
 8006e12:	60bb      	str	r3, [r7, #8]
}
 8006e14:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e16:	bf00      	nop
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d0fc      	beq.n	8006e18 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e1e:	bf00      	nop
 8006e20:	bf00      	nop
 8006e22:	3714      	adds	r7, #20
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr
 8006e2c:	20000174 	.word	0x20000174

08006e30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e30:	4b07      	ldr	r3, [pc, #28]	; (8006e50 <pxCurrentTCBConst2>)
 8006e32:	6819      	ldr	r1, [r3, #0]
 8006e34:	6808      	ldr	r0, [r1, #0]
 8006e36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e3a:	f380 8809 	msr	PSP, r0
 8006e3e:	f3bf 8f6f 	isb	sy
 8006e42:	f04f 0000 	mov.w	r0, #0
 8006e46:	f380 8811 	msr	BASEPRI, r0
 8006e4a:	4770      	bx	lr
 8006e4c:	f3af 8000 	nop.w

08006e50 <pxCurrentTCBConst2>:
 8006e50:	20000ac8 	.word	0x20000ac8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e54:	bf00      	nop
 8006e56:	bf00      	nop

08006e58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006e58:	4808      	ldr	r0, [pc, #32]	; (8006e7c <prvPortStartFirstTask+0x24>)
 8006e5a:	6800      	ldr	r0, [r0, #0]
 8006e5c:	6800      	ldr	r0, [r0, #0]
 8006e5e:	f380 8808 	msr	MSP, r0
 8006e62:	f04f 0000 	mov.w	r0, #0
 8006e66:	f380 8814 	msr	CONTROL, r0
 8006e6a:	b662      	cpsie	i
 8006e6c:	b661      	cpsie	f
 8006e6e:	f3bf 8f4f 	dsb	sy
 8006e72:	f3bf 8f6f 	isb	sy
 8006e76:	df00      	svc	0
 8006e78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e7a:	bf00      	nop
 8006e7c:	e000ed08 	.word	0xe000ed08

08006e80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b086      	sub	sp, #24
 8006e84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006e86:	4b46      	ldr	r3, [pc, #280]	; (8006fa0 <xPortStartScheduler+0x120>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a46      	ldr	r2, [pc, #280]	; (8006fa4 <xPortStartScheduler+0x124>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d10a      	bne.n	8006ea6 <xPortStartScheduler+0x26>
	__asm volatile
 8006e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e94:	f383 8811 	msr	BASEPRI, r3
 8006e98:	f3bf 8f6f 	isb	sy
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	613b      	str	r3, [r7, #16]
}
 8006ea2:	bf00      	nop
 8006ea4:	e7fe      	b.n	8006ea4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006ea6:	4b3e      	ldr	r3, [pc, #248]	; (8006fa0 <xPortStartScheduler+0x120>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a3f      	ldr	r2, [pc, #252]	; (8006fa8 <xPortStartScheduler+0x128>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d10a      	bne.n	8006ec6 <xPortStartScheduler+0x46>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	60fb      	str	r3, [r7, #12]
}
 8006ec2:	bf00      	nop
 8006ec4:	e7fe      	b.n	8006ec4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006ec6:	4b39      	ldr	r3, [pc, #228]	; (8006fac <xPortStartScheduler+0x12c>)
 8006ec8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	22ff      	movs	r2, #255	; 0xff
 8006ed6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	781b      	ldrb	r3, [r3, #0]
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ee0:	78fb      	ldrb	r3, [r7, #3]
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ee8:	b2da      	uxtb	r2, r3
 8006eea:	4b31      	ldr	r3, [pc, #196]	; (8006fb0 <xPortStartScheduler+0x130>)
 8006eec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006eee:	4b31      	ldr	r3, [pc, #196]	; (8006fb4 <xPortStartScheduler+0x134>)
 8006ef0:	2207      	movs	r2, #7
 8006ef2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ef4:	e009      	b.n	8006f0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006ef6:	4b2f      	ldr	r3, [pc, #188]	; (8006fb4 <xPortStartScheduler+0x134>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	3b01      	subs	r3, #1
 8006efc:	4a2d      	ldr	r2, [pc, #180]	; (8006fb4 <xPortStartScheduler+0x134>)
 8006efe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f00:	78fb      	ldrb	r3, [r7, #3]
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	005b      	lsls	r3, r3, #1
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f0a:	78fb      	ldrb	r3, [r7, #3]
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f12:	2b80      	cmp	r3, #128	; 0x80
 8006f14:	d0ef      	beq.n	8006ef6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006f16:	4b27      	ldr	r3, [pc, #156]	; (8006fb4 <xPortStartScheduler+0x134>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f1c3 0307 	rsb	r3, r3, #7
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d00a      	beq.n	8006f38 <xPortStartScheduler+0xb8>
	__asm volatile
 8006f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f26:	f383 8811 	msr	BASEPRI, r3
 8006f2a:	f3bf 8f6f 	isb	sy
 8006f2e:	f3bf 8f4f 	dsb	sy
 8006f32:	60bb      	str	r3, [r7, #8]
}
 8006f34:	bf00      	nop
 8006f36:	e7fe      	b.n	8006f36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f38:	4b1e      	ldr	r3, [pc, #120]	; (8006fb4 <xPortStartScheduler+0x134>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	021b      	lsls	r3, r3, #8
 8006f3e:	4a1d      	ldr	r2, [pc, #116]	; (8006fb4 <xPortStartScheduler+0x134>)
 8006f40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f42:	4b1c      	ldr	r3, [pc, #112]	; (8006fb4 <xPortStartScheduler+0x134>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f4a:	4a1a      	ldr	r2, [pc, #104]	; (8006fb4 <xPortStartScheduler+0x134>)
 8006f4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	b2da      	uxtb	r2, r3
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f56:	4b18      	ldr	r3, [pc, #96]	; (8006fb8 <xPortStartScheduler+0x138>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a17      	ldr	r2, [pc, #92]	; (8006fb8 <xPortStartScheduler+0x138>)
 8006f5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006f60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f62:	4b15      	ldr	r3, [pc, #84]	; (8006fb8 <xPortStartScheduler+0x138>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a14      	ldr	r2, [pc, #80]	; (8006fb8 <xPortStartScheduler+0x138>)
 8006f68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006f6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006f6e:	f000 f8dd 	bl	800712c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006f72:	4b12      	ldr	r3, [pc, #72]	; (8006fbc <xPortStartScheduler+0x13c>)
 8006f74:	2200      	movs	r2, #0
 8006f76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006f78:	f000 f8fc 	bl	8007174 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f7c:	4b10      	ldr	r3, [pc, #64]	; (8006fc0 <xPortStartScheduler+0x140>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a0f      	ldr	r2, [pc, #60]	; (8006fc0 <xPortStartScheduler+0x140>)
 8006f82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006f86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f88:	f7ff ff66 	bl	8006e58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f8c:	f7fe ff6a 	bl	8005e64 <vTaskSwitchContext>
	prvTaskExitError();
 8006f90:	f7ff ff22 	bl	8006dd8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3718      	adds	r7, #24
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	e000ed00 	.word	0xe000ed00
 8006fa4:	410fc271 	.word	0x410fc271
 8006fa8:	410fc270 	.word	0x410fc270
 8006fac:	e000e400 	.word	0xe000e400
 8006fb0:	200010f4 	.word	0x200010f4
 8006fb4:	200010f8 	.word	0x200010f8
 8006fb8:	e000ed20 	.word	0xe000ed20
 8006fbc:	20000174 	.word	0x20000174
 8006fc0:	e000ef34 	.word	0xe000ef34

08006fc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
	__asm volatile
 8006fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fce:	f383 8811 	msr	BASEPRI, r3
 8006fd2:	f3bf 8f6f 	isb	sy
 8006fd6:	f3bf 8f4f 	dsb	sy
 8006fda:	607b      	str	r3, [r7, #4]
}
 8006fdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006fde:	4b0f      	ldr	r3, [pc, #60]	; (800701c <vPortEnterCritical+0x58>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	4a0d      	ldr	r2, [pc, #52]	; (800701c <vPortEnterCritical+0x58>)
 8006fe6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006fe8:	4b0c      	ldr	r3, [pc, #48]	; (800701c <vPortEnterCritical+0x58>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d10f      	bne.n	8007010 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ff0:	4b0b      	ldr	r3, [pc, #44]	; (8007020 <vPortEnterCritical+0x5c>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00a      	beq.n	8007010 <vPortEnterCritical+0x4c>
	__asm volatile
 8006ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ffe:	f383 8811 	msr	BASEPRI, r3
 8007002:	f3bf 8f6f 	isb	sy
 8007006:	f3bf 8f4f 	dsb	sy
 800700a:	603b      	str	r3, [r7, #0]
}
 800700c:	bf00      	nop
 800700e:	e7fe      	b.n	800700e <vPortEnterCritical+0x4a>
	}
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr
 800701c:	20000174 	.word	0x20000174
 8007020:	e000ed04 	.word	0xe000ed04

08007024 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007024:	b480      	push	{r7}
 8007026:	b083      	sub	sp, #12
 8007028:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800702a:	4b12      	ldr	r3, [pc, #72]	; (8007074 <vPortExitCritical+0x50>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10a      	bne.n	8007048 <vPortExitCritical+0x24>
	__asm volatile
 8007032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007036:	f383 8811 	msr	BASEPRI, r3
 800703a:	f3bf 8f6f 	isb	sy
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	607b      	str	r3, [r7, #4]
}
 8007044:	bf00      	nop
 8007046:	e7fe      	b.n	8007046 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007048:	4b0a      	ldr	r3, [pc, #40]	; (8007074 <vPortExitCritical+0x50>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	3b01      	subs	r3, #1
 800704e:	4a09      	ldr	r2, [pc, #36]	; (8007074 <vPortExitCritical+0x50>)
 8007050:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007052:	4b08      	ldr	r3, [pc, #32]	; (8007074 <vPortExitCritical+0x50>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d105      	bne.n	8007066 <vPortExitCritical+0x42>
 800705a:	2300      	movs	r3, #0
 800705c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	f383 8811 	msr	BASEPRI, r3
}
 8007064:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007066:	bf00      	nop
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr
 8007072:	bf00      	nop
 8007074:	20000174 	.word	0x20000174
	...

08007080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007080:	f3ef 8009 	mrs	r0, PSP
 8007084:	f3bf 8f6f 	isb	sy
 8007088:	4b15      	ldr	r3, [pc, #84]	; (80070e0 <pxCurrentTCBConst>)
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	f01e 0f10 	tst.w	lr, #16
 8007090:	bf08      	it	eq
 8007092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800709a:	6010      	str	r0, [r2, #0]
 800709c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80070a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80070a4:	f380 8811 	msr	BASEPRI, r0
 80070a8:	f3bf 8f4f 	dsb	sy
 80070ac:	f3bf 8f6f 	isb	sy
 80070b0:	f7fe fed8 	bl	8005e64 <vTaskSwitchContext>
 80070b4:	f04f 0000 	mov.w	r0, #0
 80070b8:	f380 8811 	msr	BASEPRI, r0
 80070bc:	bc09      	pop	{r0, r3}
 80070be:	6819      	ldr	r1, [r3, #0]
 80070c0:	6808      	ldr	r0, [r1, #0]
 80070c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c6:	f01e 0f10 	tst.w	lr, #16
 80070ca:	bf08      	it	eq
 80070cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80070d0:	f380 8809 	msr	PSP, r0
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	f3af 8000 	nop.w

080070e0 <pxCurrentTCBConst>:
 80070e0:	20000ac8 	.word	0x20000ac8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80070e4:	bf00      	nop
 80070e6:	bf00      	nop

080070e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b082      	sub	sp, #8
 80070ec:	af00      	add	r7, sp, #0
	__asm volatile
 80070ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f2:	f383 8811 	msr	BASEPRI, r3
 80070f6:	f3bf 8f6f 	isb	sy
 80070fa:	f3bf 8f4f 	dsb	sy
 80070fe:	607b      	str	r3, [r7, #4]
}
 8007100:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007102:	f7fe fdf1 	bl	8005ce8 <xTaskIncrementTick>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d003      	beq.n	8007114 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800710c:	4b06      	ldr	r3, [pc, #24]	; (8007128 <SysTick_Handler+0x40>)
 800710e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007112:	601a      	str	r2, [r3, #0]
 8007114:	2300      	movs	r3, #0
 8007116:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	f383 8811 	msr	BASEPRI, r3
}
 800711e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007120:	bf00      	nop
 8007122:	3708      	adds	r7, #8
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	e000ed04 	.word	0xe000ed04

0800712c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007130:	4b0b      	ldr	r3, [pc, #44]	; (8007160 <vPortSetupTimerInterrupt+0x34>)
 8007132:	2200      	movs	r2, #0
 8007134:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007136:	4b0b      	ldr	r3, [pc, #44]	; (8007164 <vPortSetupTimerInterrupt+0x38>)
 8007138:	2200      	movs	r2, #0
 800713a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800713c:	4b0a      	ldr	r3, [pc, #40]	; (8007168 <vPortSetupTimerInterrupt+0x3c>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a0a      	ldr	r2, [pc, #40]	; (800716c <vPortSetupTimerInterrupt+0x40>)
 8007142:	fba2 2303 	umull	r2, r3, r2, r3
 8007146:	099b      	lsrs	r3, r3, #6
 8007148:	4a09      	ldr	r2, [pc, #36]	; (8007170 <vPortSetupTimerInterrupt+0x44>)
 800714a:	3b01      	subs	r3, #1
 800714c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800714e:	4b04      	ldr	r3, [pc, #16]	; (8007160 <vPortSetupTimerInterrupt+0x34>)
 8007150:	2207      	movs	r2, #7
 8007152:	601a      	str	r2, [r3, #0]
}
 8007154:	bf00      	nop
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop
 8007160:	e000e010 	.word	0xe000e010
 8007164:	e000e018 	.word	0xe000e018
 8007168:	20000168 	.word	0x20000168
 800716c:	10624dd3 	.word	0x10624dd3
 8007170:	e000e014 	.word	0xe000e014

08007174 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007174:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007184 <vPortEnableVFP+0x10>
 8007178:	6801      	ldr	r1, [r0, #0]
 800717a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800717e:	6001      	str	r1, [r0, #0]
 8007180:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007182:	bf00      	nop
 8007184:	e000ed88 	.word	0xe000ed88

08007188 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800718e:	f3ef 8305 	mrs	r3, IPSR
 8007192:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2b0f      	cmp	r3, #15
 8007198:	d914      	bls.n	80071c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800719a:	4a17      	ldr	r2, [pc, #92]	; (80071f8 <vPortValidateInterruptPriority+0x70>)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	4413      	add	r3, r2
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80071a4:	4b15      	ldr	r3, [pc, #84]	; (80071fc <vPortValidateInterruptPriority+0x74>)
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	7afa      	ldrb	r2, [r7, #11]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d20a      	bcs.n	80071c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80071ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b2:	f383 8811 	msr	BASEPRI, r3
 80071b6:	f3bf 8f6f 	isb	sy
 80071ba:	f3bf 8f4f 	dsb	sy
 80071be:	607b      	str	r3, [r7, #4]
}
 80071c0:	bf00      	nop
 80071c2:	e7fe      	b.n	80071c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071c4:	4b0e      	ldr	r3, [pc, #56]	; (8007200 <vPortValidateInterruptPriority+0x78>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80071cc:	4b0d      	ldr	r3, [pc, #52]	; (8007204 <vPortValidateInterruptPriority+0x7c>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d90a      	bls.n	80071ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80071d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d8:	f383 8811 	msr	BASEPRI, r3
 80071dc:	f3bf 8f6f 	isb	sy
 80071e0:	f3bf 8f4f 	dsb	sy
 80071e4:	603b      	str	r3, [r7, #0]
}
 80071e6:	bf00      	nop
 80071e8:	e7fe      	b.n	80071e8 <vPortValidateInterruptPriority+0x60>
	}
 80071ea:	bf00      	nop
 80071ec:	3714      	adds	r7, #20
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	e000e3f0 	.word	0xe000e3f0
 80071fc:	200010f4 	.word	0x200010f4
 8007200:	e000ed0c 	.word	0xe000ed0c
 8007204:	200010f8 	.word	0x200010f8

08007208 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b08a      	sub	sp, #40	; 0x28
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007210:	2300      	movs	r3, #0
 8007212:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007214:	f7fe fcac 	bl	8005b70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007218:	4b58      	ldr	r3, [pc, #352]	; (800737c <pvPortMalloc+0x174>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d101      	bne.n	8007224 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007220:	f000 f910 	bl	8007444 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007224:	4b56      	ldr	r3, [pc, #344]	; (8007380 <pvPortMalloc+0x178>)
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4013      	ands	r3, r2
 800722c:	2b00      	cmp	r3, #0
 800722e:	f040 808e 	bne.w	800734e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d01d      	beq.n	8007274 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007238:	2208      	movs	r2, #8
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4413      	add	r3, r2
 800723e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f003 0307 	and.w	r3, r3, #7
 8007246:	2b00      	cmp	r3, #0
 8007248:	d014      	beq.n	8007274 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f023 0307 	bic.w	r3, r3, #7
 8007250:	3308      	adds	r3, #8
 8007252:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f003 0307 	and.w	r3, r3, #7
 800725a:	2b00      	cmp	r3, #0
 800725c:	d00a      	beq.n	8007274 <pvPortMalloc+0x6c>
	__asm volatile
 800725e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007262:	f383 8811 	msr	BASEPRI, r3
 8007266:	f3bf 8f6f 	isb	sy
 800726a:	f3bf 8f4f 	dsb	sy
 800726e:	617b      	str	r3, [r7, #20]
}
 8007270:	bf00      	nop
 8007272:	e7fe      	b.n	8007272 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d069      	beq.n	800734e <pvPortMalloc+0x146>
 800727a:	4b42      	ldr	r3, [pc, #264]	; (8007384 <pvPortMalloc+0x17c>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	429a      	cmp	r2, r3
 8007282:	d864      	bhi.n	800734e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007284:	4b40      	ldr	r3, [pc, #256]	; (8007388 <pvPortMalloc+0x180>)
 8007286:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007288:	4b3f      	ldr	r3, [pc, #252]	; (8007388 <pvPortMalloc+0x180>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800728e:	e004      	b.n	800729a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007292:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800729a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d903      	bls.n	80072ac <pvPortMalloc+0xa4>
 80072a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1f1      	bne.n	8007290 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072ac:	4b33      	ldr	r3, [pc, #204]	; (800737c <pvPortMalloc+0x174>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d04b      	beq.n	800734e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80072b6:	6a3b      	ldr	r3, [r7, #32]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2208      	movs	r2, #8
 80072bc:	4413      	add	r3, r2
 80072be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	6a3b      	ldr	r3, [r7, #32]
 80072c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80072c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ca:	685a      	ldr	r2, [r3, #4]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	1ad2      	subs	r2, r2, r3
 80072d0:	2308      	movs	r3, #8
 80072d2:	005b      	lsls	r3, r3, #1
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d91f      	bls.n	8007318 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80072d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	4413      	add	r3, r2
 80072de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	f003 0307 	and.w	r3, r3, #7
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d00a      	beq.n	8007300 <pvPortMalloc+0xf8>
	__asm volatile
 80072ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ee:	f383 8811 	msr	BASEPRI, r3
 80072f2:	f3bf 8f6f 	isb	sy
 80072f6:	f3bf 8f4f 	dsb	sy
 80072fa:	613b      	str	r3, [r7, #16]
}
 80072fc:	bf00      	nop
 80072fe:	e7fe      	b.n	80072fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007302:	685a      	ldr	r2, [r3, #4]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	1ad2      	subs	r2, r2, r3
 8007308:	69bb      	ldr	r3, [r7, #24]
 800730a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800730c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007312:	69b8      	ldr	r0, [r7, #24]
 8007314:	f000 f8f8 	bl	8007508 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007318:	4b1a      	ldr	r3, [pc, #104]	; (8007384 <pvPortMalloc+0x17c>)
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	4a18      	ldr	r2, [pc, #96]	; (8007384 <pvPortMalloc+0x17c>)
 8007324:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007326:	4b17      	ldr	r3, [pc, #92]	; (8007384 <pvPortMalloc+0x17c>)
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	4b18      	ldr	r3, [pc, #96]	; (800738c <pvPortMalloc+0x184>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	429a      	cmp	r2, r3
 8007330:	d203      	bcs.n	800733a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007332:	4b14      	ldr	r3, [pc, #80]	; (8007384 <pvPortMalloc+0x17c>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a15      	ldr	r2, [pc, #84]	; (800738c <pvPortMalloc+0x184>)
 8007338:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800733a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733c:	685a      	ldr	r2, [r3, #4]
 800733e:	4b10      	ldr	r3, [pc, #64]	; (8007380 <pvPortMalloc+0x178>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	431a      	orrs	r2, r3
 8007344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007346:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734a:	2200      	movs	r2, #0
 800734c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800734e:	f7fe fc1d 	bl	8005b8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007352:	69fb      	ldr	r3, [r7, #28]
 8007354:	f003 0307 	and.w	r3, r3, #7
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00a      	beq.n	8007372 <pvPortMalloc+0x16a>
	__asm volatile
 800735c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007360:	f383 8811 	msr	BASEPRI, r3
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	60fb      	str	r3, [r7, #12]
}
 800736e:	bf00      	nop
 8007370:	e7fe      	b.n	8007370 <pvPortMalloc+0x168>
	return pvReturn;
 8007372:	69fb      	ldr	r3, [r7, #28]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3728      	adds	r7, #40	; 0x28
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}
 800737c:	20001d04 	.word	0x20001d04
 8007380:	20001d10 	.word	0x20001d10
 8007384:	20001d08 	.word	0x20001d08
 8007388:	20001cfc 	.word	0x20001cfc
 800738c:	20001d0c 	.word	0x20001d0c

08007390 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b086      	sub	sp, #24
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d048      	beq.n	8007434 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073a2:	2308      	movs	r3, #8
 80073a4:	425b      	negs	r3, r3
 80073a6:	697a      	ldr	r2, [r7, #20]
 80073a8:	4413      	add	r3, r2
 80073aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	685a      	ldr	r2, [r3, #4]
 80073b4:	4b21      	ldr	r3, [pc, #132]	; (800743c <vPortFree+0xac>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4013      	ands	r3, r2
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d10a      	bne.n	80073d4 <vPortFree+0x44>
	__asm volatile
 80073be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073c2:	f383 8811 	msr	BASEPRI, r3
 80073c6:	f3bf 8f6f 	isb	sy
 80073ca:	f3bf 8f4f 	dsb	sy
 80073ce:	60fb      	str	r3, [r7, #12]
}
 80073d0:	bf00      	nop
 80073d2:	e7fe      	b.n	80073d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d00a      	beq.n	80073f2 <vPortFree+0x62>
	__asm volatile
 80073dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e0:	f383 8811 	msr	BASEPRI, r3
 80073e4:	f3bf 8f6f 	isb	sy
 80073e8:	f3bf 8f4f 	dsb	sy
 80073ec:	60bb      	str	r3, [r7, #8]
}
 80073ee:	bf00      	nop
 80073f0:	e7fe      	b.n	80073f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	685a      	ldr	r2, [r3, #4]
 80073f6:	4b11      	ldr	r3, [pc, #68]	; (800743c <vPortFree+0xac>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4013      	ands	r3, r2
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d019      	beq.n	8007434 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d115      	bne.n	8007434 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	685a      	ldr	r2, [r3, #4]
 800740c:	4b0b      	ldr	r3, [pc, #44]	; (800743c <vPortFree+0xac>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	43db      	mvns	r3, r3
 8007412:	401a      	ands	r2, r3
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007418:	f7fe fbaa 	bl	8005b70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	685a      	ldr	r2, [r3, #4]
 8007420:	4b07      	ldr	r3, [pc, #28]	; (8007440 <vPortFree+0xb0>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4413      	add	r3, r2
 8007426:	4a06      	ldr	r2, [pc, #24]	; (8007440 <vPortFree+0xb0>)
 8007428:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800742a:	6938      	ldr	r0, [r7, #16]
 800742c:	f000 f86c 	bl	8007508 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007430:	f7fe fbac 	bl	8005b8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007434:	bf00      	nop
 8007436:	3718      	adds	r7, #24
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	20001d10 	.word	0x20001d10
 8007440:	20001d08 	.word	0x20001d08

08007444 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800744a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800744e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007450:	4b27      	ldr	r3, [pc, #156]	; (80074f0 <prvHeapInit+0xac>)
 8007452:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f003 0307 	and.w	r3, r3, #7
 800745a:	2b00      	cmp	r3, #0
 800745c:	d00c      	beq.n	8007478 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	3307      	adds	r3, #7
 8007462:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f023 0307 	bic.w	r3, r3, #7
 800746a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	4a1f      	ldr	r2, [pc, #124]	; (80074f0 <prvHeapInit+0xac>)
 8007474:	4413      	add	r3, r2
 8007476:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800747c:	4a1d      	ldr	r2, [pc, #116]	; (80074f4 <prvHeapInit+0xb0>)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007482:	4b1c      	ldr	r3, [pc, #112]	; (80074f4 <prvHeapInit+0xb0>)
 8007484:	2200      	movs	r2, #0
 8007486:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	68ba      	ldr	r2, [r7, #8]
 800748c:	4413      	add	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007490:	2208      	movs	r2, #8
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	1a9b      	subs	r3, r3, r2
 8007496:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f023 0307 	bic.w	r3, r3, #7
 800749e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	4a15      	ldr	r2, [pc, #84]	; (80074f8 <prvHeapInit+0xb4>)
 80074a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80074a6:	4b14      	ldr	r3, [pc, #80]	; (80074f8 <prvHeapInit+0xb4>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2200      	movs	r2, #0
 80074ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074ae:	4b12      	ldr	r3, [pc, #72]	; (80074f8 <prvHeapInit+0xb4>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2200      	movs	r2, #0
 80074b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	1ad2      	subs	r2, r2, r3
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074c4:	4b0c      	ldr	r3, [pc, #48]	; (80074f8 <prvHeapInit+0xb4>)
 80074c6:	681a      	ldr	r2, [r3, #0]
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	4a0a      	ldr	r2, [pc, #40]	; (80074fc <prvHeapInit+0xb8>)
 80074d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	4a09      	ldr	r2, [pc, #36]	; (8007500 <prvHeapInit+0xbc>)
 80074da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80074dc:	4b09      	ldr	r3, [pc, #36]	; (8007504 <prvHeapInit+0xc0>)
 80074de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80074e2:	601a      	str	r2, [r3, #0]
}
 80074e4:	bf00      	nop
 80074e6:	3714      	adds	r7, #20
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr
 80074f0:	200010fc 	.word	0x200010fc
 80074f4:	20001cfc 	.word	0x20001cfc
 80074f8:	20001d04 	.word	0x20001d04
 80074fc:	20001d0c 	.word	0x20001d0c
 8007500:	20001d08 	.word	0x20001d08
 8007504:	20001d10 	.word	0x20001d10

08007508 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007508:	b480      	push	{r7}
 800750a:	b085      	sub	sp, #20
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007510:	4b28      	ldr	r3, [pc, #160]	; (80075b4 <prvInsertBlockIntoFreeList+0xac>)
 8007512:	60fb      	str	r3, [r7, #12]
 8007514:	e002      	b.n	800751c <prvInsertBlockIntoFreeList+0x14>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	60fb      	str	r3, [r7, #12]
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	429a      	cmp	r2, r3
 8007524:	d8f7      	bhi.n	8007516 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	68ba      	ldr	r2, [r7, #8]
 8007530:	4413      	add	r3, r2
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	429a      	cmp	r2, r3
 8007536:	d108      	bne.n	800754a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	441a      	add	r2, r3
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	441a      	add	r2, r3
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	429a      	cmp	r2, r3
 800755c:	d118      	bne.n	8007590 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	4b15      	ldr	r3, [pc, #84]	; (80075b8 <prvInsertBlockIntoFreeList+0xb0>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	429a      	cmp	r2, r3
 8007568:	d00d      	beq.n	8007586 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	685a      	ldr	r2, [r3, #4]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	441a      	add	r2, r3
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	601a      	str	r2, [r3, #0]
 8007584:	e008      	b.n	8007598 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007586:	4b0c      	ldr	r3, [pc, #48]	; (80075b8 <prvInsertBlockIntoFreeList+0xb0>)
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	601a      	str	r2, [r3, #0]
 800758e:	e003      	b.n	8007598 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	429a      	cmp	r2, r3
 800759e:	d002      	beq.n	80075a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075a6:	bf00      	nop
 80075a8:	3714      	adds	r7, #20
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	20001cfc 	.word	0x20001cfc
 80075b8:	20001d04 	.word	0x20001d04

080075bc <__errno>:
 80075bc:	4b01      	ldr	r3, [pc, #4]	; (80075c4 <__errno+0x8>)
 80075be:	6818      	ldr	r0, [r3, #0]
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	20000178 	.word	0x20000178

080075c8 <std>:
 80075c8:	2300      	movs	r3, #0
 80075ca:	b510      	push	{r4, lr}
 80075cc:	4604      	mov	r4, r0
 80075ce:	e9c0 3300 	strd	r3, r3, [r0]
 80075d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075d6:	6083      	str	r3, [r0, #8]
 80075d8:	8181      	strh	r1, [r0, #12]
 80075da:	6643      	str	r3, [r0, #100]	; 0x64
 80075dc:	81c2      	strh	r2, [r0, #14]
 80075de:	6183      	str	r3, [r0, #24]
 80075e0:	4619      	mov	r1, r3
 80075e2:	2208      	movs	r2, #8
 80075e4:	305c      	adds	r0, #92	; 0x5c
 80075e6:	f000 f91a 	bl	800781e <memset>
 80075ea:	4b05      	ldr	r3, [pc, #20]	; (8007600 <std+0x38>)
 80075ec:	6263      	str	r3, [r4, #36]	; 0x24
 80075ee:	4b05      	ldr	r3, [pc, #20]	; (8007604 <std+0x3c>)
 80075f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80075f2:	4b05      	ldr	r3, [pc, #20]	; (8007608 <std+0x40>)
 80075f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80075f6:	4b05      	ldr	r3, [pc, #20]	; (800760c <std+0x44>)
 80075f8:	6224      	str	r4, [r4, #32]
 80075fa:	6323      	str	r3, [r4, #48]	; 0x30
 80075fc:	bd10      	pop	{r4, pc}
 80075fe:	bf00      	nop
 8007600:	08007ab5 	.word	0x08007ab5
 8007604:	08007ad7 	.word	0x08007ad7
 8007608:	08007b0f 	.word	0x08007b0f
 800760c:	08007b33 	.word	0x08007b33

08007610 <_cleanup_r>:
 8007610:	4901      	ldr	r1, [pc, #4]	; (8007618 <_cleanup_r+0x8>)
 8007612:	f000 b8af 	b.w	8007774 <_fwalk_reent>
 8007616:	bf00      	nop
 8007618:	08007cfd 	.word	0x08007cfd

0800761c <__sfmoreglue>:
 800761c:	b570      	push	{r4, r5, r6, lr}
 800761e:	1e4a      	subs	r2, r1, #1
 8007620:	2568      	movs	r5, #104	; 0x68
 8007622:	4355      	muls	r5, r2
 8007624:	460e      	mov	r6, r1
 8007626:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800762a:	f000 f901 	bl	8007830 <_malloc_r>
 800762e:	4604      	mov	r4, r0
 8007630:	b140      	cbz	r0, 8007644 <__sfmoreglue+0x28>
 8007632:	2100      	movs	r1, #0
 8007634:	e9c0 1600 	strd	r1, r6, [r0]
 8007638:	300c      	adds	r0, #12
 800763a:	60a0      	str	r0, [r4, #8]
 800763c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007640:	f000 f8ed 	bl	800781e <memset>
 8007644:	4620      	mov	r0, r4
 8007646:	bd70      	pop	{r4, r5, r6, pc}

08007648 <__sfp_lock_acquire>:
 8007648:	4801      	ldr	r0, [pc, #4]	; (8007650 <__sfp_lock_acquire+0x8>)
 800764a:	f000 b8d8 	b.w	80077fe <__retarget_lock_acquire_recursive>
 800764e:	bf00      	nop
 8007650:	200021c8 	.word	0x200021c8

08007654 <__sfp_lock_release>:
 8007654:	4801      	ldr	r0, [pc, #4]	; (800765c <__sfp_lock_release+0x8>)
 8007656:	f000 b8d3 	b.w	8007800 <__retarget_lock_release_recursive>
 800765a:	bf00      	nop
 800765c:	200021c8 	.word	0x200021c8

08007660 <__sinit_lock_acquire>:
 8007660:	4801      	ldr	r0, [pc, #4]	; (8007668 <__sinit_lock_acquire+0x8>)
 8007662:	f000 b8cc 	b.w	80077fe <__retarget_lock_acquire_recursive>
 8007666:	bf00      	nop
 8007668:	200021c3 	.word	0x200021c3

0800766c <__sinit_lock_release>:
 800766c:	4801      	ldr	r0, [pc, #4]	; (8007674 <__sinit_lock_release+0x8>)
 800766e:	f000 b8c7 	b.w	8007800 <__retarget_lock_release_recursive>
 8007672:	bf00      	nop
 8007674:	200021c3 	.word	0x200021c3

08007678 <__sinit>:
 8007678:	b510      	push	{r4, lr}
 800767a:	4604      	mov	r4, r0
 800767c:	f7ff fff0 	bl	8007660 <__sinit_lock_acquire>
 8007680:	69a3      	ldr	r3, [r4, #24]
 8007682:	b11b      	cbz	r3, 800768c <__sinit+0x14>
 8007684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007688:	f7ff bff0 	b.w	800766c <__sinit_lock_release>
 800768c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007690:	6523      	str	r3, [r4, #80]	; 0x50
 8007692:	4b13      	ldr	r3, [pc, #76]	; (80076e0 <__sinit+0x68>)
 8007694:	4a13      	ldr	r2, [pc, #76]	; (80076e4 <__sinit+0x6c>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	62a2      	str	r2, [r4, #40]	; 0x28
 800769a:	42a3      	cmp	r3, r4
 800769c:	bf04      	itt	eq
 800769e:	2301      	moveq	r3, #1
 80076a0:	61a3      	streq	r3, [r4, #24]
 80076a2:	4620      	mov	r0, r4
 80076a4:	f000 f820 	bl	80076e8 <__sfp>
 80076a8:	6060      	str	r0, [r4, #4]
 80076aa:	4620      	mov	r0, r4
 80076ac:	f000 f81c 	bl	80076e8 <__sfp>
 80076b0:	60a0      	str	r0, [r4, #8]
 80076b2:	4620      	mov	r0, r4
 80076b4:	f000 f818 	bl	80076e8 <__sfp>
 80076b8:	2200      	movs	r2, #0
 80076ba:	60e0      	str	r0, [r4, #12]
 80076bc:	2104      	movs	r1, #4
 80076be:	6860      	ldr	r0, [r4, #4]
 80076c0:	f7ff ff82 	bl	80075c8 <std>
 80076c4:	68a0      	ldr	r0, [r4, #8]
 80076c6:	2201      	movs	r2, #1
 80076c8:	2109      	movs	r1, #9
 80076ca:	f7ff ff7d 	bl	80075c8 <std>
 80076ce:	68e0      	ldr	r0, [r4, #12]
 80076d0:	2202      	movs	r2, #2
 80076d2:	2112      	movs	r1, #18
 80076d4:	f7ff ff78 	bl	80075c8 <std>
 80076d8:	2301      	movs	r3, #1
 80076da:	61a3      	str	r3, [r4, #24]
 80076dc:	e7d2      	b.n	8007684 <__sinit+0xc>
 80076de:	bf00      	nop
 80076e0:	08008990 	.word	0x08008990
 80076e4:	08007611 	.word	0x08007611

080076e8 <__sfp>:
 80076e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ea:	4607      	mov	r7, r0
 80076ec:	f7ff ffac 	bl	8007648 <__sfp_lock_acquire>
 80076f0:	4b1e      	ldr	r3, [pc, #120]	; (800776c <__sfp+0x84>)
 80076f2:	681e      	ldr	r6, [r3, #0]
 80076f4:	69b3      	ldr	r3, [r6, #24]
 80076f6:	b913      	cbnz	r3, 80076fe <__sfp+0x16>
 80076f8:	4630      	mov	r0, r6
 80076fa:	f7ff ffbd 	bl	8007678 <__sinit>
 80076fe:	3648      	adds	r6, #72	; 0x48
 8007700:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007704:	3b01      	subs	r3, #1
 8007706:	d503      	bpl.n	8007710 <__sfp+0x28>
 8007708:	6833      	ldr	r3, [r6, #0]
 800770a:	b30b      	cbz	r3, 8007750 <__sfp+0x68>
 800770c:	6836      	ldr	r6, [r6, #0]
 800770e:	e7f7      	b.n	8007700 <__sfp+0x18>
 8007710:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007714:	b9d5      	cbnz	r5, 800774c <__sfp+0x64>
 8007716:	4b16      	ldr	r3, [pc, #88]	; (8007770 <__sfp+0x88>)
 8007718:	60e3      	str	r3, [r4, #12]
 800771a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800771e:	6665      	str	r5, [r4, #100]	; 0x64
 8007720:	f000 f86c 	bl	80077fc <__retarget_lock_init_recursive>
 8007724:	f7ff ff96 	bl	8007654 <__sfp_lock_release>
 8007728:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800772c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007730:	6025      	str	r5, [r4, #0]
 8007732:	61a5      	str	r5, [r4, #24]
 8007734:	2208      	movs	r2, #8
 8007736:	4629      	mov	r1, r5
 8007738:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800773c:	f000 f86f 	bl	800781e <memset>
 8007740:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007744:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007748:	4620      	mov	r0, r4
 800774a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800774c:	3468      	adds	r4, #104	; 0x68
 800774e:	e7d9      	b.n	8007704 <__sfp+0x1c>
 8007750:	2104      	movs	r1, #4
 8007752:	4638      	mov	r0, r7
 8007754:	f7ff ff62 	bl	800761c <__sfmoreglue>
 8007758:	4604      	mov	r4, r0
 800775a:	6030      	str	r0, [r6, #0]
 800775c:	2800      	cmp	r0, #0
 800775e:	d1d5      	bne.n	800770c <__sfp+0x24>
 8007760:	f7ff ff78 	bl	8007654 <__sfp_lock_release>
 8007764:	230c      	movs	r3, #12
 8007766:	603b      	str	r3, [r7, #0]
 8007768:	e7ee      	b.n	8007748 <__sfp+0x60>
 800776a:	bf00      	nop
 800776c:	08008990 	.word	0x08008990
 8007770:	ffff0001 	.word	0xffff0001

08007774 <_fwalk_reent>:
 8007774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007778:	4606      	mov	r6, r0
 800777a:	4688      	mov	r8, r1
 800777c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007780:	2700      	movs	r7, #0
 8007782:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007786:	f1b9 0901 	subs.w	r9, r9, #1
 800778a:	d505      	bpl.n	8007798 <_fwalk_reent+0x24>
 800778c:	6824      	ldr	r4, [r4, #0]
 800778e:	2c00      	cmp	r4, #0
 8007790:	d1f7      	bne.n	8007782 <_fwalk_reent+0xe>
 8007792:	4638      	mov	r0, r7
 8007794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007798:	89ab      	ldrh	r3, [r5, #12]
 800779a:	2b01      	cmp	r3, #1
 800779c:	d907      	bls.n	80077ae <_fwalk_reent+0x3a>
 800779e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077a2:	3301      	adds	r3, #1
 80077a4:	d003      	beq.n	80077ae <_fwalk_reent+0x3a>
 80077a6:	4629      	mov	r1, r5
 80077a8:	4630      	mov	r0, r6
 80077aa:	47c0      	blx	r8
 80077ac:	4307      	orrs	r7, r0
 80077ae:	3568      	adds	r5, #104	; 0x68
 80077b0:	e7e9      	b.n	8007786 <_fwalk_reent+0x12>
	...

080077b4 <__libc_init_array>:
 80077b4:	b570      	push	{r4, r5, r6, lr}
 80077b6:	4d0d      	ldr	r5, [pc, #52]	; (80077ec <__libc_init_array+0x38>)
 80077b8:	4c0d      	ldr	r4, [pc, #52]	; (80077f0 <__libc_init_array+0x3c>)
 80077ba:	1b64      	subs	r4, r4, r5
 80077bc:	10a4      	asrs	r4, r4, #2
 80077be:	2600      	movs	r6, #0
 80077c0:	42a6      	cmp	r6, r4
 80077c2:	d109      	bne.n	80077d8 <__libc_init_array+0x24>
 80077c4:	4d0b      	ldr	r5, [pc, #44]	; (80077f4 <__libc_init_array+0x40>)
 80077c6:	4c0c      	ldr	r4, [pc, #48]	; (80077f8 <__libc_init_array+0x44>)
 80077c8:	f001 f808 	bl	80087dc <_init>
 80077cc:	1b64      	subs	r4, r4, r5
 80077ce:	10a4      	asrs	r4, r4, #2
 80077d0:	2600      	movs	r6, #0
 80077d2:	42a6      	cmp	r6, r4
 80077d4:	d105      	bne.n	80077e2 <__libc_init_array+0x2e>
 80077d6:	bd70      	pop	{r4, r5, r6, pc}
 80077d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80077dc:	4798      	blx	r3
 80077de:	3601      	adds	r6, #1
 80077e0:	e7ee      	b.n	80077c0 <__libc_init_array+0xc>
 80077e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80077e6:	4798      	blx	r3
 80077e8:	3601      	adds	r6, #1
 80077ea:	e7f2      	b.n	80077d2 <__libc_init_array+0x1e>
 80077ec:	08008a7c 	.word	0x08008a7c
 80077f0:	08008a7c 	.word	0x08008a7c
 80077f4:	08008a7c 	.word	0x08008a7c
 80077f8:	08008a80 	.word	0x08008a80

080077fc <__retarget_lock_init_recursive>:
 80077fc:	4770      	bx	lr

080077fe <__retarget_lock_acquire_recursive>:
 80077fe:	4770      	bx	lr

08007800 <__retarget_lock_release_recursive>:
 8007800:	4770      	bx	lr

08007802 <memcpy>:
 8007802:	440a      	add	r2, r1
 8007804:	4291      	cmp	r1, r2
 8007806:	f100 33ff 	add.w	r3, r0, #4294967295
 800780a:	d100      	bne.n	800780e <memcpy+0xc>
 800780c:	4770      	bx	lr
 800780e:	b510      	push	{r4, lr}
 8007810:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007814:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007818:	4291      	cmp	r1, r2
 800781a:	d1f9      	bne.n	8007810 <memcpy+0xe>
 800781c:	bd10      	pop	{r4, pc}

0800781e <memset>:
 800781e:	4402      	add	r2, r0
 8007820:	4603      	mov	r3, r0
 8007822:	4293      	cmp	r3, r2
 8007824:	d100      	bne.n	8007828 <memset+0xa>
 8007826:	4770      	bx	lr
 8007828:	f803 1b01 	strb.w	r1, [r3], #1
 800782c:	e7f9      	b.n	8007822 <memset+0x4>
	...

08007830 <_malloc_r>:
 8007830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007832:	1ccd      	adds	r5, r1, #3
 8007834:	f025 0503 	bic.w	r5, r5, #3
 8007838:	3508      	adds	r5, #8
 800783a:	2d0c      	cmp	r5, #12
 800783c:	bf38      	it	cc
 800783e:	250c      	movcc	r5, #12
 8007840:	2d00      	cmp	r5, #0
 8007842:	4606      	mov	r6, r0
 8007844:	db01      	blt.n	800784a <_malloc_r+0x1a>
 8007846:	42a9      	cmp	r1, r5
 8007848:	d903      	bls.n	8007852 <_malloc_r+0x22>
 800784a:	230c      	movs	r3, #12
 800784c:	6033      	str	r3, [r6, #0]
 800784e:	2000      	movs	r0, #0
 8007850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007852:	f000 facd 	bl	8007df0 <__malloc_lock>
 8007856:	4921      	ldr	r1, [pc, #132]	; (80078dc <_malloc_r+0xac>)
 8007858:	680a      	ldr	r2, [r1, #0]
 800785a:	4614      	mov	r4, r2
 800785c:	b99c      	cbnz	r4, 8007886 <_malloc_r+0x56>
 800785e:	4f20      	ldr	r7, [pc, #128]	; (80078e0 <_malloc_r+0xb0>)
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	b923      	cbnz	r3, 800786e <_malloc_r+0x3e>
 8007864:	4621      	mov	r1, r4
 8007866:	4630      	mov	r0, r6
 8007868:	f000 f914 	bl	8007a94 <_sbrk_r>
 800786c:	6038      	str	r0, [r7, #0]
 800786e:	4629      	mov	r1, r5
 8007870:	4630      	mov	r0, r6
 8007872:	f000 f90f 	bl	8007a94 <_sbrk_r>
 8007876:	1c43      	adds	r3, r0, #1
 8007878:	d123      	bne.n	80078c2 <_malloc_r+0x92>
 800787a:	230c      	movs	r3, #12
 800787c:	6033      	str	r3, [r6, #0]
 800787e:	4630      	mov	r0, r6
 8007880:	f000 fabc 	bl	8007dfc <__malloc_unlock>
 8007884:	e7e3      	b.n	800784e <_malloc_r+0x1e>
 8007886:	6823      	ldr	r3, [r4, #0]
 8007888:	1b5b      	subs	r3, r3, r5
 800788a:	d417      	bmi.n	80078bc <_malloc_r+0x8c>
 800788c:	2b0b      	cmp	r3, #11
 800788e:	d903      	bls.n	8007898 <_malloc_r+0x68>
 8007890:	6023      	str	r3, [r4, #0]
 8007892:	441c      	add	r4, r3
 8007894:	6025      	str	r5, [r4, #0]
 8007896:	e004      	b.n	80078a2 <_malloc_r+0x72>
 8007898:	6863      	ldr	r3, [r4, #4]
 800789a:	42a2      	cmp	r2, r4
 800789c:	bf0c      	ite	eq
 800789e:	600b      	streq	r3, [r1, #0]
 80078a0:	6053      	strne	r3, [r2, #4]
 80078a2:	4630      	mov	r0, r6
 80078a4:	f000 faaa 	bl	8007dfc <__malloc_unlock>
 80078a8:	f104 000b 	add.w	r0, r4, #11
 80078ac:	1d23      	adds	r3, r4, #4
 80078ae:	f020 0007 	bic.w	r0, r0, #7
 80078b2:	1ac2      	subs	r2, r0, r3
 80078b4:	d0cc      	beq.n	8007850 <_malloc_r+0x20>
 80078b6:	1a1b      	subs	r3, r3, r0
 80078b8:	50a3      	str	r3, [r4, r2]
 80078ba:	e7c9      	b.n	8007850 <_malloc_r+0x20>
 80078bc:	4622      	mov	r2, r4
 80078be:	6864      	ldr	r4, [r4, #4]
 80078c0:	e7cc      	b.n	800785c <_malloc_r+0x2c>
 80078c2:	1cc4      	adds	r4, r0, #3
 80078c4:	f024 0403 	bic.w	r4, r4, #3
 80078c8:	42a0      	cmp	r0, r4
 80078ca:	d0e3      	beq.n	8007894 <_malloc_r+0x64>
 80078cc:	1a21      	subs	r1, r4, r0
 80078ce:	4630      	mov	r0, r6
 80078d0:	f000 f8e0 	bl	8007a94 <_sbrk_r>
 80078d4:	3001      	adds	r0, #1
 80078d6:	d1dd      	bne.n	8007894 <_malloc_r+0x64>
 80078d8:	e7cf      	b.n	800787a <_malloc_r+0x4a>
 80078da:	bf00      	nop
 80078dc:	20001d14 	.word	0x20001d14
 80078e0:	20001d18 	.word	0x20001d18

080078e4 <srand>:
 80078e4:	b538      	push	{r3, r4, r5, lr}
 80078e6:	4b10      	ldr	r3, [pc, #64]	; (8007928 <srand+0x44>)
 80078e8:	681d      	ldr	r5, [r3, #0]
 80078ea:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80078ec:	4604      	mov	r4, r0
 80078ee:	b9b3      	cbnz	r3, 800791e <srand+0x3a>
 80078f0:	2018      	movs	r0, #24
 80078f2:	f000 fa75 	bl	8007de0 <malloc>
 80078f6:	4602      	mov	r2, r0
 80078f8:	63a8      	str	r0, [r5, #56]	; 0x38
 80078fa:	b920      	cbnz	r0, 8007906 <srand+0x22>
 80078fc:	4b0b      	ldr	r3, [pc, #44]	; (800792c <srand+0x48>)
 80078fe:	480c      	ldr	r0, [pc, #48]	; (8007930 <srand+0x4c>)
 8007900:	2142      	movs	r1, #66	; 0x42
 8007902:	f000 f947 	bl	8007b94 <__assert_func>
 8007906:	490b      	ldr	r1, [pc, #44]	; (8007934 <srand+0x50>)
 8007908:	4b0b      	ldr	r3, [pc, #44]	; (8007938 <srand+0x54>)
 800790a:	e9c0 1300 	strd	r1, r3, [r0]
 800790e:	4b0b      	ldr	r3, [pc, #44]	; (800793c <srand+0x58>)
 8007910:	6083      	str	r3, [r0, #8]
 8007912:	230b      	movs	r3, #11
 8007914:	8183      	strh	r3, [r0, #12]
 8007916:	2100      	movs	r1, #0
 8007918:	2001      	movs	r0, #1
 800791a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800791e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007920:	2200      	movs	r2, #0
 8007922:	611c      	str	r4, [r3, #16]
 8007924:	615a      	str	r2, [r3, #20]
 8007926:	bd38      	pop	{r3, r4, r5, pc}
 8007928:	20000178 	.word	0x20000178
 800792c:	08008994 	.word	0x08008994
 8007930:	080089ab 	.word	0x080089ab
 8007934:	abcd330e 	.word	0xabcd330e
 8007938:	e66d1234 	.word	0xe66d1234
 800793c:	0005deec 	.word	0x0005deec

08007940 <rand>:
 8007940:	4b17      	ldr	r3, [pc, #92]	; (80079a0 <rand+0x60>)
 8007942:	b510      	push	{r4, lr}
 8007944:	681c      	ldr	r4, [r3, #0]
 8007946:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007948:	b9b3      	cbnz	r3, 8007978 <rand+0x38>
 800794a:	2018      	movs	r0, #24
 800794c:	f000 fa48 	bl	8007de0 <malloc>
 8007950:	63a0      	str	r0, [r4, #56]	; 0x38
 8007952:	b928      	cbnz	r0, 8007960 <rand+0x20>
 8007954:	4602      	mov	r2, r0
 8007956:	4b13      	ldr	r3, [pc, #76]	; (80079a4 <rand+0x64>)
 8007958:	4813      	ldr	r0, [pc, #76]	; (80079a8 <rand+0x68>)
 800795a:	214e      	movs	r1, #78	; 0x4e
 800795c:	f000 f91a 	bl	8007b94 <__assert_func>
 8007960:	4a12      	ldr	r2, [pc, #72]	; (80079ac <rand+0x6c>)
 8007962:	4b13      	ldr	r3, [pc, #76]	; (80079b0 <rand+0x70>)
 8007964:	e9c0 2300 	strd	r2, r3, [r0]
 8007968:	4b12      	ldr	r3, [pc, #72]	; (80079b4 <rand+0x74>)
 800796a:	6083      	str	r3, [r0, #8]
 800796c:	230b      	movs	r3, #11
 800796e:	8183      	strh	r3, [r0, #12]
 8007970:	2201      	movs	r2, #1
 8007972:	2300      	movs	r3, #0
 8007974:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8007978:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800797a:	480f      	ldr	r0, [pc, #60]	; (80079b8 <rand+0x78>)
 800797c:	690a      	ldr	r2, [r1, #16]
 800797e:	694b      	ldr	r3, [r1, #20]
 8007980:	4c0e      	ldr	r4, [pc, #56]	; (80079bc <rand+0x7c>)
 8007982:	4350      	muls	r0, r2
 8007984:	fb04 0003 	mla	r0, r4, r3, r0
 8007988:	fba2 3404 	umull	r3, r4, r2, r4
 800798c:	1c5a      	adds	r2, r3, #1
 800798e:	4404      	add	r4, r0
 8007990:	f144 0000 	adc.w	r0, r4, #0
 8007994:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8007998:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800799c:	bd10      	pop	{r4, pc}
 800799e:	bf00      	nop
 80079a0:	20000178 	.word	0x20000178
 80079a4:	08008994 	.word	0x08008994
 80079a8:	080089ab 	.word	0x080089ab
 80079ac:	abcd330e 	.word	0xabcd330e
 80079b0:	e66d1234 	.word	0xe66d1234
 80079b4:	0005deec 	.word	0x0005deec
 80079b8:	5851f42d 	.word	0x5851f42d
 80079bc:	4c957f2d 	.word	0x4c957f2d

080079c0 <cleanup_glue>:
 80079c0:	b538      	push	{r3, r4, r5, lr}
 80079c2:	460c      	mov	r4, r1
 80079c4:	6809      	ldr	r1, [r1, #0]
 80079c6:	4605      	mov	r5, r0
 80079c8:	b109      	cbz	r1, 80079ce <cleanup_glue+0xe>
 80079ca:	f7ff fff9 	bl	80079c0 <cleanup_glue>
 80079ce:	4621      	mov	r1, r4
 80079d0:	4628      	mov	r0, r5
 80079d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079d6:	f000 ba17 	b.w	8007e08 <_free_r>
	...

080079dc <_reclaim_reent>:
 80079dc:	4b2c      	ldr	r3, [pc, #176]	; (8007a90 <_reclaim_reent+0xb4>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4283      	cmp	r3, r0
 80079e2:	b570      	push	{r4, r5, r6, lr}
 80079e4:	4604      	mov	r4, r0
 80079e6:	d051      	beq.n	8007a8c <_reclaim_reent+0xb0>
 80079e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80079ea:	b143      	cbz	r3, 80079fe <_reclaim_reent+0x22>
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d14a      	bne.n	8007a88 <_reclaim_reent+0xac>
 80079f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079f4:	6819      	ldr	r1, [r3, #0]
 80079f6:	b111      	cbz	r1, 80079fe <_reclaim_reent+0x22>
 80079f8:	4620      	mov	r0, r4
 80079fa:	f000 fa05 	bl	8007e08 <_free_r>
 80079fe:	6961      	ldr	r1, [r4, #20]
 8007a00:	b111      	cbz	r1, 8007a08 <_reclaim_reent+0x2c>
 8007a02:	4620      	mov	r0, r4
 8007a04:	f000 fa00 	bl	8007e08 <_free_r>
 8007a08:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007a0a:	b111      	cbz	r1, 8007a12 <_reclaim_reent+0x36>
 8007a0c:	4620      	mov	r0, r4
 8007a0e:	f000 f9fb 	bl	8007e08 <_free_r>
 8007a12:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007a14:	b111      	cbz	r1, 8007a1c <_reclaim_reent+0x40>
 8007a16:	4620      	mov	r0, r4
 8007a18:	f000 f9f6 	bl	8007e08 <_free_r>
 8007a1c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007a1e:	b111      	cbz	r1, 8007a26 <_reclaim_reent+0x4a>
 8007a20:	4620      	mov	r0, r4
 8007a22:	f000 f9f1 	bl	8007e08 <_free_r>
 8007a26:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007a28:	b111      	cbz	r1, 8007a30 <_reclaim_reent+0x54>
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	f000 f9ec 	bl	8007e08 <_free_r>
 8007a30:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007a32:	b111      	cbz	r1, 8007a3a <_reclaim_reent+0x5e>
 8007a34:	4620      	mov	r0, r4
 8007a36:	f000 f9e7 	bl	8007e08 <_free_r>
 8007a3a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007a3c:	b111      	cbz	r1, 8007a44 <_reclaim_reent+0x68>
 8007a3e:	4620      	mov	r0, r4
 8007a40:	f000 f9e2 	bl	8007e08 <_free_r>
 8007a44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a46:	b111      	cbz	r1, 8007a4e <_reclaim_reent+0x72>
 8007a48:	4620      	mov	r0, r4
 8007a4a:	f000 f9dd 	bl	8007e08 <_free_r>
 8007a4e:	69a3      	ldr	r3, [r4, #24]
 8007a50:	b1e3      	cbz	r3, 8007a8c <_reclaim_reent+0xb0>
 8007a52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007a54:	4620      	mov	r0, r4
 8007a56:	4798      	blx	r3
 8007a58:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007a5a:	b1b9      	cbz	r1, 8007a8c <_reclaim_reent+0xb0>
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007a62:	f7ff bfad 	b.w	80079c0 <cleanup_glue>
 8007a66:	5949      	ldr	r1, [r1, r5]
 8007a68:	b941      	cbnz	r1, 8007a7c <_reclaim_reent+0xa0>
 8007a6a:	3504      	adds	r5, #4
 8007a6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a6e:	2d80      	cmp	r5, #128	; 0x80
 8007a70:	68d9      	ldr	r1, [r3, #12]
 8007a72:	d1f8      	bne.n	8007a66 <_reclaim_reent+0x8a>
 8007a74:	4620      	mov	r0, r4
 8007a76:	f000 f9c7 	bl	8007e08 <_free_r>
 8007a7a:	e7ba      	b.n	80079f2 <_reclaim_reent+0x16>
 8007a7c:	680e      	ldr	r6, [r1, #0]
 8007a7e:	4620      	mov	r0, r4
 8007a80:	f000 f9c2 	bl	8007e08 <_free_r>
 8007a84:	4631      	mov	r1, r6
 8007a86:	e7ef      	b.n	8007a68 <_reclaim_reent+0x8c>
 8007a88:	2500      	movs	r5, #0
 8007a8a:	e7ef      	b.n	8007a6c <_reclaim_reent+0x90>
 8007a8c:	bd70      	pop	{r4, r5, r6, pc}
 8007a8e:	bf00      	nop
 8007a90:	20000178 	.word	0x20000178

08007a94 <_sbrk_r>:
 8007a94:	b538      	push	{r3, r4, r5, lr}
 8007a96:	4d06      	ldr	r5, [pc, #24]	; (8007ab0 <_sbrk_r+0x1c>)
 8007a98:	2300      	movs	r3, #0
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	4608      	mov	r0, r1
 8007a9e:	602b      	str	r3, [r5, #0]
 8007aa0:	f7f9 ffdc 	bl	8001a5c <_sbrk>
 8007aa4:	1c43      	adds	r3, r0, #1
 8007aa6:	d102      	bne.n	8007aae <_sbrk_r+0x1a>
 8007aa8:	682b      	ldr	r3, [r5, #0]
 8007aaa:	b103      	cbz	r3, 8007aae <_sbrk_r+0x1a>
 8007aac:	6023      	str	r3, [r4, #0]
 8007aae:	bd38      	pop	{r3, r4, r5, pc}
 8007ab0:	200021cc 	.word	0x200021cc

08007ab4 <__sread>:
 8007ab4:	b510      	push	{r4, lr}
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007abc:	f000 fce2 	bl	8008484 <_read_r>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	bfab      	itete	ge
 8007ac4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ac6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ac8:	181b      	addge	r3, r3, r0
 8007aca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ace:	bfac      	ite	ge
 8007ad0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ad2:	81a3      	strhlt	r3, [r4, #12]
 8007ad4:	bd10      	pop	{r4, pc}

08007ad6 <__swrite>:
 8007ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ada:	461f      	mov	r7, r3
 8007adc:	898b      	ldrh	r3, [r1, #12]
 8007ade:	05db      	lsls	r3, r3, #23
 8007ae0:	4605      	mov	r5, r0
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	4616      	mov	r6, r2
 8007ae6:	d505      	bpl.n	8007af4 <__swrite+0x1e>
 8007ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007aec:	2302      	movs	r3, #2
 8007aee:	2200      	movs	r2, #0
 8007af0:	f000 f964 	bl	8007dbc <_lseek_r>
 8007af4:	89a3      	ldrh	r3, [r4, #12]
 8007af6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007afa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007afe:	81a3      	strh	r3, [r4, #12]
 8007b00:	4632      	mov	r2, r6
 8007b02:	463b      	mov	r3, r7
 8007b04:	4628      	mov	r0, r5
 8007b06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b0a:	f000 b831 	b.w	8007b70 <_write_r>

08007b0e <__sseek>:
 8007b0e:	b510      	push	{r4, lr}
 8007b10:	460c      	mov	r4, r1
 8007b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b16:	f000 f951 	bl	8007dbc <_lseek_r>
 8007b1a:	1c43      	adds	r3, r0, #1
 8007b1c:	89a3      	ldrh	r3, [r4, #12]
 8007b1e:	bf15      	itete	ne
 8007b20:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b2a:	81a3      	strheq	r3, [r4, #12]
 8007b2c:	bf18      	it	ne
 8007b2e:	81a3      	strhne	r3, [r4, #12]
 8007b30:	bd10      	pop	{r4, pc}

08007b32 <__sclose>:
 8007b32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b36:	f000 b84b 	b.w	8007bd0 <_close_r>
	...

08007b3c <time>:
 8007b3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b3e:	4b0b      	ldr	r3, [pc, #44]	; (8007b6c <time+0x30>)
 8007b40:	2200      	movs	r2, #0
 8007b42:	4669      	mov	r1, sp
 8007b44:	4604      	mov	r4, r0
 8007b46:	6818      	ldr	r0, [r3, #0]
 8007b48:	f000 f926 	bl	8007d98 <_gettimeofday_r>
 8007b4c:	2800      	cmp	r0, #0
 8007b4e:	bfbe      	ittt	lt
 8007b50:	f04f 32ff 	movlt.w	r2, #4294967295
 8007b54:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b58:	e9cd 2300 	strdlt	r2, r3, [sp]
 8007b5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b60:	b10c      	cbz	r4, 8007b66 <time+0x2a>
 8007b62:	e9c4 0100 	strd	r0, r1, [r4]
 8007b66:	b004      	add	sp, #16
 8007b68:	bd10      	pop	{r4, pc}
 8007b6a:	bf00      	nop
 8007b6c:	20000178 	.word	0x20000178

08007b70 <_write_r>:
 8007b70:	b538      	push	{r3, r4, r5, lr}
 8007b72:	4d07      	ldr	r5, [pc, #28]	; (8007b90 <_write_r+0x20>)
 8007b74:	4604      	mov	r4, r0
 8007b76:	4608      	mov	r0, r1
 8007b78:	4611      	mov	r1, r2
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	602a      	str	r2, [r5, #0]
 8007b7e:	461a      	mov	r2, r3
 8007b80:	f7f9 ff1b 	bl	80019ba <_write>
 8007b84:	1c43      	adds	r3, r0, #1
 8007b86:	d102      	bne.n	8007b8e <_write_r+0x1e>
 8007b88:	682b      	ldr	r3, [r5, #0]
 8007b8a:	b103      	cbz	r3, 8007b8e <_write_r+0x1e>
 8007b8c:	6023      	str	r3, [r4, #0]
 8007b8e:	bd38      	pop	{r3, r4, r5, pc}
 8007b90:	200021cc 	.word	0x200021cc

08007b94 <__assert_func>:
 8007b94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b96:	4614      	mov	r4, r2
 8007b98:	461a      	mov	r2, r3
 8007b9a:	4b09      	ldr	r3, [pc, #36]	; (8007bc0 <__assert_func+0x2c>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4605      	mov	r5, r0
 8007ba0:	68d8      	ldr	r0, [r3, #12]
 8007ba2:	b14c      	cbz	r4, 8007bb8 <__assert_func+0x24>
 8007ba4:	4b07      	ldr	r3, [pc, #28]	; (8007bc4 <__assert_func+0x30>)
 8007ba6:	9100      	str	r1, [sp, #0]
 8007ba8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bac:	4906      	ldr	r1, [pc, #24]	; (8007bc8 <__assert_func+0x34>)
 8007bae:	462b      	mov	r3, r5
 8007bb0:	f000 f8e0 	bl	8007d74 <fiprintf>
 8007bb4:	f000 fd38 	bl	8008628 <abort>
 8007bb8:	4b04      	ldr	r3, [pc, #16]	; (8007bcc <__assert_func+0x38>)
 8007bba:	461c      	mov	r4, r3
 8007bbc:	e7f3      	b.n	8007ba6 <__assert_func+0x12>
 8007bbe:	bf00      	nop
 8007bc0:	20000178 	.word	0x20000178
 8007bc4:	08008a0a 	.word	0x08008a0a
 8007bc8:	08008a17 	.word	0x08008a17
 8007bcc:	08008a45 	.word	0x08008a45

08007bd0 <_close_r>:
 8007bd0:	b538      	push	{r3, r4, r5, lr}
 8007bd2:	4d06      	ldr	r5, [pc, #24]	; (8007bec <_close_r+0x1c>)
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	4608      	mov	r0, r1
 8007bda:	602b      	str	r3, [r5, #0]
 8007bdc:	f7f9 ff09 	bl	80019f2 <_close>
 8007be0:	1c43      	adds	r3, r0, #1
 8007be2:	d102      	bne.n	8007bea <_close_r+0x1a>
 8007be4:	682b      	ldr	r3, [r5, #0]
 8007be6:	b103      	cbz	r3, 8007bea <_close_r+0x1a>
 8007be8:	6023      	str	r3, [r4, #0]
 8007bea:	bd38      	pop	{r3, r4, r5, pc}
 8007bec:	200021cc 	.word	0x200021cc

08007bf0 <__sflush_r>:
 8007bf0:	898a      	ldrh	r2, [r1, #12]
 8007bf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bf6:	4605      	mov	r5, r0
 8007bf8:	0710      	lsls	r0, r2, #28
 8007bfa:	460c      	mov	r4, r1
 8007bfc:	d458      	bmi.n	8007cb0 <__sflush_r+0xc0>
 8007bfe:	684b      	ldr	r3, [r1, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	dc05      	bgt.n	8007c10 <__sflush_r+0x20>
 8007c04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	dc02      	bgt.n	8007c10 <__sflush_r+0x20>
 8007c0a:	2000      	movs	r0, #0
 8007c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c12:	2e00      	cmp	r6, #0
 8007c14:	d0f9      	beq.n	8007c0a <__sflush_r+0x1a>
 8007c16:	2300      	movs	r3, #0
 8007c18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c1c:	682f      	ldr	r7, [r5, #0]
 8007c1e:	602b      	str	r3, [r5, #0]
 8007c20:	d032      	beq.n	8007c88 <__sflush_r+0x98>
 8007c22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c24:	89a3      	ldrh	r3, [r4, #12]
 8007c26:	075a      	lsls	r2, r3, #29
 8007c28:	d505      	bpl.n	8007c36 <__sflush_r+0x46>
 8007c2a:	6863      	ldr	r3, [r4, #4]
 8007c2c:	1ac0      	subs	r0, r0, r3
 8007c2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c30:	b10b      	cbz	r3, 8007c36 <__sflush_r+0x46>
 8007c32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c34:	1ac0      	subs	r0, r0, r3
 8007c36:	2300      	movs	r3, #0
 8007c38:	4602      	mov	r2, r0
 8007c3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c3c:	6a21      	ldr	r1, [r4, #32]
 8007c3e:	4628      	mov	r0, r5
 8007c40:	47b0      	blx	r6
 8007c42:	1c43      	adds	r3, r0, #1
 8007c44:	89a3      	ldrh	r3, [r4, #12]
 8007c46:	d106      	bne.n	8007c56 <__sflush_r+0x66>
 8007c48:	6829      	ldr	r1, [r5, #0]
 8007c4a:	291d      	cmp	r1, #29
 8007c4c:	d82c      	bhi.n	8007ca8 <__sflush_r+0xb8>
 8007c4e:	4a2a      	ldr	r2, [pc, #168]	; (8007cf8 <__sflush_r+0x108>)
 8007c50:	40ca      	lsrs	r2, r1
 8007c52:	07d6      	lsls	r6, r2, #31
 8007c54:	d528      	bpl.n	8007ca8 <__sflush_r+0xb8>
 8007c56:	2200      	movs	r2, #0
 8007c58:	6062      	str	r2, [r4, #4]
 8007c5a:	04d9      	lsls	r1, r3, #19
 8007c5c:	6922      	ldr	r2, [r4, #16]
 8007c5e:	6022      	str	r2, [r4, #0]
 8007c60:	d504      	bpl.n	8007c6c <__sflush_r+0x7c>
 8007c62:	1c42      	adds	r2, r0, #1
 8007c64:	d101      	bne.n	8007c6a <__sflush_r+0x7a>
 8007c66:	682b      	ldr	r3, [r5, #0]
 8007c68:	b903      	cbnz	r3, 8007c6c <__sflush_r+0x7c>
 8007c6a:	6560      	str	r0, [r4, #84]	; 0x54
 8007c6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c6e:	602f      	str	r7, [r5, #0]
 8007c70:	2900      	cmp	r1, #0
 8007c72:	d0ca      	beq.n	8007c0a <__sflush_r+0x1a>
 8007c74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c78:	4299      	cmp	r1, r3
 8007c7a:	d002      	beq.n	8007c82 <__sflush_r+0x92>
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	f000 f8c3 	bl	8007e08 <_free_r>
 8007c82:	2000      	movs	r0, #0
 8007c84:	6360      	str	r0, [r4, #52]	; 0x34
 8007c86:	e7c1      	b.n	8007c0c <__sflush_r+0x1c>
 8007c88:	6a21      	ldr	r1, [r4, #32]
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	47b0      	blx	r6
 8007c90:	1c41      	adds	r1, r0, #1
 8007c92:	d1c7      	bne.n	8007c24 <__sflush_r+0x34>
 8007c94:	682b      	ldr	r3, [r5, #0]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d0c4      	beq.n	8007c24 <__sflush_r+0x34>
 8007c9a:	2b1d      	cmp	r3, #29
 8007c9c:	d001      	beq.n	8007ca2 <__sflush_r+0xb2>
 8007c9e:	2b16      	cmp	r3, #22
 8007ca0:	d101      	bne.n	8007ca6 <__sflush_r+0xb6>
 8007ca2:	602f      	str	r7, [r5, #0]
 8007ca4:	e7b1      	b.n	8007c0a <__sflush_r+0x1a>
 8007ca6:	89a3      	ldrh	r3, [r4, #12]
 8007ca8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cac:	81a3      	strh	r3, [r4, #12]
 8007cae:	e7ad      	b.n	8007c0c <__sflush_r+0x1c>
 8007cb0:	690f      	ldr	r7, [r1, #16]
 8007cb2:	2f00      	cmp	r7, #0
 8007cb4:	d0a9      	beq.n	8007c0a <__sflush_r+0x1a>
 8007cb6:	0793      	lsls	r3, r2, #30
 8007cb8:	680e      	ldr	r6, [r1, #0]
 8007cba:	bf08      	it	eq
 8007cbc:	694b      	ldreq	r3, [r1, #20]
 8007cbe:	600f      	str	r7, [r1, #0]
 8007cc0:	bf18      	it	ne
 8007cc2:	2300      	movne	r3, #0
 8007cc4:	eba6 0807 	sub.w	r8, r6, r7
 8007cc8:	608b      	str	r3, [r1, #8]
 8007cca:	f1b8 0f00 	cmp.w	r8, #0
 8007cce:	dd9c      	ble.n	8007c0a <__sflush_r+0x1a>
 8007cd0:	6a21      	ldr	r1, [r4, #32]
 8007cd2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cd4:	4643      	mov	r3, r8
 8007cd6:	463a      	mov	r2, r7
 8007cd8:	4628      	mov	r0, r5
 8007cda:	47b0      	blx	r6
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	dc06      	bgt.n	8007cee <__sflush_r+0xfe>
 8007ce0:	89a3      	ldrh	r3, [r4, #12]
 8007ce2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ce6:	81a3      	strh	r3, [r4, #12]
 8007ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cec:	e78e      	b.n	8007c0c <__sflush_r+0x1c>
 8007cee:	4407      	add	r7, r0
 8007cf0:	eba8 0800 	sub.w	r8, r8, r0
 8007cf4:	e7e9      	b.n	8007cca <__sflush_r+0xda>
 8007cf6:	bf00      	nop
 8007cf8:	20400001 	.word	0x20400001

08007cfc <_fflush_r>:
 8007cfc:	b538      	push	{r3, r4, r5, lr}
 8007cfe:	690b      	ldr	r3, [r1, #16]
 8007d00:	4605      	mov	r5, r0
 8007d02:	460c      	mov	r4, r1
 8007d04:	b913      	cbnz	r3, 8007d0c <_fflush_r+0x10>
 8007d06:	2500      	movs	r5, #0
 8007d08:	4628      	mov	r0, r5
 8007d0a:	bd38      	pop	{r3, r4, r5, pc}
 8007d0c:	b118      	cbz	r0, 8007d16 <_fflush_r+0x1a>
 8007d0e:	6983      	ldr	r3, [r0, #24]
 8007d10:	b90b      	cbnz	r3, 8007d16 <_fflush_r+0x1a>
 8007d12:	f7ff fcb1 	bl	8007678 <__sinit>
 8007d16:	4b14      	ldr	r3, [pc, #80]	; (8007d68 <_fflush_r+0x6c>)
 8007d18:	429c      	cmp	r4, r3
 8007d1a:	d11b      	bne.n	8007d54 <_fflush_r+0x58>
 8007d1c:	686c      	ldr	r4, [r5, #4]
 8007d1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d0ef      	beq.n	8007d06 <_fflush_r+0xa>
 8007d26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d28:	07d0      	lsls	r0, r2, #31
 8007d2a:	d404      	bmi.n	8007d36 <_fflush_r+0x3a>
 8007d2c:	0599      	lsls	r1, r3, #22
 8007d2e:	d402      	bmi.n	8007d36 <_fflush_r+0x3a>
 8007d30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d32:	f7ff fd64 	bl	80077fe <__retarget_lock_acquire_recursive>
 8007d36:	4628      	mov	r0, r5
 8007d38:	4621      	mov	r1, r4
 8007d3a:	f7ff ff59 	bl	8007bf0 <__sflush_r>
 8007d3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d40:	07da      	lsls	r2, r3, #31
 8007d42:	4605      	mov	r5, r0
 8007d44:	d4e0      	bmi.n	8007d08 <_fflush_r+0xc>
 8007d46:	89a3      	ldrh	r3, [r4, #12]
 8007d48:	059b      	lsls	r3, r3, #22
 8007d4a:	d4dd      	bmi.n	8007d08 <_fflush_r+0xc>
 8007d4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d4e:	f7ff fd57 	bl	8007800 <__retarget_lock_release_recursive>
 8007d52:	e7d9      	b.n	8007d08 <_fflush_r+0xc>
 8007d54:	4b05      	ldr	r3, [pc, #20]	; (8007d6c <_fflush_r+0x70>)
 8007d56:	429c      	cmp	r4, r3
 8007d58:	d101      	bne.n	8007d5e <_fflush_r+0x62>
 8007d5a:	68ac      	ldr	r4, [r5, #8]
 8007d5c:	e7df      	b.n	8007d1e <_fflush_r+0x22>
 8007d5e:	4b04      	ldr	r3, [pc, #16]	; (8007d70 <_fflush_r+0x74>)
 8007d60:	429c      	cmp	r4, r3
 8007d62:	bf08      	it	eq
 8007d64:	68ec      	ldreq	r4, [r5, #12]
 8007d66:	e7da      	b.n	8007d1e <_fflush_r+0x22>
 8007d68:	08008950 	.word	0x08008950
 8007d6c:	08008970 	.word	0x08008970
 8007d70:	08008930 	.word	0x08008930

08007d74 <fiprintf>:
 8007d74:	b40e      	push	{r1, r2, r3}
 8007d76:	b503      	push	{r0, r1, lr}
 8007d78:	4601      	mov	r1, r0
 8007d7a:	ab03      	add	r3, sp, #12
 8007d7c:	4805      	ldr	r0, [pc, #20]	; (8007d94 <fiprintf+0x20>)
 8007d7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d82:	6800      	ldr	r0, [r0, #0]
 8007d84:	9301      	str	r3, [sp, #4]
 8007d86:	f000 f8b9 	bl	8007efc <_vfiprintf_r>
 8007d8a:	b002      	add	sp, #8
 8007d8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d90:	b003      	add	sp, #12
 8007d92:	4770      	bx	lr
 8007d94:	20000178 	.word	0x20000178

08007d98 <_gettimeofday_r>:
 8007d98:	b538      	push	{r3, r4, r5, lr}
 8007d9a:	4d07      	ldr	r5, [pc, #28]	; (8007db8 <_gettimeofday_r+0x20>)
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	4604      	mov	r4, r0
 8007da0:	4608      	mov	r0, r1
 8007da2:	4611      	mov	r1, r2
 8007da4:	602b      	str	r3, [r5, #0]
 8007da6:	f000 fd11 	bl	80087cc <_gettimeofday>
 8007daa:	1c43      	adds	r3, r0, #1
 8007dac:	d102      	bne.n	8007db4 <_gettimeofday_r+0x1c>
 8007dae:	682b      	ldr	r3, [r5, #0]
 8007db0:	b103      	cbz	r3, 8007db4 <_gettimeofday_r+0x1c>
 8007db2:	6023      	str	r3, [r4, #0]
 8007db4:	bd38      	pop	{r3, r4, r5, pc}
 8007db6:	bf00      	nop
 8007db8:	200021cc 	.word	0x200021cc

08007dbc <_lseek_r>:
 8007dbc:	b538      	push	{r3, r4, r5, lr}
 8007dbe:	4d07      	ldr	r5, [pc, #28]	; (8007ddc <_lseek_r+0x20>)
 8007dc0:	4604      	mov	r4, r0
 8007dc2:	4608      	mov	r0, r1
 8007dc4:	4611      	mov	r1, r2
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	602a      	str	r2, [r5, #0]
 8007dca:	461a      	mov	r2, r3
 8007dcc:	f7f9 fe38 	bl	8001a40 <_lseek>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	d102      	bne.n	8007dda <_lseek_r+0x1e>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	b103      	cbz	r3, 8007dda <_lseek_r+0x1e>
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	bd38      	pop	{r3, r4, r5, pc}
 8007ddc:	200021cc 	.word	0x200021cc

08007de0 <malloc>:
 8007de0:	4b02      	ldr	r3, [pc, #8]	; (8007dec <malloc+0xc>)
 8007de2:	4601      	mov	r1, r0
 8007de4:	6818      	ldr	r0, [r3, #0]
 8007de6:	f7ff bd23 	b.w	8007830 <_malloc_r>
 8007dea:	bf00      	nop
 8007dec:	20000178 	.word	0x20000178

08007df0 <__malloc_lock>:
 8007df0:	4801      	ldr	r0, [pc, #4]	; (8007df8 <__malloc_lock+0x8>)
 8007df2:	f7ff bd04 	b.w	80077fe <__retarget_lock_acquire_recursive>
 8007df6:	bf00      	nop
 8007df8:	200021c4 	.word	0x200021c4

08007dfc <__malloc_unlock>:
 8007dfc:	4801      	ldr	r0, [pc, #4]	; (8007e04 <__malloc_unlock+0x8>)
 8007dfe:	f7ff bcff 	b.w	8007800 <__retarget_lock_release_recursive>
 8007e02:	bf00      	nop
 8007e04:	200021c4 	.word	0x200021c4

08007e08 <_free_r>:
 8007e08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e0a:	2900      	cmp	r1, #0
 8007e0c:	d048      	beq.n	8007ea0 <_free_r+0x98>
 8007e0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e12:	9001      	str	r0, [sp, #4]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f1a1 0404 	sub.w	r4, r1, #4
 8007e1a:	bfb8      	it	lt
 8007e1c:	18e4      	addlt	r4, r4, r3
 8007e1e:	f7ff ffe7 	bl	8007df0 <__malloc_lock>
 8007e22:	4a20      	ldr	r2, [pc, #128]	; (8007ea4 <_free_r+0x9c>)
 8007e24:	9801      	ldr	r0, [sp, #4]
 8007e26:	6813      	ldr	r3, [r2, #0]
 8007e28:	4615      	mov	r5, r2
 8007e2a:	b933      	cbnz	r3, 8007e3a <_free_r+0x32>
 8007e2c:	6063      	str	r3, [r4, #4]
 8007e2e:	6014      	str	r4, [r2, #0]
 8007e30:	b003      	add	sp, #12
 8007e32:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e36:	f7ff bfe1 	b.w	8007dfc <__malloc_unlock>
 8007e3a:	42a3      	cmp	r3, r4
 8007e3c:	d90b      	bls.n	8007e56 <_free_r+0x4e>
 8007e3e:	6821      	ldr	r1, [r4, #0]
 8007e40:	1862      	adds	r2, r4, r1
 8007e42:	4293      	cmp	r3, r2
 8007e44:	bf04      	itt	eq
 8007e46:	681a      	ldreq	r2, [r3, #0]
 8007e48:	685b      	ldreq	r3, [r3, #4]
 8007e4a:	6063      	str	r3, [r4, #4]
 8007e4c:	bf04      	itt	eq
 8007e4e:	1852      	addeq	r2, r2, r1
 8007e50:	6022      	streq	r2, [r4, #0]
 8007e52:	602c      	str	r4, [r5, #0]
 8007e54:	e7ec      	b.n	8007e30 <_free_r+0x28>
 8007e56:	461a      	mov	r2, r3
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	b10b      	cbz	r3, 8007e60 <_free_r+0x58>
 8007e5c:	42a3      	cmp	r3, r4
 8007e5e:	d9fa      	bls.n	8007e56 <_free_r+0x4e>
 8007e60:	6811      	ldr	r1, [r2, #0]
 8007e62:	1855      	adds	r5, r2, r1
 8007e64:	42a5      	cmp	r5, r4
 8007e66:	d10b      	bne.n	8007e80 <_free_r+0x78>
 8007e68:	6824      	ldr	r4, [r4, #0]
 8007e6a:	4421      	add	r1, r4
 8007e6c:	1854      	adds	r4, r2, r1
 8007e6e:	42a3      	cmp	r3, r4
 8007e70:	6011      	str	r1, [r2, #0]
 8007e72:	d1dd      	bne.n	8007e30 <_free_r+0x28>
 8007e74:	681c      	ldr	r4, [r3, #0]
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	6053      	str	r3, [r2, #4]
 8007e7a:	4421      	add	r1, r4
 8007e7c:	6011      	str	r1, [r2, #0]
 8007e7e:	e7d7      	b.n	8007e30 <_free_r+0x28>
 8007e80:	d902      	bls.n	8007e88 <_free_r+0x80>
 8007e82:	230c      	movs	r3, #12
 8007e84:	6003      	str	r3, [r0, #0]
 8007e86:	e7d3      	b.n	8007e30 <_free_r+0x28>
 8007e88:	6825      	ldr	r5, [r4, #0]
 8007e8a:	1961      	adds	r1, r4, r5
 8007e8c:	428b      	cmp	r3, r1
 8007e8e:	bf04      	itt	eq
 8007e90:	6819      	ldreq	r1, [r3, #0]
 8007e92:	685b      	ldreq	r3, [r3, #4]
 8007e94:	6063      	str	r3, [r4, #4]
 8007e96:	bf04      	itt	eq
 8007e98:	1949      	addeq	r1, r1, r5
 8007e9a:	6021      	streq	r1, [r4, #0]
 8007e9c:	6054      	str	r4, [r2, #4]
 8007e9e:	e7c7      	b.n	8007e30 <_free_r+0x28>
 8007ea0:	b003      	add	sp, #12
 8007ea2:	bd30      	pop	{r4, r5, pc}
 8007ea4:	20001d14 	.word	0x20001d14

08007ea8 <__sfputc_r>:
 8007ea8:	6893      	ldr	r3, [r2, #8]
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	b410      	push	{r4}
 8007eb0:	6093      	str	r3, [r2, #8]
 8007eb2:	da08      	bge.n	8007ec6 <__sfputc_r+0x1e>
 8007eb4:	6994      	ldr	r4, [r2, #24]
 8007eb6:	42a3      	cmp	r3, r4
 8007eb8:	db01      	blt.n	8007ebe <__sfputc_r+0x16>
 8007eba:	290a      	cmp	r1, #10
 8007ebc:	d103      	bne.n	8007ec6 <__sfputc_r+0x1e>
 8007ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ec2:	f000 baf1 	b.w	80084a8 <__swbuf_r>
 8007ec6:	6813      	ldr	r3, [r2, #0]
 8007ec8:	1c58      	adds	r0, r3, #1
 8007eca:	6010      	str	r0, [r2, #0]
 8007ecc:	7019      	strb	r1, [r3, #0]
 8007ece:	4608      	mov	r0, r1
 8007ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ed4:	4770      	bx	lr

08007ed6 <__sfputs_r>:
 8007ed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ed8:	4606      	mov	r6, r0
 8007eda:	460f      	mov	r7, r1
 8007edc:	4614      	mov	r4, r2
 8007ede:	18d5      	adds	r5, r2, r3
 8007ee0:	42ac      	cmp	r4, r5
 8007ee2:	d101      	bne.n	8007ee8 <__sfputs_r+0x12>
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	e007      	b.n	8007ef8 <__sfputs_r+0x22>
 8007ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eec:	463a      	mov	r2, r7
 8007eee:	4630      	mov	r0, r6
 8007ef0:	f7ff ffda 	bl	8007ea8 <__sfputc_r>
 8007ef4:	1c43      	adds	r3, r0, #1
 8007ef6:	d1f3      	bne.n	8007ee0 <__sfputs_r+0xa>
 8007ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007efc <_vfiprintf_r>:
 8007efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f00:	460d      	mov	r5, r1
 8007f02:	b09d      	sub	sp, #116	; 0x74
 8007f04:	4614      	mov	r4, r2
 8007f06:	4698      	mov	r8, r3
 8007f08:	4606      	mov	r6, r0
 8007f0a:	b118      	cbz	r0, 8007f14 <_vfiprintf_r+0x18>
 8007f0c:	6983      	ldr	r3, [r0, #24]
 8007f0e:	b90b      	cbnz	r3, 8007f14 <_vfiprintf_r+0x18>
 8007f10:	f7ff fbb2 	bl	8007678 <__sinit>
 8007f14:	4b89      	ldr	r3, [pc, #548]	; (800813c <_vfiprintf_r+0x240>)
 8007f16:	429d      	cmp	r5, r3
 8007f18:	d11b      	bne.n	8007f52 <_vfiprintf_r+0x56>
 8007f1a:	6875      	ldr	r5, [r6, #4]
 8007f1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f1e:	07d9      	lsls	r1, r3, #31
 8007f20:	d405      	bmi.n	8007f2e <_vfiprintf_r+0x32>
 8007f22:	89ab      	ldrh	r3, [r5, #12]
 8007f24:	059a      	lsls	r2, r3, #22
 8007f26:	d402      	bmi.n	8007f2e <_vfiprintf_r+0x32>
 8007f28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f2a:	f7ff fc68 	bl	80077fe <__retarget_lock_acquire_recursive>
 8007f2e:	89ab      	ldrh	r3, [r5, #12]
 8007f30:	071b      	lsls	r3, r3, #28
 8007f32:	d501      	bpl.n	8007f38 <_vfiprintf_r+0x3c>
 8007f34:	692b      	ldr	r3, [r5, #16]
 8007f36:	b9eb      	cbnz	r3, 8007f74 <_vfiprintf_r+0x78>
 8007f38:	4629      	mov	r1, r5
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	f000 fb06 	bl	800854c <__swsetup_r>
 8007f40:	b1c0      	cbz	r0, 8007f74 <_vfiprintf_r+0x78>
 8007f42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f44:	07dc      	lsls	r4, r3, #31
 8007f46:	d50e      	bpl.n	8007f66 <_vfiprintf_r+0x6a>
 8007f48:	f04f 30ff 	mov.w	r0, #4294967295
 8007f4c:	b01d      	add	sp, #116	; 0x74
 8007f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f52:	4b7b      	ldr	r3, [pc, #492]	; (8008140 <_vfiprintf_r+0x244>)
 8007f54:	429d      	cmp	r5, r3
 8007f56:	d101      	bne.n	8007f5c <_vfiprintf_r+0x60>
 8007f58:	68b5      	ldr	r5, [r6, #8]
 8007f5a:	e7df      	b.n	8007f1c <_vfiprintf_r+0x20>
 8007f5c:	4b79      	ldr	r3, [pc, #484]	; (8008144 <_vfiprintf_r+0x248>)
 8007f5e:	429d      	cmp	r5, r3
 8007f60:	bf08      	it	eq
 8007f62:	68f5      	ldreq	r5, [r6, #12]
 8007f64:	e7da      	b.n	8007f1c <_vfiprintf_r+0x20>
 8007f66:	89ab      	ldrh	r3, [r5, #12]
 8007f68:	0598      	lsls	r0, r3, #22
 8007f6a:	d4ed      	bmi.n	8007f48 <_vfiprintf_r+0x4c>
 8007f6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f6e:	f7ff fc47 	bl	8007800 <__retarget_lock_release_recursive>
 8007f72:	e7e9      	b.n	8007f48 <_vfiprintf_r+0x4c>
 8007f74:	2300      	movs	r3, #0
 8007f76:	9309      	str	r3, [sp, #36]	; 0x24
 8007f78:	2320      	movs	r3, #32
 8007f7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f82:	2330      	movs	r3, #48	; 0x30
 8007f84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008148 <_vfiprintf_r+0x24c>
 8007f88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f8c:	f04f 0901 	mov.w	r9, #1
 8007f90:	4623      	mov	r3, r4
 8007f92:	469a      	mov	sl, r3
 8007f94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f98:	b10a      	cbz	r2, 8007f9e <_vfiprintf_r+0xa2>
 8007f9a:	2a25      	cmp	r2, #37	; 0x25
 8007f9c:	d1f9      	bne.n	8007f92 <_vfiprintf_r+0x96>
 8007f9e:	ebba 0b04 	subs.w	fp, sl, r4
 8007fa2:	d00b      	beq.n	8007fbc <_vfiprintf_r+0xc0>
 8007fa4:	465b      	mov	r3, fp
 8007fa6:	4622      	mov	r2, r4
 8007fa8:	4629      	mov	r1, r5
 8007faa:	4630      	mov	r0, r6
 8007fac:	f7ff ff93 	bl	8007ed6 <__sfputs_r>
 8007fb0:	3001      	adds	r0, #1
 8007fb2:	f000 80aa 	beq.w	800810a <_vfiprintf_r+0x20e>
 8007fb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fb8:	445a      	add	r2, fp
 8007fba:	9209      	str	r2, [sp, #36]	; 0x24
 8007fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	f000 80a2 	beq.w	800810a <_vfiprintf_r+0x20e>
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fd0:	f10a 0a01 	add.w	sl, sl, #1
 8007fd4:	9304      	str	r3, [sp, #16]
 8007fd6:	9307      	str	r3, [sp, #28]
 8007fd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fdc:	931a      	str	r3, [sp, #104]	; 0x68
 8007fde:	4654      	mov	r4, sl
 8007fe0:	2205      	movs	r2, #5
 8007fe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fe6:	4858      	ldr	r0, [pc, #352]	; (8008148 <_vfiprintf_r+0x24c>)
 8007fe8:	f7f8 f8f2 	bl	80001d0 <memchr>
 8007fec:	9a04      	ldr	r2, [sp, #16]
 8007fee:	b9d8      	cbnz	r0, 8008028 <_vfiprintf_r+0x12c>
 8007ff0:	06d1      	lsls	r1, r2, #27
 8007ff2:	bf44      	itt	mi
 8007ff4:	2320      	movmi	r3, #32
 8007ff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ffa:	0713      	lsls	r3, r2, #28
 8007ffc:	bf44      	itt	mi
 8007ffe:	232b      	movmi	r3, #43	; 0x2b
 8008000:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008004:	f89a 3000 	ldrb.w	r3, [sl]
 8008008:	2b2a      	cmp	r3, #42	; 0x2a
 800800a:	d015      	beq.n	8008038 <_vfiprintf_r+0x13c>
 800800c:	9a07      	ldr	r2, [sp, #28]
 800800e:	4654      	mov	r4, sl
 8008010:	2000      	movs	r0, #0
 8008012:	f04f 0c0a 	mov.w	ip, #10
 8008016:	4621      	mov	r1, r4
 8008018:	f811 3b01 	ldrb.w	r3, [r1], #1
 800801c:	3b30      	subs	r3, #48	; 0x30
 800801e:	2b09      	cmp	r3, #9
 8008020:	d94e      	bls.n	80080c0 <_vfiprintf_r+0x1c4>
 8008022:	b1b0      	cbz	r0, 8008052 <_vfiprintf_r+0x156>
 8008024:	9207      	str	r2, [sp, #28]
 8008026:	e014      	b.n	8008052 <_vfiprintf_r+0x156>
 8008028:	eba0 0308 	sub.w	r3, r0, r8
 800802c:	fa09 f303 	lsl.w	r3, r9, r3
 8008030:	4313      	orrs	r3, r2
 8008032:	9304      	str	r3, [sp, #16]
 8008034:	46a2      	mov	sl, r4
 8008036:	e7d2      	b.n	8007fde <_vfiprintf_r+0xe2>
 8008038:	9b03      	ldr	r3, [sp, #12]
 800803a:	1d19      	adds	r1, r3, #4
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	9103      	str	r1, [sp, #12]
 8008040:	2b00      	cmp	r3, #0
 8008042:	bfbb      	ittet	lt
 8008044:	425b      	neglt	r3, r3
 8008046:	f042 0202 	orrlt.w	r2, r2, #2
 800804a:	9307      	strge	r3, [sp, #28]
 800804c:	9307      	strlt	r3, [sp, #28]
 800804e:	bfb8      	it	lt
 8008050:	9204      	strlt	r2, [sp, #16]
 8008052:	7823      	ldrb	r3, [r4, #0]
 8008054:	2b2e      	cmp	r3, #46	; 0x2e
 8008056:	d10c      	bne.n	8008072 <_vfiprintf_r+0x176>
 8008058:	7863      	ldrb	r3, [r4, #1]
 800805a:	2b2a      	cmp	r3, #42	; 0x2a
 800805c:	d135      	bne.n	80080ca <_vfiprintf_r+0x1ce>
 800805e:	9b03      	ldr	r3, [sp, #12]
 8008060:	1d1a      	adds	r2, r3, #4
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	9203      	str	r2, [sp, #12]
 8008066:	2b00      	cmp	r3, #0
 8008068:	bfb8      	it	lt
 800806a:	f04f 33ff 	movlt.w	r3, #4294967295
 800806e:	3402      	adds	r4, #2
 8008070:	9305      	str	r3, [sp, #20]
 8008072:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008158 <_vfiprintf_r+0x25c>
 8008076:	7821      	ldrb	r1, [r4, #0]
 8008078:	2203      	movs	r2, #3
 800807a:	4650      	mov	r0, sl
 800807c:	f7f8 f8a8 	bl	80001d0 <memchr>
 8008080:	b140      	cbz	r0, 8008094 <_vfiprintf_r+0x198>
 8008082:	2340      	movs	r3, #64	; 0x40
 8008084:	eba0 000a 	sub.w	r0, r0, sl
 8008088:	fa03 f000 	lsl.w	r0, r3, r0
 800808c:	9b04      	ldr	r3, [sp, #16]
 800808e:	4303      	orrs	r3, r0
 8008090:	3401      	adds	r4, #1
 8008092:	9304      	str	r3, [sp, #16]
 8008094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008098:	482c      	ldr	r0, [pc, #176]	; (800814c <_vfiprintf_r+0x250>)
 800809a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800809e:	2206      	movs	r2, #6
 80080a0:	f7f8 f896 	bl	80001d0 <memchr>
 80080a4:	2800      	cmp	r0, #0
 80080a6:	d03f      	beq.n	8008128 <_vfiprintf_r+0x22c>
 80080a8:	4b29      	ldr	r3, [pc, #164]	; (8008150 <_vfiprintf_r+0x254>)
 80080aa:	bb1b      	cbnz	r3, 80080f4 <_vfiprintf_r+0x1f8>
 80080ac:	9b03      	ldr	r3, [sp, #12]
 80080ae:	3307      	adds	r3, #7
 80080b0:	f023 0307 	bic.w	r3, r3, #7
 80080b4:	3308      	adds	r3, #8
 80080b6:	9303      	str	r3, [sp, #12]
 80080b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080ba:	443b      	add	r3, r7
 80080bc:	9309      	str	r3, [sp, #36]	; 0x24
 80080be:	e767      	b.n	8007f90 <_vfiprintf_r+0x94>
 80080c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80080c4:	460c      	mov	r4, r1
 80080c6:	2001      	movs	r0, #1
 80080c8:	e7a5      	b.n	8008016 <_vfiprintf_r+0x11a>
 80080ca:	2300      	movs	r3, #0
 80080cc:	3401      	adds	r4, #1
 80080ce:	9305      	str	r3, [sp, #20]
 80080d0:	4619      	mov	r1, r3
 80080d2:	f04f 0c0a 	mov.w	ip, #10
 80080d6:	4620      	mov	r0, r4
 80080d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080dc:	3a30      	subs	r2, #48	; 0x30
 80080de:	2a09      	cmp	r2, #9
 80080e0:	d903      	bls.n	80080ea <_vfiprintf_r+0x1ee>
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d0c5      	beq.n	8008072 <_vfiprintf_r+0x176>
 80080e6:	9105      	str	r1, [sp, #20]
 80080e8:	e7c3      	b.n	8008072 <_vfiprintf_r+0x176>
 80080ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80080ee:	4604      	mov	r4, r0
 80080f0:	2301      	movs	r3, #1
 80080f2:	e7f0      	b.n	80080d6 <_vfiprintf_r+0x1da>
 80080f4:	ab03      	add	r3, sp, #12
 80080f6:	9300      	str	r3, [sp, #0]
 80080f8:	462a      	mov	r2, r5
 80080fa:	4b16      	ldr	r3, [pc, #88]	; (8008154 <_vfiprintf_r+0x258>)
 80080fc:	a904      	add	r1, sp, #16
 80080fe:	4630      	mov	r0, r6
 8008100:	f3af 8000 	nop.w
 8008104:	4607      	mov	r7, r0
 8008106:	1c78      	adds	r0, r7, #1
 8008108:	d1d6      	bne.n	80080b8 <_vfiprintf_r+0x1bc>
 800810a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800810c:	07d9      	lsls	r1, r3, #31
 800810e:	d405      	bmi.n	800811c <_vfiprintf_r+0x220>
 8008110:	89ab      	ldrh	r3, [r5, #12]
 8008112:	059a      	lsls	r2, r3, #22
 8008114:	d402      	bmi.n	800811c <_vfiprintf_r+0x220>
 8008116:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008118:	f7ff fb72 	bl	8007800 <__retarget_lock_release_recursive>
 800811c:	89ab      	ldrh	r3, [r5, #12]
 800811e:	065b      	lsls	r3, r3, #25
 8008120:	f53f af12 	bmi.w	8007f48 <_vfiprintf_r+0x4c>
 8008124:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008126:	e711      	b.n	8007f4c <_vfiprintf_r+0x50>
 8008128:	ab03      	add	r3, sp, #12
 800812a:	9300      	str	r3, [sp, #0]
 800812c:	462a      	mov	r2, r5
 800812e:	4b09      	ldr	r3, [pc, #36]	; (8008154 <_vfiprintf_r+0x258>)
 8008130:	a904      	add	r1, sp, #16
 8008132:	4630      	mov	r0, r6
 8008134:	f000 f880 	bl	8008238 <_printf_i>
 8008138:	e7e4      	b.n	8008104 <_vfiprintf_r+0x208>
 800813a:	bf00      	nop
 800813c:	08008950 	.word	0x08008950
 8008140:	08008970 	.word	0x08008970
 8008144:	08008930 	.word	0x08008930
 8008148:	08008a46 	.word	0x08008a46
 800814c:	08008a50 	.word	0x08008a50
 8008150:	00000000 	.word	0x00000000
 8008154:	08007ed7 	.word	0x08007ed7
 8008158:	08008a4c 	.word	0x08008a4c

0800815c <_printf_common>:
 800815c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008160:	4616      	mov	r6, r2
 8008162:	4699      	mov	r9, r3
 8008164:	688a      	ldr	r2, [r1, #8]
 8008166:	690b      	ldr	r3, [r1, #16]
 8008168:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800816c:	4293      	cmp	r3, r2
 800816e:	bfb8      	it	lt
 8008170:	4613      	movlt	r3, r2
 8008172:	6033      	str	r3, [r6, #0]
 8008174:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008178:	4607      	mov	r7, r0
 800817a:	460c      	mov	r4, r1
 800817c:	b10a      	cbz	r2, 8008182 <_printf_common+0x26>
 800817e:	3301      	adds	r3, #1
 8008180:	6033      	str	r3, [r6, #0]
 8008182:	6823      	ldr	r3, [r4, #0]
 8008184:	0699      	lsls	r1, r3, #26
 8008186:	bf42      	ittt	mi
 8008188:	6833      	ldrmi	r3, [r6, #0]
 800818a:	3302      	addmi	r3, #2
 800818c:	6033      	strmi	r3, [r6, #0]
 800818e:	6825      	ldr	r5, [r4, #0]
 8008190:	f015 0506 	ands.w	r5, r5, #6
 8008194:	d106      	bne.n	80081a4 <_printf_common+0x48>
 8008196:	f104 0a19 	add.w	sl, r4, #25
 800819a:	68e3      	ldr	r3, [r4, #12]
 800819c:	6832      	ldr	r2, [r6, #0]
 800819e:	1a9b      	subs	r3, r3, r2
 80081a0:	42ab      	cmp	r3, r5
 80081a2:	dc26      	bgt.n	80081f2 <_printf_common+0x96>
 80081a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80081a8:	1e13      	subs	r3, r2, #0
 80081aa:	6822      	ldr	r2, [r4, #0]
 80081ac:	bf18      	it	ne
 80081ae:	2301      	movne	r3, #1
 80081b0:	0692      	lsls	r2, r2, #26
 80081b2:	d42b      	bmi.n	800820c <_printf_common+0xb0>
 80081b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80081b8:	4649      	mov	r1, r9
 80081ba:	4638      	mov	r0, r7
 80081bc:	47c0      	blx	r8
 80081be:	3001      	adds	r0, #1
 80081c0:	d01e      	beq.n	8008200 <_printf_common+0xa4>
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	68e5      	ldr	r5, [r4, #12]
 80081c6:	6832      	ldr	r2, [r6, #0]
 80081c8:	f003 0306 	and.w	r3, r3, #6
 80081cc:	2b04      	cmp	r3, #4
 80081ce:	bf08      	it	eq
 80081d0:	1aad      	subeq	r5, r5, r2
 80081d2:	68a3      	ldr	r3, [r4, #8]
 80081d4:	6922      	ldr	r2, [r4, #16]
 80081d6:	bf0c      	ite	eq
 80081d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081dc:	2500      	movne	r5, #0
 80081de:	4293      	cmp	r3, r2
 80081e0:	bfc4      	itt	gt
 80081e2:	1a9b      	subgt	r3, r3, r2
 80081e4:	18ed      	addgt	r5, r5, r3
 80081e6:	2600      	movs	r6, #0
 80081e8:	341a      	adds	r4, #26
 80081ea:	42b5      	cmp	r5, r6
 80081ec:	d11a      	bne.n	8008224 <_printf_common+0xc8>
 80081ee:	2000      	movs	r0, #0
 80081f0:	e008      	b.n	8008204 <_printf_common+0xa8>
 80081f2:	2301      	movs	r3, #1
 80081f4:	4652      	mov	r2, sl
 80081f6:	4649      	mov	r1, r9
 80081f8:	4638      	mov	r0, r7
 80081fa:	47c0      	blx	r8
 80081fc:	3001      	adds	r0, #1
 80081fe:	d103      	bne.n	8008208 <_printf_common+0xac>
 8008200:	f04f 30ff 	mov.w	r0, #4294967295
 8008204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008208:	3501      	adds	r5, #1
 800820a:	e7c6      	b.n	800819a <_printf_common+0x3e>
 800820c:	18e1      	adds	r1, r4, r3
 800820e:	1c5a      	adds	r2, r3, #1
 8008210:	2030      	movs	r0, #48	; 0x30
 8008212:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008216:	4422      	add	r2, r4
 8008218:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800821c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008220:	3302      	adds	r3, #2
 8008222:	e7c7      	b.n	80081b4 <_printf_common+0x58>
 8008224:	2301      	movs	r3, #1
 8008226:	4622      	mov	r2, r4
 8008228:	4649      	mov	r1, r9
 800822a:	4638      	mov	r0, r7
 800822c:	47c0      	blx	r8
 800822e:	3001      	adds	r0, #1
 8008230:	d0e6      	beq.n	8008200 <_printf_common+0xa4>
 8008232:	3601      	adds	r6, #1
 8008234:	e7d9      	b.n	80081ea <_printf_common+0x8e>
	...

08008238 <_printf_i>:
 8008238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800823c:	460c      	mov	r4, r1
 800823e:	4691      	mov	r9, r2
 8008240:	7e27      	ldrb	r7, [r4, #24]
 8008242:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008244:	2f78      	cmp	r7, #120	; 0x78
 8008246:	4680      	mov	r8, r0
 8008248:	469a      	mov	sl, r3
 800824a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800824e:	d807      	bhi.n	8008260 <_printf_i+0x28>
 8008250:	2f62      	cmp	r7, #98	; 0x62
 8008252:	d80a      	bhi.n	800826a <_printf_i+0x32>
 8008254:	2f00      	cmp	r7, #0
 8008256:	f000 80d8 	beq.w	800840a <_printf_i+0x1d2>
 800825a:	2f58      	cmp	r7, #88	; 0x58
 800825c:	f000 80a3 	beq.w	80083a6 <_printf_i+0x16e>
 8008260:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008264:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008268:	e03a      	b.n	80082e0 <_printf_i+0xa8>
 800826a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800826e:	2b15      	cmp	r3, #21
 8008270:	d8f6      	bhi.n	8008260 <_printf_i+0x28>
 8008272:	a001      	add	r0, pc, #4	; (adr r0, 8008278 <_printf_i+0x40>)
 8008274:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008278:	080082d1 	.word	0x080082d1
 800827c:	080082e5 	.word	0x080082e5
 8008280:	08008261 	.word	0x08008261
 8008284:	08008261 	.word	0x08008261
 8008288:	08008261 	.word	0x08008261
 800828c:	08008261 	.word	0x08008261
 8008290:	080082e5 	.word	0x080082e5
 8008294:	08008261 	.word	0x08008261
 8008298:	08008261 	.word	0x08008261
 800829c:	08008261 	.word	0x08008261
 80082a0:	08008261 	.word	0x08008261
 80082a4:	080083f1 	.word	0x080083f1
 80082a8:	08008315 	.word	0x08008315
 80082ac:	080083d3 	.word	0x080083d3
 80082b0:	08008261 	.word	0x08008261
 80082b4:	08008261 	.word	0x08008261
 80082b8:	08008413 	.word	0x08008413
 80082bc:	08008261 	.word	0x08008261
 80082c0:	08008315 	.word	0x08008315
 80082c4:	08008261 	.word	0x08008261
 80082c8:	08008261 	.word	0x08008261
 80082cc:	080083db 	.word	0x080083db
 80082d0:	680b      	ldr	r3, [r1, #0]
 80082d2:	1d1a      	adds	r2, r3, #4
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	600a      	str	r2, [r1, #0]
 80082d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80082dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80082e0:	2301      	movs	r3, #1
 80082e2:	e0a3      	b.n	800842c <_printf_i+0x1f4>
 80082e4:	6825      	ldr	r5, [r4, #0]
 80082e6:	6808      	ldr	r0, [r1, #0]
 80082e8:	062e      	lsls	r6, r5, #24
 80082ea:	f100 0304 	add.w	r3, r0, #4
 80082ee:	d50a      	bpl.n	8008306 <_printf_i+0xce>
 80082f0:	6805      	ldr	r5, [r0, #0]
 80082f2:	600b      	str	r3, [r1, #0]
 80082f4:	2d00      	cmp	r5, #0
 80082f6:	da03      	bge.n	8008300 <_printf_i+0xc8>
 80082f8:	232d      	movs	r3, #45	; 0x2d
 80082fa:	426d      	negs	r5, r5
 80082fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008300:	485e      	ldr	r0, [pc, #376]	; (800847c <_printf_i+0x244>)
 8008302:	230a      	movs	r3, #10
 8008304:	e019      	b.n	800833a <_printf_i+0x102>
 8008306:	f015 0f40 	tst.w	r5, #64	; 0x40
 800830a:	6805      	ldr	r5, [r0, #0]
 800830c:	600b      	str	r3, [r1, #0]
 800830e:	bf18      	it	ne
 8008310:	b22d      	sxthne	r5, r5
 8008312:	e7ef      	b.n	80082f4 <_printf_i+0xbc>
 8008314:	680b      	ldr	r3, [r1, #0]
 8008316:	6825      	ldr	r5, [r4, #0]
 8008318:	1d18      	adds	r0, r3, #4
 800831a:	6008      	str	r0, [r1, #0]
 800831c:	0628      	lsls	r0, r5, #24
 800831e:	d501      	bpl.n	8008324 <_printf_i+0xec>
 8008320:	681d      	ldr	r5, [r3, #0]
 8008322:	e002      	b.n	800832a <_printf_i+0xf2>
 8008324:	0669      	lsls	r1, r5, #25
 8008326:	d5fb      	bpl.n	8008320 <_printf_i+0xe8>
 8008328:	881d      	ldrh	r5, [r3, #0]
 800832a:	4854      	ldr	r0, [pc, #336]	; (800847c <_printf_i+0x244>)
 800832c:	2f6f      	cmp	r7, #111	; 0x6f
 800832e:	bf0c      	ite	eq
 8008330:	2308      	moveq	r3, #8
 8008332:	230a      	movne	r3, #10
 8008334:	2100      	movs	r1, #0
 8008336:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800833a:	6866      	ldr	r6, [r4, #4]
 800833c:	60a6      	str	r6, [r4, #8]
 800833e:	2e00      	cmp	r6, #0
 8008340:	bfa2      	ittt	ge
 8008342:	6821      	ldrge	r1, [r4, #0]
 8008344:	f021 0104 	bicge.w	r1, r1, #4
 8008348:	6021      	strge	r1, [r4, #0]
 800834a:	b90d      	cbnz	r5, 8008350 <_printf_i+0x118>
 800834c:	2e00      	cmp	r6, #0
 800834e:	d04d      	beq.n	80083ec <_printf_i+0x1b4>
 8008350:	4616      	mov	r6, r2
 8008352:	fbb5 f1f3 	udiv	r1, r5, r3
 8008356:	fb03 5711 	mls	r7, r3, r1, r5
 800835a:	5dc7      	ldrb	r7, [r0, r7]
 800835c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008360:	462f      	mov	r7, r5
 8008362:	42bb      	cmp	r3, r7
 8008364:	460d      	mov	r5, r1
 8008366:	d9f4      	bls.n	8008352 <_printf_i+0x11a>
 8008368:	2b08      	cmp	r3, #8
 800836a:	d10b      	bne.n	8008384 <_printf_i+0x14c>
 800836c:	6823      	ldr	r3, [r4, #0]
 800836e:	07df      	lsls	r7, r3, #31
 8008370:	d508      	bpl.n	8008384 <_printf_i+0x14c>
 8008372:	6923      	ldr	r3, [r4, #16]
 8008374:	6861      	ldr	r1, [r4, #4]
 8008376:	4299      	cmp	r1, r3
 8008378:	bfde      	ittt	le
 800837a:	2330      	movle	r3, #48	; 0x30
 800837c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008380:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008384:	1b92      	subs	r2, r2, r6
 8008386:	6122      	str	r2, [r4, #16]
 8008388:	f8cd a000 	str.w	sl, [sp]
 800838c:	464b      	mov	r3, r9
 800838e:	aa03      	add	r2, sp, #12
 8008390:	4621      	mov	r1, r4
 8008392:	4640      	mov	r0, r8
 8008394:	f7ff fee2 	bl	800815c <_printf_common>
 8008398:	3001      	adds	r0, #1
 800839a:	d14c      	bne.n	8008436 <_printf_i+0x1fe>
 800839c:	f04f 30ff 	mov.w	r0, #4294967295
 80083a0:	b004      	add	sp, #16
 80083a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a6:	4835      	ldr	r0, [pc, #212]	; (800847c <_printf_i+0x244>)
 80083a8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80083ac:	6823      	ldr	r3, [r4, #0]
 80083ae:	680e      	ldr	r6, [r1, #0]
 80083b0:	061f      	lsls	r7, r3, #24
 80083b2:	f856 5b04 	ldr.w	r5, [r6], #4
 80083b6:	600e      	str	r6, [r1, #0]
 80083b8:	d514      	bpl.n	80083e4 <_printf_i+0x1ac>
 80083ba:	07d9      	lsls	r1, r3, #31
 80083bc:	bf44      	itt	mi
 80083be:	f043 0320 	orrmi.w	r3, r3, #32
 80083c2:	6023      	strmi	r3, [r4, #0]
 80083c4:	b91d      	cbnz	r5, 80083ce <_printf_i+0x196>
 80083c6:	6823      	ldr	r3, [r4, #0]
 80083c8:	f023 0320 	bic.w	r3, r3, #32
 80083cc:	6023      	str	r3, [r4, #0]
 80083ce:	2310      	movs	r3, #16
 80083d0:	e7b0      	b.n	8008334 <_printf_i+0xfc>
 80083d2:	6823      	ldr	r3, [r4, #0]
 80083d4:	f043 0320 	orr.w	r3, r3, #32
 80083d8:	6023      	str	r3, [r4, #0]
 80083da:	2378      	movs	r3, #120	; 0x78
 80083dc:	4828      	ldr	r0, [pc, #160]	; (8008480 <_printf_i+0x248>)
 80083de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80083e2:	e7e3      	b.n	80083ac <_printf_i+0x174>
 80083e4:	065e      	lsls	r6, r3, #25
 80083e6:	bf48      	it	mi
 80083e8:	b2ad      	uxthmi	r5, r5
 80083ea:	e7e6      	b.n	80083ba <_printf_i+0x182>
 80083ec:	4616      	mov	r6, r2
 80083ee:	e7bb      	b.n	8008368 <_printf_i+0x130>
 80083f0:	680b      	ldr	r3, [r1, #0]
 80083f2:	6826      	ldr	r6, [r4, #0]
 80083f4:	6960      	ldr	r0, [r4, #20]
 80083f6:	1d1d      	adds	r5, r3, #4
 80083f8:	600d      	str	r5, [r1, #0]
 80083fa:	0635      	lsls	r5, r6, #24
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	d501      	bpl.n	8008404 <_printf_i+0x1cc>
 8008400:	6018      	str	r0, [r3, #0]
 8008402:	e002      	b.n	800840a <_printf_i+0x1d2>
 8008404:	0671      	lsls	r1, r6, #25
 8008406:	d5fb      	bpl.n	8008400 <_printf_i+0x1c8>
 8008408:	8018      	strh	r0, [r3, #0]
 800840a:	2300      	movs	r3, #0
 800840c:	6123      	str	r3, [r4, #16]
 800840e:	4616      	mov	r6, r2
 8008410:	e7ba      	b.n	8008388 <_printf_i+0x150>
 8008412:	680b      	ldr	r3, [r1, #0]
 8008414:	1d1a      	adds	r2, r3, #4
 8008416:	600a      	str	r2, [r1, #0]
 8008418:	681e      	ldr	r6, [r3, #0]
 800841a:	6862      	ldr	r2, [r4, #4]
 800841c:	2100      	movs	r1, #0
 800841e:	4630      	mov	r0, r6
 8008420:	f7f7 fed6 	bl	80001d0 <memchr>
 8008424:	b108      	cbz	r0, 800842a <_printf_i+0x1f2>
 8008426:	1b80      	subs	r0, r0, r6
 8008428:	6060      	str	r0, [r4, #4]
 800842a:	6863      	ldr	r3, [r4, #4]
 800842c:	6123      	str	r3, [r4, #16]
 800842e:	2300      	movs	r3, #0
 8008430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008434:	e7a8      	b.n	8008388 <_printf_i+0x150>
 8008436:	6923      	ldr	r3, [r4, #16]
 8008438:	4632      	mov	r2, r6
 800843a:	4649      	mov	r1, r9
 800843c:	4640      	mov	r0, r8
 800843e:	47d0      	blx	sl
 8008440:	3001      	adds	r0, #1
 8008442:	d0ab      	beq.n	800839c <_printf_i+0x164>
 8008444:	6823      	ldr	r3, [r4, #0]
 8008446:	079b      	lsls	r3, r3, #30
 8008448:	d413      	bmi.n	8008472 <_printf_i+0x23a>
 800844a:	68e0      	ldr	r0, [r4, #12]
 800844c:	9b03      	ldr	r3, [sp, #12]
 800844e:	4298      	cmp	r0, r3
 8008450:	bfb8      	it	lt
 8008452:	4618      	movlt	r0, r3
 8008454:	e7a4      	b.n	80083a0 <_printf_i+0x168>
 8008456:	2301      	movs	r3, #1
 8008458:	4632      	mov	r2, r6
 800845a:	4649      	mov	r1, r9
 800845c:	4640      	mov	r0, r8
 800845e:	47d0      	blx	sl
 8008460:	3001      	adds	r0, #1
 8008462:	d09b      	beq.n	800839c <_printf_i+0x164>
 8008464:	3501      	adds	r5, #1
 8008466:	68e3      	ldr	r3, [r4, #12]
 8008468:	9903      	ldr	r1, [sp, #12]
 800846a:	1a5b      	subs	r3, r3, r1
 800846c:	42ab      	cmp	r3, r5
 800846e:	dcf2      	bgt.n	8008456 <_printf_i+0x21e>
 8008470:	e7eb      	b.n	800844a <_printf_i+0x212>
 8008472:	2500      	movs	r5, #0
 8008474:	f104 0619 	add.w	r6, r4, #25
 8008478:	e7f5      	b.n	8008466 <_printf_i+0x22e>
 800847a:	bf00      	nop
 800847c:	08008a57 	.word	0x08008a57
 8008480:	08008a68 	.word	0x08008a68

08008484 <_read_r>:
 8008484:	b538      	push	{r3, r4, r5, lr}
 8008486:	4d07      	ldr	r5, [pc, #28]	; (80084a4 <_read_r+0x20>)
 8008488:	4604      	mov	r4, r0
 800848a:	4608      	mov	r0, r1
 800848c:	4611      	mov	r1, r2
 800848e:	2200      	movs	r2, #0
 8008490:	602a      	str	r2, [r5, #0]
 8008492:	461a      	mov	r2, r3
 8008494:	f7f9 fa74 	bl	8001980 <_read>
 8008498:	1c43      	adds	r3, r0, #1
 800849a:	d102      	bne.n	80084a2 <_read_r+0x1e>
 800849c:	682b      	ldr	r3, [r5, #0]
 800849e:	b103      	cbz	r3, 80084a2 <_read_r+0x1e>
 80084a0:	6023      	str	r3, [r4, #0]
 80084a2:	bd38      	pop	{r3, r4, r5, pc}
 80084a4:	200021cc 	.word	0x200021cc

080084a8 <__swbuf_r>:
 80084a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084aa:	460e      	mov	r6, r1
 80084ac:	4614      	mov	r4, r2
 80084ae:	4605      	mov	r5, r0
 80084b0:	b118      	cbz	r0, 80084ba <__swbuf_r+0x12>
 80084b2:	6983      	ldr	r3, [r0, #24]
 80084b4:	b90b      	cbnz	r3, 80084ba <__swbuf_r+0x12>
 80084b6:	f7ff f8df 	bl	8007678 <__sinit>
 80084ba:	4b21      	ldr	r3, [pc, #132]	; (8008540 <__swbuf_r+0x98>)
 80084bc:	429c      	cmp	r4, r3
 80084be:	d12b      	bne.n	8008518 <__swbuf_r+0x70>
 80084c0:	686c      	ldr	r4, [r5, #4]
 80084c2:	69a3      	ldr	r3, [r4, #24]
 80084c4:	60a3      	str	r3, [r4, #8]
 80084c6:	89a3      	ldrh	r3, [r4, #12]
 80084c8:	071a      	lsls	r2, r3, #28
 80084ca:	d52f      	bpl.n	800852c <__swbuf_r+0x84>
 80084cc:	6923      	ldr	r3, [r4, #16]
 80084ce:	b36b      	cbz	r3, 800852c <__swbuf_r+0x84>
 80084d0:	6923      	ldr	r3, [r4, #16]
 80084d2:	6820      	ldr	r0, [r4, #0]
 80084d4:	1ac0      	subs	r0, r0, r3
 80084d6:	6963      	ldr	r3, [r4, #20]
 80084d8:	b2f6      	uxtb	r6, r6
 80084da:	4283      	cmp	r3, r0
 80084dc:	4637      	mov	r7, r6
 80084de:	dc04      	bgt.n	80084ea <__swbuf_r+0x42>
 80084e0:	4621      	mov	r1, r4
 80084e2:	4628      	mov	r0, r5
 80084e4:	f7ff fc0a 	bl	8007cfc <_fflush_r>
 80084e8:	bb30      	cbnz	r0, 8008538 <__swbuf_r+0x90>
 80084ea:	68a3      	ldr	r3, [r4, #8]
 80084ec:	3b01      	subs	r3, #1
 80084ee:	60a3      	str	r3, [r4, #8]
 80084f0:	6823      	ldr	r3, [r4, #0]
 80084f2:	1c5a      	adds	r2, r3, #1
 80084f4:	6022      	str	r2, [r4, #0]
 80084f6:	701e      	strb	r6, [r3, #0]
 80084f8:	6963      	ldr	r3, [r4, #20]
 80084fa:	3001      	adds	r0, #1
 80084fc:	4283      	cmp	r3, r0
 80084fe:	d004      	beq.n	800850a <__swbuf_r+0x62>
 8008500:	89a3      	ldrh	r3, [r4, #12]
 8008502:	07db      	lsls	r3, r3, #31
 8008504:	d506      	bpl.n	8008514 <__swbuf_r+0x6c>
 8008506:	2e0a      	cmp	r6, #10
 8008508:	d104      	bne.n	8008514 <__swbuf_r+0x6c>
 800850a:	4621      	mov	r1, r4
 800850c:	4628      	mov	r0, r5
 800850e:	f7ff fbf5 	bl	8007cfc <_fflush_r>
 8008512:	b988      	cbnz	r0, 8008538 <__swbuf_r+0x90>
 8008514:	4638      	mov	r0, r7
 8008516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008518:	4b0a      	ldr	r3, [pc, #40]	; (8008544 <__swbuf_r+0x9c>)
 800851a:	429c      	cmp	r4, r3
 800851c:	d101      	bne.n	8008522 <__swbuf_r+0x7a>
 800851e:	68ac      	ldr	r4, [r5, #8]
 8008520:	e7cf      	b.n	80084c2 <__swbuf_r+0x1a>
 8008522:	4b09      	ldr	r3, [pc, #36]	; (8008548 <__swbuf_r+0xa0>)
 8008524:	429c      	cmp	r4, r3
 8008526:	bf08      	it	eq
 8008528:	68ec      	ldreq	r4, [r5, #12]
 800852a:	e7ca      	b.n	80084c2 <__swbuf_r+0x1a>
 800852c:	4621      	mov	r1, r4
 800852e:	4628      	mov	r0, r5
 8008530:	f000 f80c 	bl	800854c <__swsetup_r>
 8008534:	2800      	cmp	r0, #0
 8008536:	d0cb      	beq.n	80084d0 <__swbuf_r+0x28>
 8008538:	f04f 37ff 	mov.w	r7, #4294967295
 800853c:	e7ea      	b.n	8008514 <__swbuf_r+0x6c>
 800853e:	bf00      	nop
 8008540:	08008950 	.word	0x08008950
 8008544:	08008970 	.word	0x08008970
 8008548:	08008930 	.word	0x08008930

0800854c <__swsetup_r>:
 800854c:	4b32      	ldr	r3, [pc, #200]	; (8008618 <__swsetup_r+0xcc>)
 800854e:	b570      	push	{r4, r5, r6, lr}
 8008550:	681d      	ldr	r5, [r3, #0]
 8008552:	4606      	mov	r6, r0
 8008554:	460c      	mov	r4, r1
 8008556:	b125      	cbz	r5, 8008562 <__swsetup_r+0x16>
 8008558:	69ab      	ldr	r3, [r5, #24]
 800855a:	b913      	cbnz	r3, 8008562 <__swsetup_r+0x16>
 800855c:	4628      	mov	r0, r5
 800855e:	f7ff f88b 	bl	8007678 <__sinit>
 8008562:	4b2e      	ldr	r3, [pc, #184]	; (800861c <__swsetup_r+0xd0>)
 8008564:	429c      	cmp	r4, r3
 8008566:	d10f      	bne.n	8008588 <__swsetup_r+0x3c>
 8008568:	686c      	ldr	r4, [r5, #4]
 800856a:	89a3      	ldrh	r3, [r4, #12]
 800856c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008570:	0719      	lsls	r1, r3, #28
 8008572:	d42c      	bmi.n	80085ce <__swsetup_r+0x82>
 8008574:	06dd      	lsls	r5, r3, #27
 8008576:	d411      	bmi.n	800859c <__swsetup_r+0x50>
 8008578:	2309      	movs	r3, #9
 800857a:	6033      	str	r3, [r6, #0]
 800857c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008580:	81a3      	strh	r3, [r4, #12]
 8008582:	f04f 30ff 	mov.w	r0, #4294967295
 8008586:	e03e      	b.n	8008606 <__swsetup_r+0xba>
 8008588:	4b25      	ldr	r3, [pc, #148]	; (8008620 <__swsetup_r+0xd4>)
 800858a:	429c      	cmp	r4, r3
 800858c:	d101      	bne.n	8008592 <__swsetup_r+0x46>
 800858e:	68ac      	ldr	r4, [r5, #8]
 8008590:	e7eb      	b.n	800856a <__swsetup_r+0x1e>
 8008592:	4b24      	ldr	r3, [pc, #144]	; (8008624 <__swsetup_r+0xd8>)
 8008594:	429c      	cmp	r4, r3
 8008596:	bf08      	it	eq
 8008598:	68ec      	ldreq	r4, [r5, #12]
 800859a:	e7e6      	b.n	800856a <__swsetup_r+0x1e>
 800859c:	0758      	lsls	r0, r3, #29
 800859e:	d512      	bpl.n	80085c6 <__swsetup_r+0x7a>
 80085a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085a2:	b141      	cbz	r1, 80085b6 <__swsetup_r+0x6a>
 80085a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085a8:	4299      	cmp	r1, r3
 80085aa:	d002      	beq.n	80085b2 <__swsetup_r+0x66>
 80085ac:	4630      	mov	r0, r6
 80085ae:	f7ff fc2b 	bl	8007e08 <_free_r>
 80085b2:	2300      	movs	r3, #0
 80085b4:	6363      	str	r3, [r4, #52]	; 0x34
 80085b6:	89a3      	ldrh	r3, [r4, #12]
 80085b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80085bc:	81a3      	strh	r3, [r4, #12]
 80085be:	2300      	movs	r3, #0
 80085c0:	6063      	str	r3, [r4, #4]
 80085c2:	6923      	ldr	r3, [r4, #16]
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	89a3      	ldrh	r3, [r4, #12]
 80085c8:	f043 0308 	orr.w	r3, r3, #8
 80085cc:	81a3      	strh	r3, [r4, #12]
 80085ce:	6923      	ldr	r3, [r4, #16]
 80085d0:	b94b      	cbnz	r3, 80085e6 <__swsetup_r+0x9a>
 80085d2:	89a3      	ldrh	r3, [r4, #12]
 80085d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80085d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085dc:	d003      	beq.n	80085e6 <__swsetup_r+0x9a>
 80085de:	4621      	mov	r1, r4
 80085e0:	4630      	mov	r0, r6
 80085e2:	f000 f84d 	bl	8008680 <__smakebuf_r>
 80085e6:	89a0      	ldrh	r0, [r4, #12]
 80085e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085ec:	f010 0301 	ands.w	r3, r0, #1
 80085f0:	d00a      	beq.n	8008608 <__swsetup_r+0xbc>
 80085f2:	2300      	movs	r3, #0
 80085f4:	60a3      	str	r3, [r4, #8]
 80085f6:	6963      	ldr	r3, [r4, #20]
 80085f8:	425b      	negs	r3, r3
 80085fa:	61a3      	str	r3, [r4, #24]
 80085fc:	6923      	ldr	r3, [r4, #16]
 80085fe:	b943      	cbnz	r3, 8008612 <__swsetup_r+0xc6>
 8008600:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008604:	d1ba      	bne.n	800857c <__swsetup_r+0x30>
 8008606:	bd70      	pop	{r4, r5, r6, pc}
 8008608:	0781      	lsls	r1, r0, #30
 800860a:	bf58      	it	pl
 800860c:	6963      	ldrpl	r3, [r4, #20]
 800860e:	60a3      	str	r3, [r4, #8]
 8008610:	e7f4      	b.n	80085fc <__swsetup_r+0xb0>
 8008612:	2000      	movs	r0, #0
 8008614:	e7f7      	b.n	8008606 <__swsetup_r+0xba>
 8008616:	bf00      	nop
 8008618:	20000178 	.word	0x20000178
 800861c:	08008950 	.word	0x08008950
 8008620:	08008970 	.word	0x08008970
 8008624:	08008930 	.word	0x08008930

08008628 <abort>:
 8008628:	b508      	push	{r3, lr}
 800862a:	2006      	movs	r0, #6
 800862c:	f000 f890 	bl	8008750 <raise>
 8008630:	2001      	movs	r0, #1
 8008632:	f7f9 f99b 	bl	800196c <_exit>

08008636 <__swhatbuf_r>:
 8008636:	b570      	push	{r4, r5, r6, lr}
 8008638:	460e      	mov	r6, r1
 800863a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800863e:	2900      	cmp	r1, #0
 8008640:	b096      	sub	sp, #88	; 0x58
 8008642:	4614      	mov	r4, r2
 8008644:	461d      	mov	r5, r3
 8008646:	da07      	bge.n	8008658 <__swhatbuf_r+0x22>
 8008648:	2300      	movs	r3, #0
 800864a:	602b      	str	r3, [r5, #0]
 800864c:	89b3      	ldrh	r3, [r6, #12]
 800864e:	061a      	lsls	r2, r3, #24
 8008650:	d410      	bmi.n	8008674 <__swhatbuf_r+0x3e>
 8008652:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008656:	e00e      	b.n	8008676 <__swhatbuf_r+0x40>
 8008658:	466a      	mov	r2, sp
 800865a:	f000 f895 	bl	8008788 <_fstat_r>
 800865e:	2800      	cmp	r0, #0
 8008660:	dbf2      	blt.n	8008648 <__swhatbuf_r+0x12>
 8008662:	9a01      	ldr	r2, [sp, #4]
 8008664:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008668:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800866c:	425a      	negs	r2, r3
 800866e:	415a      	adcs	r2, r3
 8008670:	602a      	str	r2, [r5, #0]
 8008672:	e7ee      	b.n	8008652 <__swhatbuf_r+0x1c>
 8008674:	2340      	movs	r3, #64	; 0x40
 8008676:	2000      	movs	r0, #0
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	b016      	add	sp, #88	; 0x58
 800867c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008680 <__smakebuf_r>:
 8008680:	898b      	ldrh	r3, [r1, #12]
 8008682:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008684:	079d      	lsls	r5, r3, #30
 8008686:	4606      	mov	r6, r0
 8008688:	460c      	mov	r4, r1
 800868a:	d507      	bpl.n	800869c <__smakebuf_r+0x1c>
 800868c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008690:	6023      	str	r3, [r4, #0]
 8008692:	6123      	str	r3, [r4, #16]
 8008694:	2301      	movs	r3, #1
 8008696:	6163      	str	r3, [r4, #20]
 8008698:	b002      	add	sp, #8
 800869a:	bd70      	pop	{r4, r5, r6, pc}
 800869c:	ab01      	add	r3, sp, #4
 800869e:	466a      	mov	r2, sp
 80086a0:	f7ff ffc9 	bl	8008636 <__swhatbuf_r>
 80086a4:	9900      	ldr	r1, [sp, #0]
 80086a6:	4605      	mov	r5, r0
 80086a8:	4630      	mov	r0, r6
 80086aa:	f7ff f8c1 	bl	8007830 <_malloc_r>
 80086ae:	b948      	cbnz	r0, 80086c4 <__smakebuf_r+0x44>
 80086b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086b4:	059a      	lsls	r2, r3, #22
 80086b6:	d4ef      	bmi.n	8008698 <__smakebuf_r+0x18>
 80086b8:	f023 0303 	bic.w	r3, r3, #3
 80086bc:	f043 0302 	orr.w	r3, r3, #2
 80086c0:	81a3      	strh	r3, [r4, #12]
 80086c2:	e7e3      	b.n	800868c <__smakebuf_r+0xc>
 80086c4:	4b0d      	ldr	r3, [pc, #52]	; (80086fc <__smakebuf_r+0x7c>)
 80086c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80086c8:	89a3      	ldrh	r3, [r4, #12]
 80086ca:	6020      	str	r0, [r4, #0]
 80086cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086d0:	81a3      	strh	r3, [r4, #12]
 80086d2:	9b00      	ldr	r3, [sp, #0]
 80086d4:	6163      	str	r3, [r4, #20]
 80086d6:	9b01      	ldr	r3, [sp, #4]
 80086d8:	6120      	str	r0, [r4, #16]
 80086da:	b15b      	cbz	r3, 80086f4 <__smakebuf_r+0x74>
 80086dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086e0:	4630      	mov	r0, r6
 80086e2:	f000 f863 	bl	80087ac <_isatty_r>
 80086e6:	b128      	cbz	r0, 80086f4 <__smakebuf_r+0x74>
 80086e8:	89a3      	ldrh	r3, [r4, #12]
 80086ea:	f023 0303 	bic.w	r3, r3, #3
 80086ee:	f043 0301 	orr.w	r3, r3, #1
 80086f2:	81a3      	strh	r3, [r4, #12]
 80086f4:	89a0      	ldrh	r0, [r4, #12]
 80086f6:	4305      	orrs	r5, r0
 80086f8:	81a5      	strh	r5, [r4, #12]
 80086fa:	e7cd      	b.n	8008698 <__smakebuf_r+0x18>
 80086fc:	08007611 	.word	0x08007611

08008700 <_raise_r>:
 8008700:	291f      	cmp	r1, #31
 8008702:	b538      	push	{r3, r4, r5, lr}
 8008704:	4604      	mov	r4, r0
 8008706:	460d      	mov	r5, r1
 8008708:	d904      	bls.n	8008714 <_raise_r+0x14>
 800870a:	2316      	movs	r3, #22
 800870c:	6003      	str	r3, [r0, #0]
 800870e:	f04f 30ff 	mov.w	r0, #4294967295
 8008712:	bd38      	pop	{r3, r4, r5, pc}
 8008714:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008716:	b112      	cbz	r2, 800871e <_raise_r+0x1e>
 8008718:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800871c:	b94b      	cbnz	r3, 8008732 <_raise_r+0x32>
 800871e:	4620      	mov	r0, r4
 8008720:	f000 f830 	bl	8008784 <_getpid_r>
 8008724:	462a      	mov	r2, r5
 8008726:	4601      	mov	r1, r0
 8008728:	4620      	mov	r0, r4
 800872a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800872e:	f000 b817 	b.w	8008760 <_kill_r>
 8008732:	2b01      	cmp	r3, #1
 8008734:	d00a      	beq.n	800874c <_raise_r+0x4c>
 8008736:	1c59      	adds	r1, r3, #1
 8008738:	d103      	bne.n	8008742 <_raise_r+0x42>
 800873a:	2316      	movs	r3, #22
 800873c:	6003      	str	r3, [r0, #0]
 800873e:	2001      	movs	r0, #1
 8008740:	e7e7      	b.n	8008712 <_raise_r+0x12>
 8008742:	2400      	movs	r4, #0
 8008744:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008748:	4628      	mov	r0, r5
 800874a:	4798      	blx	r3
 800874c:	2000      	movs	r0, #0
 800874e:	e7e0      	b.n	8008712 <_raise_r+0x12>

08008750 <raise>:
 8008750:	4b02      	ldr	r3, [pc, #8]	; (800875c <raise+0xc>)
 8008752:	4601      	mov	r1, r0
 8008754:	6818      	ldr	r0, [r3, #0]
 8008756:	f7ff bfd3 	b.w	8008700 <_raise_r>
 800875a:	bf00      	nop
 800875c:	20000178 	.word	0x20000178

08008760 <_kill_r>:
 8008760:	b538      	push	{r3, r4, r5, lr}
 8008762:	4d07      	ldr	r5, [pc, #28]	; (8008780 <_kill_r+0x20>)
 8008764:	2300      	movs	r3, #0
 8008766:	4604      	mov	r4, r0
 8008768:	4608      	mov	r0, r1
 800876a:	4611      	mov	r1, r2
 800876c:	602b      	str	r3, [r5, #0]
 800876e:	f7f9 f8ed 	bl	800194c <_kill>
 8008772:	1c43      	adds	r3, r0, #1
 8008774:	d102      	bne.n	800877c <_kill_r+0x1c>
 8008776:	682b      	ldr	r3, [r5, #0]
 8008778:	b103      	cbz	r3, 800877c <_kill_r+0x1c>
 800877a:	6023      	str	r3, [r4, #0]
 800877c:	bd38      	pop	{r3, r4, r5, pc}
 800877e:	bf00      	nop
 8008780:	200021cc 	.word	0x200021cc

08008784 <_getpid_r>:
 8008784:	f7f9 b8da 	b.w	800193c <_getpid>

08008788 <_fstat_r>:
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	4d07      	ldr	r5, [pc, #28]	; (80087a8 <_fstat_r+0x20>)
 800878c:	2300      	movs	r3, #0
 800878e:	4604      	mov	r4, r0
 8008790:	4608      	mov	r0, r1
 8008792:	4611      	mov	r1, r2
 8008794:	602b      	str	r3, [r5, #0]
 8008796:	f7f9 f938 	bl	8001a0a <_fstat>
 800879a:	1c43      	adds	r3, r0, #1
 800879c:	d102      	bne.n	80087a4 <_fstat_r+0x1c>
 800879e:	682b      	ldr	r3, [r5, #0]
 80087a0:	b103      	cbz	r3, 80087a4 <_fstat_r+0x1c>
 80087a2:	6023      	str	r3, [r4, #0]
 80087a4:	bd38      	pop	{r3, r4, r5, pc}
 80087a6:	bf00      	nop
 80087a8:	200021cc 	.word	0x200021cc

080087ac <_isatty_r>:
 80087ac:	b538      	push	{r3, r4, r5, lr}
 80087ae:	4d06      	ldr	r5, [pc, #24]	; (80087c8 <_isatty_r+0x1c>)
 80087b0:	2300      	movs	r3, #0
 80087b2:	4604      	mov	r4, r0
 80087b4:	4608      	mov	r0, r1
 80087b6:	602b      	str	r3, [r5, #0]
 80087b8:	f7f9 f937 	bl	8001a2a <_isatty>
 80087bc:	1c43      	adds	r3, r0, #1
 80087be:	d102      	bne.n	80087c6 <_isatty_r+0x1a>
 80087c0:	682b      	ldr	r3, [r5, #0]
 80087c2:	b103      	cbz	r3, 80087c6 <_isatty_r+0x1a>
 80087c4:	6023      	str	r3, [r4, #0]
 80087c6:	bd38      	pop	{r3, r4, r5, pc}
 80087c8:	200021cc 	.word	0x200021cc

080087cc <_gettimeofday>:
 80087cc:	4b02      	ldr	r3, [pc, #8]	; (80087d8 <_gettimeofday+0xc>)
 80087ce:	2258      	movs	r2, #88	; 0x58
 80087d0:	601a      	str	r2, [r3, #0]
 80087d2:	f04f 30ff 	mov.w	r0, #4294967295
 80087d6:	4770      	bx	lr
 80087d8:	200021cc 	.word	0x200021cc

080087dc <_init>:
 80087dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087de:	bf00      	nop
 80087e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087e2:	bc08      	pop	{r3}
 80087e4:	469e      	mov	lr, r3
 80087e6:	4770      	bx	lr

080087e8 <_fini>:
 80087e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ea:	bf00      	nop
 80087ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ee:	bc08      	pop	{r3}
 80087f0:	469e      	mov	lr, r3
 80087f2:	4770      	bx	lr
