#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-64-gada30678)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55bd3458c4a0 .scope module, "BancoPruebas" "BancoPruebas" 2 7;
 .timescale -9 -10;
v0x55bd345ee4c0_0 .net "aclk", 0 0, v0x55bd345edaa0_0;  1 drivers
v0x55bd345ee580_0 .net "bclk", 0 0, v0x55bd345edbb0_0;  1 drivers
v0x55bd345ee6d0_0 .net "cclk", 0 0, v0x55bd345edc70_0;  1 drivers
v0x55bd345ee7a0_0 .net "data_in0", 7 0, v0x55bd345edd40_0;  1 drivers
v0x55bd345ee840_0 .net "data_in1", 7 0, v0x55bd345ede10_0;  1 drivers
v0x55bd345ee980_0 .net "data_in2", 7 0, v0x55bd345edf00_0;  1 drivers
v0x55bd345eea90_0 .net "data_in3", 7 0, v0x55bd345edfd0_0;  1 drivers
v0x55bd345eeba0_0 .net "data_out0", 7 0, v0x55bd345b7a40_0;  1 drivers
v0x55bd345eecb0_0 .net "data_out1", 7 0, v0x55bd345ed460_0;  1 drivers
v0x55bd345eee00_0 .net "data_out_l2", 7 0, v0x55bd345eca20_0;  1 drivers
v0x55bd345eeec0_0 .net "valid0", 0 0, v0x55bd345ee0a0_0;  1 drivers
v0x55bd345eefb0_0 .net "valid1", 0 0, v0x55bd345ee170_0;  1 drivers
v0x55bd345ef0a0_0 .net "valid2", 0 0, v0x55bd345ee240_0;  1 drivers
v0x55bd345ef190_0 .net "valid3", 0 0, v0x55bd345ee310_0;  1 drivers
v0x55bd345ef280_0 .net "valid_out0", 0 0, v0x55bd345ec260_0;  1 drivers
v0x55bd345ef370_0 .net "valid_out1", 0 0, v0x55bd345ed6d0_0;  1 drivers
v0x55bd345ef460_0 .net "valid_out_l2", 0 0, v0x55bd345ecc90_0;  1 drivers
S_0x55bd345caa00 .scope module, "muxL1_1" "muxL" 2 24, 3 1 0, S_0x55bd3458c4a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "bclk";
    .port_info 2 /INPUT 1 "valid0";
    .port_info 3 /INPUT 1 "valid1";
    .port_info 4 /INPUT 8 "data_in0";
    .port_info 5 /INPUT 8 "data_in1";
    .port_info 6 /OUTPUT 1 "valid_out0";
    .port_info 7 /OUTPUT 8 "data_out0";
v0x55bd3459d670_0 .net "aclk", 0 0, v0x55bd345edaa0_0;  alias, 1 drivers
v0x55bd345b67d0_0 .net "bclk", 0 0, v0x55bd345edbb0_0;  alias, 1 drivers
v0x55bd345b6e80_0 .net "data_in0", 7 0, v0x55bd345edd40_0;  alias, 1 drivers
v0x55bd345b7530_0 .net "data_in1", 7 0, v0x55bd345ede10_0;  alias, 1 drivers
v0x55bd345b7a40_0 .var "data_out0", 7 0;
v0x55bd345b80f0_0 .net "valid0", 0 0, v0x55bd345ee0a0_0;  alias, 1 drivers
v0x55bd345baf20_0 .net "valid1", 0 0, v0x55bd345ee170_0;  alias, 1 drivers
v0x55bd345ec260_0 .var "valid_out0", 0 0;
E_0x55bd345cff20 .event posedge, v0x55bd345b67d0_0;
S_0x55bd345ec470 .scope module, "muxL1_2" "muxL" 2 45, 3 1 0, S_0x55bd3458c4a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "bclk";
    .port_info 2 /INPUT 1 "valid0";
    .port_info 3 /INPUT 1 "valid1";
    .port_info 4 /INPUT 8 "data_in0";
    .port_info 5 /INPUT 8 "data_in1";
    .port_info 6 /OUTPUT 1 "valid_out0";
    .port_info 7 /OUTPUT 8 "data_out0";
v0x55bd345ec760_0 .net "aclk", 0 0, v0x55bd345edbb0_0;  alias, 1 drivers
v0x55bd345ec820_0 .net "bclk", 0 0, v0x55bd345edc70_0;  alias, 1 drivers
v0x55bd345ec8c0_0 .net "data_in0", 7 0, v0x55bd345b7a40_0;  alias, 1 drivers
v0x55bd345ec960_0 .net "data_in1", 7 0, v0x55bd345ed460_0;  alias, 1 drivers
v0x55bd345eca20_0 .var "data_out0", 7 0;
v0x55bd345ecb50_0 .net "valid0", 0 0, v0x55bd345ec260_0;  alias, 1 drivers
v0x55bd345ecbf0_0 .net "valid1", 0 0, v0x55bd345ed6d0_0;  alias, 1 drivers
v0x55bd345ecc90_0 .var "valid_out0", 0 0;
E_0x55bd345d00a0 .event posedge, v0x55bd345ec820_0;
S_0x55bd345ecea0 .scope module, "muxL2" "muxL" 2 34, 3 1 0, S_0x55bd3458c4a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "bclk";
    .port_info 2 /INPUT 1 "valid0";
    .port_info 3 /INPUT 1 "valid1";
    .port_info 4 /INPUT 8 "data_in0";
    .port_info 5 /INPUT 8 "data_in1";
    .port_info 6 /OUTPUT 1 "valid_out0";
    .port_info 7 /OUTPUT 8 "data_out0";
v0x55bd345ed150_0 .net "aclk", 0 0, v0x55bd345edaa0_0;  alias, 1 drivers
v0x55bd345ed1f0_0 .net "bclk", 0 0, v0x55bd345edbb0_0;  alias, 1 drivers
v0x55bd345ed2e0_0 .net "data_in0", 7 0, v0x55bd345edf00_0;  alias, 1 drivers
v0x55bd345ed380_0 .net "data_in1", 7 0, v0x55bd345edfd0_0;  alias, 1 drivers
v0x55bd345ed460_0 .var "data_out0", 7 0;
v0x55bd345ed570_0 .net "valid0", 0 0, v0x55bd345ee240_0;  alias, 1 drivers
v0x55bd345ed610_0 .net "valid1", 0 0, v0x55bd345ee310_0;  alias, 1 drivers
v0x55bd345ed6d0_0 .var "valid_out0", 0 0;
S_0x55bd345ed8d0 .scope module, "probador" "probador" 2 11, 4 1 0, S_0x55bd3458c4a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "aclk";
    .port_info 1 /OUTPUT 1 "bclk";
    .port_info 2 /OUTPUT 1 "cclk";
    .port_info 3 /OUTPUT 1 "valid0";
    .port_info 4 /OUTPUT 1 "valid1";
    .port_info 5 /OUTPUT 1 "valid2";
    .port_info 6 /OUTPUT 1 "valid3";
    .port_info 7 /OUTPUT 8 "data_in0";
    .port_info 8 /OUTPUT 8 "data_in1";
    .port_info 9 /OUTPUT 8 "data_in2";
    .port_info 10 /OUTPUT 8 "data_in3";
v0x55bd345edaa0_0 .var "aclk", 0 0;
v0x55bd345edbb0_0 .var "bclk", 0 0;
v0x55bd345edc70_0 .var "cclk", 0 0;
v0x55bd345edd40_0 .var "data_in0", 7 0;
v0x55bd345ede10_0 .var "data_in1", 7 0;
v0x55bd345edf00_0 .var "data_in2", 7 0;
v0x55bd345edfd0_0 .var "data_in3", 7 0;
v0x55bd345ee0a0_0 .var "valid0", 0 0;
v0x55bd345ee170_0 .var "valid1", 0 0;
v0x55bd345ee240_0 .var "valid2", 0 0;
v0x55bd345ee310_0 .var "valid3", 0 0;
E_0x55bd345adb60 .event posedge, v0x55bd3459d670_0;
    .scope S_0x55bd345ed8d0;
T_0 ;
    %vpi_call 4 16 "$dumpfile", "demux_L2.vcd" {0 0 0};
    %vpi_call 4 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bd345ee0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bd345ee170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bd345ee240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bd345ee310_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345edd40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345ede10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345edf00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345edfd0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x55bd345ed8d0;
T_1 ;
    %delay 10, 0;
    %wait E_0x55bd345adb60;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55bd345edd40_0, 0;
    %pushi/vec4 238, 0, 8;
    %assign/vec4 v0x55bd345ede10_0, 0;
    %pushi/vec4 221, 0, 8;
    %assign/vec4 v0x55bd345edf00_0, 0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x55bd345edfd0_0, 0;
    %wait E_0x55bd345adb60;
    %pushi/vec4 187, 0, 8;
    %assign/vec4 v0x55bd345edd40_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x55bd345ede10_0, 0;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x55bd345edf00_0, 0;
    %pushi/vec4 136, 0, 8;
    %assign/vec4 v0x55bd345edfd0_0, 0;
    %wait E_0x55bd345adb60;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bd345edd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bd345ede10_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x55bd345edf00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bd345edfd0_0, 0;
    %wait E_0x55bd345adb60;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bd345edf00_0, 0;
    %delay 40, 0;
    %vpi_call 4 53 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55bd345ed8d0;
T_2 ;
    %delay 10, 0;
    %wait E_0x55bd345adb60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd345ee0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd345ee170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd345ee240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd345ee310_0, 0;
    %delay 60, 0;
    %wait E_0x55bd345adb60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd345ee0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd345ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd345ee310_0, 0;
    %wait E_0x55bd345adb60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd345ee240_0, 0;
    %end;
    .thread T_2;
    .scope S_0x55bd345ed8d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd345edaa0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x55bd345ed8d0;
T_4 ;
    %delay 20, 0;
    %load/vec4 v0x55bd345edaa0_0;
    %inv;
    %assign/vec4 v0x55bd345edaa0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bd345ed8d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd345edbb0_0, 0;
    %end;
    .thread T_5;
    .scope S_0x55bd345ed8d0;
T_6 ;
    %delay 10, 0;
    %load/vec4 v0x55bd345edbb0_0;
    %inv;
    %assign/vec4 v0x55bd345edbb0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bd345ed8d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd345edc70_0, 0;
    %end;
    .thread T_7;
    .scope S_0x55bd345ed8d0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x55bd345edc70_0;
    %inv;
    %assign/vec4 v0x55bd345edc70_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bd345caa00;
T_9 ;
    %wait E_0x55bd345cff20;
    %load/vec4 v0x55bd3459d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55bd345b80f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55bd345b6e80_0;
    %store/vec4 v0x55bd345b7a40_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345b7a40_0, 0, 8;
T_9.3 ;
    %load/vec4 v0x55bd345b80f0_0;
    %store/vec4 v0x55bd345ec260_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55bd345baf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55bd345b7530_0;
    %store/vec4 v0x55bd345b7a40_0, 0, 8;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345b7a40_0, 0, 8;
T_9.5 ;
    %load/vec4 v0x55bd345baf20_0;
    %store/vec4 v0x55bd345ec260_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55bd345ecea0;
T_10 ;
    %wait E_0x55bd345cff20;
    %load/vec4 v0x55bd345ed150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55bd345ed570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55bd345ed2e0_0;
    %store/vec4 v0x55bd345ed460_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345ed460_0, 0, 8;
T_10.3 ;
    %load/vec4 v0x55bd345ed570_0;
    %store/vec4 v0x55bd345ed6d0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55bd345ed610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55bd345ed380_0;
    %store/vec4 v0x55bd345ed460_0, 0, 8;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345ed460_0, 0, 8;
T_10.5 ;
    %load/vec4 v0x55bd345ed610_0;
    %store/vec4 v0x55bd345ed6d0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55bd345ec470;
T_11 ;
    %wait E_0x55bd345d00a0;
    %load/vec4 v0x55bd345ec760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55bd345ecb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55bd345ec8c0_0;
    %store/vec4 v0x55bd345eca20_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345eca20_0, 0, 8;
T_11.3 ;
    %load/vec4 v0x55bd345ecb50_0;
    %store/vec4 v0x55bd345ecc90_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55bd345ecbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x55bd345ec960_0;
    %store/vec4 v0x55bd345eca20_0, 0, 8;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bd345eca20_0, 0, 8;
T_11.5 ;
    %load/vec4 v0x55bd345ecbf0_0;
    %store/vec4 v0x55bd345ecc90_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "BancoPrueba.v";
    "./muxL2.v";
    "./probador.v";
