
################################################################
# This is a generated script based on design: empty
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################

namespace eval _tcl {
proc get_script_folder {} {
   set script_path [file normalize [info script]]
   set script_folder [file dirname $script_path]
   return $script_folder
}
}
variable script_folder
set script_folder [_tcl::get_script_folder]

################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2017.1
set current_vivado_version [version -short]

if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1
}

################################################################
# START
################################################################

# To test this script, run the following commands from Vivado Tcl console:
# source empty_script.tcl

# If there is no project opened, this script will create a
# project, but make sure you do not have an existing project
# <./myproj/project_1.xpr> in the current working folder.

set list_projs [get_projects -quiet]
if { $list_projs eq "" } {
   create_project project_1 myproj -part xcku5p-ffvb676-2-e
   set_property BOARD_PART xilinx.com:kcu116:part0:1.0 [current_project]
}


# Design name
  set design_name conv_acc

# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
#    create_bd_design $design_name

# Creating design if needed
set errMsg ""
set nRet 0

set cur_design [current_bd_design -quiet]
set list_cells [get_bd_cells -quiet]

if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}

common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."

if { $nRet != 0 } {
   catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
   return $nRet
}

##################################################################
# DESIGN PROCs
##################################################################



# Procedure to create entire design; Provide argument to make
# procedure reusable. If parentCell is "", will use root.
proc create_root_design { parentCell } {

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set S_CTRL_BUS_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_CTRL_BUS_AXI ]
  set_property -dict [ list \
CONFIG.address_width {32} \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4LITE} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_CTRL_BUS_AXI 
  set S_PARAM_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_PARAM_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_PARAM_AXI 
  set S_BIAS_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_BIAS_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_BIAS_AXI 
  set S_INPUT_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_INPUT_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_INPUT_AXI 
  set S_MEMBANK_OUT_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_MEMBANK_OUT_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_MEMBANK_OUT_AXI 
  set S_MEMBANK_0_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_MEMBANK_0_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_MEMBANK_0_AXI 
  set S_MEMBANK_1_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_MEMBANK_1_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_MEMBANK_1_AXI 
  set S_MEMBANK_2_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_MEMBANK_2_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_MEMBANK_2_AXI 
  set S_MEMBANK_3_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_MEMBANK_3_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_MEMBANK_3_AXI 
  set S_MEMBANK_4_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_MEMBANK_4_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_MEMBANK_4_AXI 
  set S_MEMBANK_5_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_MEMBANK_5_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_MEMBANK_5_AXI 
  set S_MEMBANK_6_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_MEMBANK_6_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_MEMBANK_6_AXI 
  set S_MEMBANK_7_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_MEMBANK_7_AXI ]
  set_property -dict [ list \
CONFIG.ARUSER_WIDTH {0} \
CONFIG.AWUSER_WIDTH {0} \
CONFIG.BUSER_WIDTH {0} \
CONFIG.DATA_WIDTH {32} \
CONFIG.HAS_BRESP {1} \
CONFIG.HAS_BURST {1} \
CONFIG.HAS_CACHE {1} \
CONFIG.HAS_LOCK {1} \
CONFIG.HAS_PROT {1} \
CONFIG.HAS_QOS {0} \
CONFIG.HAS_REGION {0} \
CONFIG.HAS_RRESP {1} \
CONFIG.HAS_WSTRB {1} \
CONFIG.ID_WIDTH {0} \
CONFIG.MAX_BURST_LENGTH {256} \
CONFIG.NUM_READ_OUTSTANDING {2} \
CONFIG.NUM_READ_THREADS {1} \
CONFIG.NUM_WRITE_OUTSTANDING {2} \
CONFIG.NUM_WRITE_THREADS {1} \
CONFIG.PROTOCOL {AXI4} \
CONFIG.READ_WRITE_MODE {READ_WRITE} \
CONFIG.RUSER_BITS_PER_BYTE {0} \
CONFIG.RUSER_WIDTH {0} \
CONFIG.SUPPORTS_NARROW_BURST {1} \
CONFIG.WUSER_BITS_PER_BYTE {0} \
CONFIG.WUSER_WIDTH {0} \
 ] $S_MEMBANK_7_AXI 

  # Create ports
  set ACLK [ create_bd_port -dir I -type clk ACLK ]
  set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports ACLK]
  set ARESETN [ create_bd_port -dir I -type rst ARESETN ]

  # Create instances
  create_bd_cell -type ip -vlnv xilinx.com:hls:conv_core_syn:1.0 conv_core_syn_0
  set blk_mem_gen_bias [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_bias ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_bias
  set blk_mem_gen_conv_param [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_conv_param ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_conv_param
  set blk_mem_gen_pool_param [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_pool_param ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_pool_param
  create_bd_cell -type ip -vlnv user.org:user:in_data_port:1.0 in_data_port_0
  set axi_interconnect_mb_out [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mb_out ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {32} \
  ] $axi_interconnect_mb_out
  set axi_bram_ctrl_mb_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_0 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_0
  set blk_mem_gen_mb_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_0 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_0
  set axi_bram_ctrl_mb_out_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_1 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_1
  set blk_mem_gen_mb_out_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_1 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_1
  set axi_bram_ctrl_mb_out_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_2 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_2
  set blk_mem_gen_mb_out_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_2 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_2
  set axi_bram_ctrl_mb_out_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_3 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_3
  set blk_mem_gen_mb_out_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_3 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_3
  set axi_bram_ctrl_mb_out_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_4 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_4
  set blk_mem_gen_mb_out_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_4 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_4
  set axi_bram_ctrl_mb_out_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_5 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_5
  set blk_mem_gen_mb_out_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_5 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_5
  set axi_bram_ctrl_mb_out_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_6 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_6
  set blk_mem_gen_mb_out_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_6 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_6
  set axi_bram_ctrl_mb_out_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_7 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_7
  set blk_mem_gen_mb_out_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_7 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_7
  set axi_bram_ctrl_mb_out_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_8 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_8
  set blk_mem_gen_mb_out_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_8 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_8
  set axi_bram_ctrl_mb_out_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_9 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_9
  set blk_mem_gen_mb_out_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_9 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_9
  set axi_bram_ctrl_mb_out_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_10 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_10
  set blk_mem_gen_mb_out_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_10 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_10
  set axi_bram_ctrl_mb_out_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_11 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_11
  set blk_mem_gen_mb_out_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_11 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_11
  set axi_bram_ctrl_mb_out_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_12 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_12
  set blk_mem_gen_mb_out_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_12 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_12
  set axi_bram_ctrl_mb_out_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_13 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_13
  set blk_mem_gen_mb_out_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_13 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_13
  set axi_bram_ctrl_mb_out_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_14 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_14
  set blk_mem_gen_mb_out_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_14 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_14
  set axi_bram_ctrl_mb_out_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_15 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_15
  set blk_mem_gen_mb_out_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_15 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_15
  set axi_bram_ctrl_mb_out_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_16 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_16
  set blk_mem_gen_mb_out_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_16 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_16
  set axi_bram_ctrl_mb_out_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_17 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_17
  set blk_mem_gen_mb_out_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_17 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_17
  set axi_bram_ctrl_mb_out_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_18 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_18
  set blk_mem_gen_mb_out_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_18 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_18
  set axi_bram_ctrl_mb_out_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_19 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_19
  set blk_mem_gen_mb_out_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_19 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_19
  set axi_bram_ctrl_mb_out_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_20 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_20
  set blk_mem_gen_mb_out_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_20 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_20
  set axi_bram_ctrl_mb_out_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_21 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_21
  set blk_mem_gen_mb_out_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_21 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_21
  set axi_bram_ctrl_mb_out_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_22 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_22
  set blk_mem_gen_mb_out_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_22 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_22
  set axi_bram_ctrl_mb_out_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_23 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_23
  set blk_mem_gen_mb_out_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_23 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_23
  set axi_bram_ctrl_mb_out_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_24 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_24
  set blk_mem_gen_mb_out_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_24 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_24
  set axi_bram_ctrl_mb_out_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_25 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_25
  set blk_mem_gen_mb_out_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_25 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_25
  set axi_bram_ctrl_mb_out_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_26 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_26
  set blk_mem_gen_mb_out_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_26 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_26
  set axi_bram_ctrl_mb_out_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_27 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_27
  set blk_mem_gen_mb_out_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_27 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_27
  set axi_bram_ctrl_mb_out_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_28 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_28
  set blk_mem_gen_mb_out_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_28 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_28
  set axi_bram_ctrl_mb_out_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_29 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_29
  set blk_mem_gen_mb_out_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_29 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_29
  set axi_bram_ctrl_mb_out_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_30 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_30
  set blk_mem_gen_mb_out_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_30 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_30
  set axi_bram_ctrl_mb_out_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_out_31 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_out_31
  set blk_mem_gen_mb_out_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_out_31 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_out_31
  set axi_interconnect_mb_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mb_0 ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {32} \
  ] $axi_interconnect_mb_0
  set axi_bram_ctrl_mb_0_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_0 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_0
  set blk_mem_gen_mb_0_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_0 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_0
  set axi_bram_ctrl_mb_0_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_1 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_1
  set blk_mem_gen_mb_0_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_1 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_1
  set axi_bram_ctrl_mb_0_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_2 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_2
  set blk_mem_gen_mb_0_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_2 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_2
  set axi_bram_ctrl_mb_0_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_3 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_3
  set blk_mem_gen_mb_0_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_3 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_3
  set axi_bram_ctrl_mb_0_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_4 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_4
  set blk_mem_gen_mb_0_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_4 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_4
  set axi_bram_ctrl_mb_0_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_5 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_5
  set blk_mem_gen_mb_0_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_5 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_5
  set axi_bram_ctrl_mb_0_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_6 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_6
  set blk_mem_gen_mb_0_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_6 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_6
  set axi_bram_ctrl_mb_0_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_7 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_7
  set blk_mem_gen_mb_0_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_7 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_7
  set axi_bram_ctrl_mb_0_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_8 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_8
  set blk_mem_gen_mb_0_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_8 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_8
  set axi_bram_ctrl_mb_0_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_9 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_9
  set blk_mem_gen_mb_0_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_9 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_9
  set axi_bram_ctrl_mb_0_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_10 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_10
  set blk_mem_gen_mb_0_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_10 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_10
  set axi_bram_ctrl_mb_0_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_11 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_11
  set blk_mem_gen_mb_0_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_11 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_11
  set axi_bram_ctrl_mb_0_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_12 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_12
  set blk_mem_gen_mb_0_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_12 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_12
  set axi_bram_ctrl_mb_0_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_13 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_13
  set blk_mem_gen_mb_0_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_13 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_13
  set axi_bram_ctrl_mb_0_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_14 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_14
  set blk_mem_gen_mb_0_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_14 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_14
  set axi_bram_ctrl_mb_0_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_15 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_15
  set blk_mem_gen_mb_0_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_15 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_15
  set axi_bram_ctrl_mb_0_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_16 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_16
  set blk_mem_gen_mb_0_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_16 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_16
  set axi_bram_ctrl_mb_0_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_17 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_17
  set blk_mem_gen_mb_0_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_17 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_17
  set axi_bram_ctrl_mb_0_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_18 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_18
  set blk_mem_gen_mb_0_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_18 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_18
  set axi_bram_ctrl_mb_0_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_19 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_19
  set blk_mem_gen_mb_0_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_19 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_19
  set axi_bram_ctrl_mb_0_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_20 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_20
  set blk_mem_gen_mb_0_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_20 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_20
  set axi_bram_ctrl_mb_0_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_21 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_21
  set blk_mem_gen_mb_0_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_21 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_21
  set axi_bram_ctrl_mb_0_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_22 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_22
  set blk_mem_gen_mb_0_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_22 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_22
  set axi_bram_ctrl_mb_0_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_23 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_23
  set blk_mem_gen_mb_0_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_23 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_23
  set axi_bram_ctrl_mb_0_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_24 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_24
  set blk_mem_gen_mb_0_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_24 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_24
  set axi_bram_ctrl_mb_0_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_25 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_25
  set blk_mem_gen_mb_0_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_25 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_25
  set axi_bram_ctrl_mb_0_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_26 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_26
  set blk_mem_gen_mb_0_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_26 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_26
  set axi_bram_ctrl_mb_0_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_27 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_27
  set blk_mem_gen_mb_0_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_27 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_27
  set axi_bram_ctrl_mb_0_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_28 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_28
  set blk_mem_gen_mb_0_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_28 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_28
  set axi_bram_ctrl_mb_0_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_29 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_29
  set blk_mem_gen_mb_0_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_29 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_29
  set axi_bram_ctrl_mb_0_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_30 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_30
  set blk_mem_gen_mb_0_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_30 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_30
  set axi_bram_ctrl_mb_0_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_0_31 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_0_31
  set blk_mem_gen_mb_0_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_0_31 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_0_31
  set axi_interconnect_mb_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mb_1 ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {32} \
  ] $axi_interconnect_mb_1
  set axi_bram_ctrl_mb_1_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_0 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_0
  set blk_mem_gen_mb_1_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_0 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_0
  set axi_bram_ctrl_mb_1_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_1 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_1
  set blk_mem_gen_mb_1_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_1 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_1
  set axi_bram_ctrl_mb_1_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_2 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_2
  set blk_mem_gen_mb_1_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_2 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_2
  set axi_bram_ctrl_mb_1_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_3 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_3
  set blk_mem_gen_mb_1_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_3 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_3
  set axi_bram_ctrl_mb_1_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_4 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_4
  set blk_mem_gen_mb_1_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_4 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_4
  set axi_bram_ctrl_mb_1_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_5 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_5
  set blk_mem_gen_mb_1_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_5 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_5
  set axi_bram_ctrl_mb_1_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_6 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_6
  set blk_mem_gen_mb_1_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_6 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_6
  set axi_bram_ctrl_mb_1_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_7 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_7
  set blk_mem_gen_mb_1_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_7 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_7
  set axi_bram_ctrl_mb_1_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_8 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_8
  set blk_mem_gen_mb_1_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_8 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_8
  set axi_bram_ctrl_mb_1_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_9 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_9
  set blk_mem_gen_mb_1_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_9 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_9
  set axi_bram_ctrl_mb_1_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_10 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_10
  set blk_mem_gen_mb_1_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_10 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_10
  set axi_bram_ctrl_mb_1_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_11 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_11
  set blk_mem_gen_mb_1_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_11 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_11
  set axi_bram_ctrl_mb_1_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_12 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_12
  set blk_mem_gen_mb_1_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_12 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_12
  set axi_bram_ctrl_mb_1_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_13 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_13
  set blk_mem_gen_mb_1_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_13 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_13
  set axi_bram_ctrl_mb_1_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_14 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_14
  set blk_mem_gen_mb_1_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_14 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_14
  set axi_bram_ctrl_mb_1_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_15 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_15
  set blk_mem_gen_mb_1_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_15 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_15
  set axi_bram_ctrl_mb_1_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_16 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_16
  set blk_mem_gen_mb_1_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_16 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_16
  set axi_bram_ctrl_mb_1_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_17 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_17
  set blk_mem_gen_mb_1_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_17 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_17
  set axi_bram_ctrl_mb_1_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_18 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_18
  set blk_mem_gen_mb_1_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_18 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_18
  set axi_bram_ctrl_mb_1_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_19 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_19
  set blk_mem_gen_mb_1_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_19 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_19
  set axi_bram_ctrl_mb_1_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_20 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_20
  set blk_mem_gen_mb_1_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_20 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_20
  set axi_bram_ctrl_mb_1_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_21 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_21
  set blk_mem_gen_mb_1_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_21 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_21
  set axi_bram_ctrl_mb_1_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_22 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_22
  set blk_mem_gen_mb_1_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_22 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_22
  set axi_bram_ctrl_mb_1_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_23 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_23
  set blk_mem_gen_mb_1_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_23 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_23
  set axi_bram_ctrl_mb_1_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_24 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_24
  set blk_mem_gen_mb_1_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_24 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_24
  set axi_bram_ctrl_mb_1_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_25 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_25
  set blk_mem_gen_mb_1_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_25 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_25
  set axi_bram_ctrl_mb_1_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_26 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_26
  set blk_mem_gen_mb_1_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_26 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_26
  set axi_bram_ctrl_mb_1_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_27 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_27
  set blk_mem_gen_mb_1_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_27 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_27
  set axi_bram_ctrl_mb_1_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_28 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_28
  set blk_mem_gen_mb_1_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_28 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_28
  set axi_bram_ctrl_mb_1_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_29 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_29
  set blk_mem_gen_mb_1_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_29 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_29
  set axi_bram_ctrl_mb_1_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_30 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_30
  set blk_mem_gen_mb_1_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_30 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_30
  set axi_bram_ctrl_mb_1_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_1_31 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_1_31
  set blk_mem_gen_mb_1_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_1_31 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_1_31
  set axi_interconnect_mb_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mb_2 ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {32} \
  ] $axi_interconnect_mb_2
  set axi_bram_ctrl_mb_2_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_0 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_0
  set blk_mem_gen_mb_2_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_0 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_0
  set axi_bram_ctrl_mb_2_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_1 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_1
  set blk_mem_gen_mb_2_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_1 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_1
  set axi_bram_ctrl_mb_2_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_2 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_2
  set blk_mem_gen_mb_2_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_2 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_2
  set axi_bram_ctrl_mb_2_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_3 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_3
  set blk_mem_gen_mb_2_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_3 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_3
  set axi_bram_ctrl_mb_2_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_4 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_4
  set blk_mem_gen_mb_2_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_4 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_4
  set axi_bram_ctrl_mb_2_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_5 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_5
  set blk_mem_gen_mb_2_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_5 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_5
  set axi_bram_ctrl_mb_2_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_6 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_6
  set blk_mem_gen_mb_2_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_6 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_6
  set axi_bram_ctrl_mb_2_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_7 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_7
  set blk_mem_gen_mb_2_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_7 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_7
  set axi_bram_ctrl_mb_2_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_8 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_8
  set blk_mem_gen_mb_2_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_8 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_8
  set axi_bram_ctrl_mb_2_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_9 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_9
  set blk_mem_gen_mb_2_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_9 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_9
  set axi_bram_ctrl_mb_2_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_10 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_10
  set blk_mem_gen_mb_2_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_10 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_10
  set axi_bram_ctrl_mb_2_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_11 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_11
  set blk_mem_gen_mb_2_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_11 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_11
  set axi_bram_ctrl_mb_2_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_12 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_12
  set blk_mem_gen_mb_2_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_12 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_12
  set axi_bram_ctrl_mb_2_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_13 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_13
  set blk_mem_gen_mb_2_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_13 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_13
  set axi_bram_ctrl_mb_2_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_14 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_14
  set blk_mem_gen_mb_2_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_14 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_14
  set axi_bram_ctrl_mb_2_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_15 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_15
  set blk_mem_gen_mb_2_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_15 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_15
  set axi_bram_ctrl_mb_2_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_16 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_16
  set blk_mem_gen_mb_2_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_16 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_16
  set axi_bram_ctrl_mb_2_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_17 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_17
  set blk_mem_gen_mb_2_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_17 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_17
  set axi_bram_ctrl_mb_2_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_18 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_18
  set blk_mem_gen_mb_2_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_18 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_18
  set axi_bram_ctrl_mb_2_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_19 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_19
  set blk_mem_gen_mb_2_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_19 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_19
  set axi_bram_ctrl_mb_2_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_20 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_20
  set blk_mem_gen_mb_2_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_20 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_20
  set axi_bram_ctrl_mb_2_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_21 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_21
  set blk_mem_gen_mb_2_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_21 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_21
  set axi_bram_ctrl_mb_2_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_22 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_22
  set blk_mem_gen_mb_2_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_22 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_22
  set axi_bram_ctrl_mb_2_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_23 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_23
  set blk_mem_gen_mb_2_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_23 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_23
  set axi_bram_ctrl_mb_2_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_24 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_24
  set blk_mem_gen_mb_2_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_24 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_24
  set axi_bram_ctrl_mb_2_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_25 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_25
  set blk_mem_gen_mb_2_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_25 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_25
  set axi_bram_ctrl_mb_2_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_26 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_26
  set blk_mem_gen_mb_2_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_26 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_26
  set axi_bram_ctrl_mb_2_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_27 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_27
  set blk_mem_gen_mb_2_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_27 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_27
  set axi_bram_ctrl_mb_2_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_28 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_28
  set blk_mem_gen_mb_2_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_28 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_28
  set axi_bram_ctrl_mb_2_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_29 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_29
  set blk_mem_gen_mb_2_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_29 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_29
  set axi_bram_ctrl_mb_2_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_30 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_30
  set blk_mem_gen_mb_2_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_30 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_30
  set axi_bram_ctrl_mb_2_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_2_31 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_2_31
  set blk_mem_gen_mb_2_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_2_31 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_2_31
  set axi_interconnect_mb_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mb_3 ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {32} \
  ] $axi_interconnect_mb_3
  set axi_bram_ctrl_mb_3_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_0 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_0
  set blk_mem_gen_mb_3_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_0 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_0
  set axi_bram_ctrl_mb_3_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_1 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_1
  set blk_mem_gen_mb_3_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_1 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_1
  set axi_bram_ctrl_mb_3_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_2 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_2
  set blk_mem_gen_mb_3_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_2 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_2
  set axi_bram_ctrl_mb_3_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_3 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_3
  set blk_mem_gen_mb_3_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_3 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_3
  set axi_bram_ctrl_mb_3_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_4 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_4
  set blk_mem_gen_mb_3_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_4 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_4
  set axi_bram_ctrl_mb_3_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_5 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_5
  set blk_mem_gen_mb_3_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_5 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_5
  set axi_bram_ctrl_mb_3_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_6 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_6
  set blk_mem_gen_mb_3_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_6 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_6
  set axi_bram_ctrl_mb_3_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_7 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_7
  set blk_mem_gen_mb_3_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_7 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_7
  set axi_bram_ctrl_mb_3_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_8 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_8
  set blk_mem_gen_mb_3_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_8 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_8
  set axi_bram_ctrl_mb_3_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_9 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_9
  set blk_mem_gen_mb_3_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_9 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_9
  set axi_bram_ctrl_mb_3_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_10 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_10
  set blk_mem_gen_mb_3_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_10 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_10
  set axi_bram_ctrl_mb_3_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_11 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_11
  set blk_mem_gen_mb_3_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_11 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_11
  set axi_bram_ctrl_mb_3_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_12 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_12
  set blk_mem_gen_mb_3_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_12 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_12
  set axi_bram_ctrl_mb_3_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_13 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_13
  set blk_mem_gen_mb_3_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_13 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_13
  set axi_bram_ctrl_mb_3_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_14 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_14
  set blk_mem_gen_mb_3_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_14 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_14
  set axi_bram_ctrl_mb_3_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_15 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_15
  set blk_mem_gen_mb_3_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_15 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_15
  set axi_bram_ctrl_mb_3_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_16 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_16
  set blk_mem_gen_mb_3_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_16 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_16
  set axi_bram_ctrl_mb_3_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_17 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_17
  set blk_mem_gen_mb_3_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_17 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_17
  set axi_bram_ctrl_mb_3_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_18 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_18
  set blk_mem_gen_mb_3_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_18 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_18
  set axi_bram_ctrl_mb_3_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_19 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_19
  set blk_mem_gen_mb_3_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_19 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_19
  set axi_bram_ctrl_mb_3_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_20 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_20
  set blk_mem_gen_mb_3_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_20 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_20
  set axi_bram_ctrl_mb_3_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_21 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_21
  set blk_mem_gen_mb_3_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_21 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_21
  set axi_bram_ctrl_mb_3_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_22 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_22
  set blk_mem_gen_mb_3_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_22 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_22
  set axi_bram_ctrl_mb_3_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_23 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_23
  set blk_mem_gen_mb_3_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_23 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_23
  set axi_bram_ctrl_mb_3_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_24 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_24
  set blk_mem_gen_mb_3_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_24 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_24
  set axi_bram_ctrl_mb_3_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_25 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_25
  set blk_mem_gen_mb_3_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_25 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_25
  set axi_bram_ctrl_mb_3_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_26 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_26
  set blk_mem_gen_mb_3_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_26 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_26
  set axi_bram_ctrl_mb_3_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_27 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_27
  set blk_mem_gen_mb_3_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_27 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_27
  set axi_bram_ctrl_mb_3_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_28 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_28
  set blk_mem_gen_mb_3_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_28 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_28
  set axi_bram_ctrl_mb_3_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_29 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_29
  set blk_mem_gen_mb_3_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_29 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_29
  set axi_bram_ctrl_mb_3_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_30 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_30
  set blk_mem_gen_mb_3_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_30 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_30
  set axi_bram_ctrl_mb_3_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_3_31 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_3_31
  set blk_mem_gen_mb_3_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_3_31 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_3_31
  set axi_interconnect_mb_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mb_4 ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {32} \
  ] $axi_interconnect_mb_4
  set axi_bram_ctrl_mb_4_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_0 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_0
  set blk_mem_gen_mb_4_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_0 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_0
  set axi_bram_ctrl_mb_4_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_1 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_1
  set blk_mem_gen_mb_4_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_1 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_1
  set axi_bram_ctrl_mb_4_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_2 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_2
  set blk_mem_gen_mb_4_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_2 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_2
  set axi_bram_ctrl_mb_4_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_3 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_3
  set blk_mem_gen_mb_4_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_3 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_3
  set axi_bram_ctrl_mb_4_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_4 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_4
  set blk_mem_gen_mb_4_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_4 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_4
  set axi_bram_ctrl_mb_4_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_5 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_5
  set blk_mem_gen_mb_4_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_5 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_5
  set axi_bram_ctrl_mb_4_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_6 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_6
  set blk_mem_gen_mb_4_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_6 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_6
  set axi_bram_ctrl_mb_4_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_7 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_7
  set blk_mem_gen_mb_4_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_7 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_7
  set axi_bram_ctrl_mb_4_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_8 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_8
  set blk_mem_gen_mb_4_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_8 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_8
  set axi_bram_ctrl_mb_4_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_9 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_9
  set blk_mem_gen_mb_4_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_9 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_9
  set axi_bram_ctrl_mb_4_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_10 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_10
  set blk_mem_gen_mb_4_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_10 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_10
  set axi_bram_ctrl_mb_4_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_11 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_11
  set blk_mem_gen_mb_4_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_11 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_11
  set axi_bram_ctrl_mb_4_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_12 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_12
  set blk_mem_gen_mb_4_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_12 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_12
  set axi_bram_ctrl_mb_4_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_13 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_13
  set blk_mem_gen_mb_4_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_13 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_13
  set axi_bram_ctrl_mb_4_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_14 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_14
  set blk_mem_gen_mb_4_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_14 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_14
  set axi_bram_ctrl_mb_4_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_15 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_15
  set blk_mem_gen_mb_4_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_15 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_15
  set axi_bram_ctrl_mb_4_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_16 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_16
  set blk_mem_gen_mb_4_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_16 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_16
  set axi_bram_ctrl_mb_4_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_17 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_17
  set blk_mem_gen_mb_4_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_17 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_17
  set axi_bram_ctrl_mb_4_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_18 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_18
  set blk_mem_gen_mb_4_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_18 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_18
  set axi_bram_ctrl_mb_4_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_19 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_19
  set blk_mem_gen_mb_4_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_19 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_19
  set axi_bram_ctrl_mb_4_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_20 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_20
  set blk_mem_gen_mb_4_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_20 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_20
  set axi_bram_ctrl_mb_4_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_21 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_21
  set blk_mem_gen_mb_4_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_21 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_21
  set axi_bram_ctrl_mb_4_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_22 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_22
  set blk_mem_gen_mb_4_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_22 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_22
  set axi_bram_ctrl_mb_4_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_23 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_23
  set blk_mem_gen_mb_4_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_23 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_23
  set axi_bram_ctrl_mb_4_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_24 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_24
  set blk_mem_gen_mb_4_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_24 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_24
  set axi_bram_ctrl_mb_4_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_25 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_25
  set blk_mem_gen_mb_4_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_25 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_25
  set axi_bram_ctrl_mb_4_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_26 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_26
  set blk_mem_gen_mb_4_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_26 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_26
  set axi_bram_ctrl_mb_4_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_27 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_27
  set blk_mem_gen_mb_4_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_27 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_27
  set axi_bram_ctrl_mb_4_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_28 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_28
  set blk_mem_gen_mb_4_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_28 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_28
  set axi_bram_ctrl_mb_4_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_29 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_29
  set blk_mem_gen_mb_4_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_29 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_29
  set axi_bram_ctrl_mb_4_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_30 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_30
  set blk_mem_gen_mb_4_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_30 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_30
  set axi_bram_ctrl_mb_4_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_4_31 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_4_31
  set blk_mem_gen_mb_4_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_4_31 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_4_31
  set axi_interconnect_mb_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mb_5 ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {32} \
  ] $axi_interconnect_mb_5
  set axi_bram_ctrl_mb_5_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_0 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_0
  set blk_mem_gen_mb_5_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_0 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_0
  set axi_bram_ctrl_mb_5_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_1 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_1
  set blk_mem_gen_mb_5_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_1 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_1
  set axi_bram_ctrl_mb_5_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_2 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_2
  set blk_mem_gen_mb_5_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_2 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_2
  set axi_bram_ctrl_mb_5_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_3 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_3
  set blk_mem_gen_mb_5_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_3 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_3
  set axi_bram_ctrl_mb_5_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_4 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_4
  set blk_mem_gen_mb_5_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_4 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_4
  set axi_bram_ctrl_mb_5_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_5 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_5
  set blk_mem_gen_mb_5_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_5 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_5
  set axi_bram_ctrl_mb_5_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_6 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_6
  set blk_mem_gen_mb_5_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_6 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_6
  set axi_bram_ctrl_mb_5_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_7 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_7
  set blk_mem_gen_mb_5_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_7 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_7
  set axi_bram_ctrl_mb_5_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_8 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_8
  set blk_mem_gen_mb_5_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_8 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_8
  set axi_bram_ctrl_mb_5_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_9 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_9
  set blk_mem_gen_mb_5_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_9 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_9
  set axi_bram_ctrl_mb_5_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_10 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_10
  set blk_mem_gen_mb_5_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_10 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_10
  set axi_bram_ctrl_mb_5_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_11 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_11
  set blk_mem_gen_mb_5_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_11 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_11
  set axi_bram_ctrl_mb_5_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_12 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_12
  set blk_mem_gen_mb_5_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_12 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_12
  set axi_bram_ctrl_mb_5_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_13 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_13
  set blk_mem_gen_mb_5_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_13 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_13
  set axi_bram_ctrl_mb_5_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_14 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_14
  set blk_mem_gen_mb_5_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_14 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_14
  set axi_bram_ctrl_mb_5_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_15 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_15
  set blk_mem_gen_mb_5_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_15 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_15
  set axi_bram_ctrl_mb_5_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_16 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_16
  set blk_mem_gen_mb_5_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_16 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_16
  set axi_bram_ctrl_mb_5_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_17 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_17
  set blk_mem_gen_mb_5_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_17 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_17
  set axi_bram_ctrl_mb_5_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_18 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_18
  set blk_mem_gen_mb_5_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_18 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_18
  set axi_bram_ctrl_mb_5_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_19 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_19
  set blk_mem_gen_mb_5_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_19 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_19
  set axi_bram_ctrl_mb_5_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_20 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_20
  set blk_mem_gen_mb_5_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_20 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_20
  set axi_bram_ctrl_mb_5_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_21 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_21
  set blk_mem_gen_mb_5_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_21 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_21
  set axi_bram_ctrl_mb_5_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_22 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_22
  set blk_mem_gen_mb_5_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_22 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_22
  set axi_bram_ctrl_mb_5_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_23 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_23
  set blk_mem_gen_mb_5_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_23 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_23
  set axi_bram_ctrl_mb_5_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_24 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_24
  set blk_mem_gen_mb_5_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_24 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_24
  set axi_bram_ctrl_mb_5_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_25 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_25
  set blk_mem_gen_mb_5_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_25 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_25
  set axi_bram_ctrl_mb_5_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_26 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_26
  set blk_mem_gen_mb_5_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_26 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_26
  set axi_bram_ctrl_mb_5_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_27 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_27
  set blk_mem_gen_mb_5_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_27 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_27
  set axi_bram_ctrl_mb_5_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_28 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_28
  set blk_mem_gen_mb_5_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_28 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_28
  set axi_bram_ctrl_mb_5_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_29 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_29
  set blk_mem_gen_mb_5_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_29 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_29
  set axi_bram_ctrl_mb_5_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_30 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_30
  set blk_mem_gen_mb_5_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_30 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_30
  set axi_bram_ctrl_mb_5_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_5_31 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_5_31
  set blk_mem_gen_mb_5_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_5_31 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_5_31
  set axi_interconnect_mb_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mb_6 ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {32} \
  ] $axi_interconnect_mb_6
  set axi_bram_ctrl_mb_6_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_0 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_0
  set blk_mem_gen_mb_6_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_0 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_0
  set axi_bram_ctrl_mb_6_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_1 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_1
  set blk_mem_gen_mb_6_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_1 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_1
  set axi_bram_ctrl_mb_6_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_2 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_2
  set blk_mem_gen_mb_6_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_2 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_2
  set axi_bram_ctrl_mb_6_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_3 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_3
  set blk_mem_gen_mb_6_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_3 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_3
  set axi_bram_ctrl_mb_6_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_4 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_4
  set blk_mem_gen_mb_6_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_4 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_4
  set axi_bram_ctrl_mb_6_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_5 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_5
  set blk_mem_gen_mb_6_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_5 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_5
  set axi_bram_ctrl_mb_6_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_6 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_6
  set blk_mem_gen_mb_6_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_6 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_6
  set axi_bram_ctrl_mb_6_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_7 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_7
  set blk_mem_gen_mb_6_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_7 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_7
  set axi_bram_ctrl_mb_6_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_8 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_8
  set blk_mem_gen_mb_6_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_8 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_8
  set axi_bram_ctrl_mb_6_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_9 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_9
  set blk_mem_gen_mb_6_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_9 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_9
  set axi_bram_ctrl_mb_6_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_10 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_10
  set blk_mem_gen_mb_6_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_10 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_10
  set axi_bram_ctrl_mb_6_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_11 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_11
  set blk_mem_gen_mb_6_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_11 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_11
  set axi_bram_ctrl_mb_6_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_12 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_12
  set blk_mem_gen_mb_6_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_12 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_12
  set axi_bram_ctrl_mb_6_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_13 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_13
  set blk_mem_gen_mb_6_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_13 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_13
  set axi_bram_ctrl_mb_6_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_14 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_14
  set blk_mem_gen_mb_6_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_14 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_14
  set axi_bram_ctrl_mb_6_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_15 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_15
  set blk_mem_gen_mb_6_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_15 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_15
  set axi_bram_ctrl_mb_6_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_16 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_16
  set blk_mem_gen_mb_6_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_16 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_16
  set axi_bram_ctrl_mb_6_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_17 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_17
  set blk_mem_gen_mb_6_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_17 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_17
  set axi_bram_ctrl_mb_6_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_18 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_18
  set blk_mem_gen_mb_6_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_18 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_18
  set axi_bram_ctrl_mb_6_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_19 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_19
  set blk_mem_gen_mb_6_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_19 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_19
  set axi_bram_ctrl_mb_6_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_20 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_20
  set blk_mem_gen_mb_6_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_20 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_20
  set axi_bram_ctrl_mb_6_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_21 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_21
  set blk_mem_gen_mb_6_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_21 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_21
  set axi_bram_ctrl_mb_6_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_22 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_22
  set blk_mem_gen_mb_6_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_22 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_22
  set axi_bram_ctrl_mb_6_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_23 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_23
  set blk_mem_gen_mb_6_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_23 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_23
  set axi_bram_ctrl_mb_6_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_24 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_24
  set blk_mem_gen_mb_6_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_24 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_24
  set axi_bram_ctrl_mb_6_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_25 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_25
  set blk_mem_gen_mb_6_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_25 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_25
  set axi_bram_ctrl_mb_6_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_26 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_26
  set blk_mem_gen_mb_6_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_26 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_26
  set axi_bram_ctrl_mb_6_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_27 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_27
  set blk_mem_gen_mb_6_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_27 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_27
  set axi_bram_ctrl_mb_6_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_28 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_28
  set blk_mem_gen_mb_6_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_28 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_28
  set axi_bram_ctrl_mb_6_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_29 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_29
  set blk_mem_gen_mb_6_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_29 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_29
  set axi_bram_ctrl_mb_6_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_30 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_30
  set blk_mem_gen_mb_6_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_30 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_30
  set axi_bram_ctrl_mb_6_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_6_31 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_6_31
  set blk_mem_gen_mb_6_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_6_31 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_6_31
  set axi_interconnect_mb_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_mb_7 ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {32} \
  ] $axi_interconnect_mb_7
  set axi_bram_ctrl_mb_7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_0 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_0
  set blk_mem_gen_mb_7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_0 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_0
  set axi_bram_ctrl_mb_7_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_1 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_1
  set blk_mem_gen_mb_7_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_1 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_1
  set axi_bram_ctrl_mb_7_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_2 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_2
  set blk_mem_gen_mb_7_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_2 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_2
  set axi_bram_ctrl_mb_7_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_3 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_3
  set blk_mem_gen_mb_7_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_3 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_3
  set axi_bram_ctrl_mb_7_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_4 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_4
  set blk_mem_gen_mb_7_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_4 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_4
  set axi_bram_ctrl_mb_7_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_5 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_5
  set blk_mem_gen_mb_7_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_5 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_5
  set axi_bram_ctrl_mb_7_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_6 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_6
  set blk_mem_gen_mb_7_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_6 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_6
  set axi_bram_ctrl_mb_7_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_7 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_7
  set blk_mem_gen_mb_7_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_7 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_7
  set axi_bram_ctrl_mb_7_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_8 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_8
  set blk_mem_gen_mb_7_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_8 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_8
  set axi_bram_ctrl_mb_7_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_9 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_9
  set blk_mem_gen_mb_7_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_9 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_9
  set axi_bram_ctrl_mb_7_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_10 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_10
  set blk_mem_gen_mb_7_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_10 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_10
  set axi_bram_ctrl_mb_7_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_11 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_11
  set blk_mem_gen_mb_7_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_11 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_11
  set axi_bram_ctrl_mb_7_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_12 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_12
  set blk_mem_gen_mb_7_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_12 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_12
  set axi_bram_ctrl_mb_7_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_13 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_13
  set blk_mem_gen_mb_7_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_13 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_13
  set axi_bram_ctrl_mb_7_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_14 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_14
  set blk_mem_gen_mb_7_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_14 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_14
  set axi_bram_ctrl_mb_7_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_15 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_15
  set blk_mem_gen_mb_7_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_15 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_15
  set axi_bram_ctrl_mb_7_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_16 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_16
  set blk_mem_gen_mb_7_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_16 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_16
  set axi_bram_ctrl_mb_7_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_17 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_17
  set blk_mem_gen_mb_7_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_17 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_17
  set axi_bram_ctrl_mb_7_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_18 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_18
  set blk_mem_gen_mb_7_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_18 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_18
  set axi_bram_ctrl_mb_7_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_19 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_19
  set blk_mem_gen_mb_7_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_19 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_19
  set axi_bram_ctrl_mb_7_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_20 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_20
  set blk_mem_gen_mb_7_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_20 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_20
  set axi_bram_ctrl_mb_7_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_21 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_21
  set blk_mem_gen_mb_7_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_21 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_21
  set axi_bram_ctrl_mb_7_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_22 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_22
  set blk_mem_gen_mb_7_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_22 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_22
  set axi_bram_ctrl_mb_7_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_23 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_23
  set blk_mem_gen_mb_7_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_23 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_23
  set axi_bram_ctrl_mb_7_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_24 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_24
  set blk_mem_gen_mb_7_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_24 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_24
  set axi_bram_ctrl_mb_7_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_25 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_25
  set blk_mem_gen_mb_7_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_25 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_25
  set axi_bram_ctrl_mb_7_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_26 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_26
  set blk_mem_gen_mb_7_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_26 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_26
  set axi_bram_ctrl_mb_7_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_27 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_27
  set blk_mem_gen_mb_7_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_27 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_27
  set axi_bram_ctrl_mb_7_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_28 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_28
  set blk_mem_gen_mb_7_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_28 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_28
  set axi_bram_ctrl_mb_7_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_29 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_29
  set blk_mem_gen_mb_7_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_29 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_29
  set axi_bram_ctrl_mb_7_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_30 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_30
  set blk_mem_gen_mb_7_30 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_30 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_30
  set axi_bram_ctrl_mb_7_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_mb_7_31 ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_mb_7_31
  set blk_mem_gen_mb_7_31 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_mb_7_31 ]
  set_property -dict [ list \
CONFIG.Enable_B {Use_ENB_Pin} \
CONFIG.Memory_Type {True_Dual_Port_RAM} \
CONFIG.Port_B_Clock {100} \
CONFIG.Port_B_Enable_Rate {100} \
CONFIG.Port_B_Write_Rate {50} \
CONFIG.Use_RSTB_Pin {true} \
CONFIG.PRIM_type_to_Implement {URAM} \
] $blk_mem_gen_mb_7_31
  set axi_interconnect_param [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_param ]
  set_property -dict [ list \
  CONFIG.NUM_SI {1} \
  CONFIG.NUM_MI {2} \
  ] $axi_interconnect_param
  set axi_bram_ctrl_conv [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_conv ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_conv
  set axi_bram_ctrl_pool [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_pool ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_pool
  set axi_bram_ctrl_bias [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_bias ]
  set_property -dict [ list \
  CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_bias

  # Create interface connections
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_0_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_1_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_1/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_2_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_2/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_3_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_3/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_4_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_4/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_5_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_5/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_6_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_6/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_7_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_7/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_8_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_8/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_9_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_9/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_10_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_10/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_11_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_11/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_12_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_12/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_13_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_13/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_14_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_14/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_15_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_15/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_16_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_16/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_17_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_17/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_18_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_18/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_19_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_19/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_20_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_20/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_21_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_21/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_22_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_22/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_23_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_23/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_24_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_24/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_25_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_25/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_26_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_26/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_27_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_27/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_28_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_28/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_29_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_29/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_30_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_30/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_0_31_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_31/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_0_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_1_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_1/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_2_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_2/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_3_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_3/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_4_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_4/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_5_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_5/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_6_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_6/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_7_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_7/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_8_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_8/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_9_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_9/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_10_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_10/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_11_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_11/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_12_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_12/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_13_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_13/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_14_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_14/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_15_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_15/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_16_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_16/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_17_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_17/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_18_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_18/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_19_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_19/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_20_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_20/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_21_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_21/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_22_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_22/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_23_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_23/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_24_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_24/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_25_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_25/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_26_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_26/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_27_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_27/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_28_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_28/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_29_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_29/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_30_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_30/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_1_31_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_31/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_0_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_1_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_1/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_2_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_2/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_3_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_3/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_4_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_4/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_5_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_5/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_6_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_6/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_7_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_7/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_8_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_8/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_9_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_9/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_10_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_10/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_11_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_11/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_12_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_12/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_13_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_13/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_14_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_14/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_15_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_15/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_16_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_16/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_17_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_17/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_18_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_18/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_19_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_19/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_20_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_20/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_21_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_21/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_22_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_22/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_23_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_23/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_24_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_24/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_25_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_25/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_26_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_26/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_27_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_27/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_28_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_28/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_29_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_29/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_30_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_30/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_2_31_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_31/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_0_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_1_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_1/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_2_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_2/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_3_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_3/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_4_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_4/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_5_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_5/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_6_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_6/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_7_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_7/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_8_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_8/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_9_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_9/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_10_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_10/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_11_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_11/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_12_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_12/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_13_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_13/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_14_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_14/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_15_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_15/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_16_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_16/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_17_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_17/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_18_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_18/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_19_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_19/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_20_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_20/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_21_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_21/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_22_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_22/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_23_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_23/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_24_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_24/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_25_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_25/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_26_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_26/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_27_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_27/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_28_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_28/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_29_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_29/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_30_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_30/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_3_31_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_31/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_0_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_1_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_1/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_2_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_2/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_3_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_3/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_4_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_4/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_5_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_5/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_6_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_6/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_7_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_7/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_8_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_8/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_9_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_9/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_10_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_10/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_11_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_11/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_12_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_12/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_13_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_13/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_14_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_14/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_15_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_15/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_16_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_16/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_17_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_17/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_18_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_18/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_19_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_19/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_20_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_20/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_21_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_21/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_22_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_22/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_23_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_23/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_24_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_24/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_25_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_25/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_26_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_26/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_27_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_27/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_28_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_28/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_29_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_29/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_30_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_30/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_4_31_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_31/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_0_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_1_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_1/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_2_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_2/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_3_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_3/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_4_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_4/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_5_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_5/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_6_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_6/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_7_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_7/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_8_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_8/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_9_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_9/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_10_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_10/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_11_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_11/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_12_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_12/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_13_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_13/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_14_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_14/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_15_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_15/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_16_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_16/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_17_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_17/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_18_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_18/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_19_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_19/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_20_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_20/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_21_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_21/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_22_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_22/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_23_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_23/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_24_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_24/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_25_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_25/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_26_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_26/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_27_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_27/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_28_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_28/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_29_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_29/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_30_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_30/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_5_31_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_31/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_0_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_1_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_1/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_2_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_2/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_3_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_3/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_4_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_4/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_5_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_5/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_6_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_6/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_7_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_7/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_8_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_8/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_9_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_9/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_10_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_10/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_11_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_11/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_12_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_12/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_13_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_13/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_14_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_14/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_15_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_15/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_16_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_16/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_17_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_17/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_18_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_18/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_19_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_19/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_20_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_20/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_21_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_21/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_22_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_22/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_23_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_23/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_24_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_24/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_25_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_25/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_26_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_26/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_27_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_27/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_28_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_28/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_29_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_29/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_30_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_30/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_6_31_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_31/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_0_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_1_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_1/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_2_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_2/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_3_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_3/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_4_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_4/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_5_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_5/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_6_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_6/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_7_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_7/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_8_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_8/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_9_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_9/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_10_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_10/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_11_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_11/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_12_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_12/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_13_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_13/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_14_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_14/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_15_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_15/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_16_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_16/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_17_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_17/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_18_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_18/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_19_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_19/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_20_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_20/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_21_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_21/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_22_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_22/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_23_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_23/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_24_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_24/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_25_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_25/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_26_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_26/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_27_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_27/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_28_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_28/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_29_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_29/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_30_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_30/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/w_buf_0_7_31_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_31/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_0/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_1/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_2/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_3/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_4/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_5/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_6/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_6/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_7/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_7/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_8/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_9/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_10/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_10/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_11/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_11/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_12/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_12/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_13/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_13/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_14/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_14/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_15/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_15/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_16/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_16/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_17/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_17/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_18/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_18/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_19/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_19/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_20/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_20/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_21/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_21/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_22/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_22/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_23/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_23/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_24/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_24/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_25/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_25/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_26/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_26/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_27/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_27/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_28/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_28/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_29/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_29/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_30/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_30/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_31/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_0_31/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_0/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_1/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_2/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_3/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_4/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_5/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_6/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_6/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_7/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_7/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_8/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_9/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_10/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_10/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_11/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_11/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_12/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_12/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_13/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_13/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_14/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_14/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_15/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_15/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_16/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_16/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_17/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_17/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_18/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_18/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_19/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_19/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_20/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_20/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_21/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_21/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_22/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_22/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_23/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_23/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_24/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_24/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_25/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_25/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_26/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_26/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_27/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_27/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_28/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_28/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_29/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_29/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_30/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_30/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_31/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_1_31/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_0/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_1/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_2/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_3/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_4/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_5/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_6/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_6/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_7/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_7/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_8/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_9/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_10/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_10/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_11/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_11/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_12/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_12/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_13/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_13/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_14/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_14/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_15/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_15/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_16/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_16/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_17/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_17/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_18/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_18/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_19/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_19/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_20/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_20/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_21/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_21/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_22/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_22/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_23/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_23/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_24/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_24/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_25/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_25/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_26/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_26/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_27/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_27/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_28/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_28/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_29/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_29/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_30/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_30/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_31/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_2_31/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_0/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_1/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_2/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_3/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_4/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_5/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_6/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_6/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_7/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_7/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_8/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_9/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_10/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_10/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_11/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_11/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_12/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_12/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_13/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_13/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_14/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_14/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_15/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_15/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_16/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_16/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_17/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_17/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_18/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_18/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_19/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_19/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_20/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_20/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_21/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_21/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_22/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_22/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_23/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_23/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_24/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_24/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_25/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_25/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_26/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_26/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_27/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_27/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_28/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_28/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_29/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_29/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_30/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_30/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_31/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_3_31/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_0/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_1/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_2/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_3/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_4/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_5/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_6/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_6/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_7/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_7/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_8/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_9/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_10/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_10/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_11/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_11/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_12/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_12/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_13/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_13/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_14/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_14/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_15/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_15/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_16/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_16/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_17/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_17/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_18/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_18/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_19/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_19/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_20/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_20/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_21/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_21/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_22/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_22/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_23/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_23/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_24/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_24/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_25/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_25/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_26/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_26/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_27/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_27/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_28/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_28/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_29/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_29/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_30/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_30/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_31/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_4_31/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_0/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_1/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_2/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_3/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_4/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_5/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_6/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_6/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_7/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_7/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_8/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_9/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_10/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_10/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_11/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_11/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_12/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_12/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_13/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_13/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_14/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_14/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_15/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_15/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_16/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_16/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_17/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_17/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_18/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_18/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_19/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_19/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_20/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_20/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_21/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_21/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_22/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_22/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_23/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_23/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_24/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_24/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_25/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_25/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_26/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_26/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_27/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_27/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_28/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_28/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_29/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_29/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_30/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_30/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_31/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_5_31/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_0/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_1/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_2/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_3/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_4/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_5/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_6/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_6/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_7/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_7/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_8/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_9/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_10/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_10/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_11/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_11/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_12/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_12/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_13/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_13/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_14/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_14/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_15/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_15/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_16/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_16/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_17/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_17/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_18/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_18/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_19/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_19/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_20/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_20/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_21/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_21/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_22/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_22/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_23/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_23/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_24/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_24/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_25/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_25/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_26/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_26/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_27/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_27/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_28/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_28/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_29/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_29/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_30/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_30/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_31/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_6_31/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_0/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_1/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_2/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_3/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_4/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_5/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_6/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_6/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_7/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_7/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_8/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_9/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_10/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_10/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_11/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_11/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_12/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_12/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_13/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_13/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_14/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_14/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_15/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_15/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_16/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_16/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_17/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_17/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_18/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_18/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_19/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_19/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_20/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_20/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_21/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_21/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_22/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_22/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_23/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_23/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_24/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_24/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_25/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_25/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_26/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_26/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_27/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_27/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_28/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_28/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_29/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_29/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_30/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_30/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_31/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_7_31/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/in_buf_0_0_PORTA] [get_bd_intf_pins in_data_port_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/in_buf_0_1_PORTA] [get_bd_intf_pins in_data_port_0/BRAM_PORTB_1]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/in_buf_0_2_PORTA] [get_bd_intf_pins in_data_port_0/BRAM_PORTB_2]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/in_buf_0_3_PORTA] [get_bd_intf_pins in_data_port_0/BRAM_PORTB_3]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/in_buf_0_4_PORTA] [get_bd_intf_pins in_data_port_0/BRAM_PORTB_4]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/in_buf_0_5_PORTA] [get_bd_intf_pins in_data_port_0/BRAM_PORTB_5]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/in_buf_0_6_PORTA] [get_bd_intf_pins in_data_port_0/BRAM_PORTB_6]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/in_buf_0_7_PORTA] [get_bd_intf_pins in_data_port_0/BRAM_PORTB_7]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_0_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_0/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_1_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_1/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_2_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_2/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_3_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_3/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_4_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_4/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_5_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_5/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_6_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_6/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_7_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_7/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_8_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_8/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_9_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_9/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_10_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_10/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_11_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_11/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_12_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_12/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_13_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_13/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_14_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_14/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_15_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_15/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_16_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_16/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_17_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_17/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_18_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_18/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_19_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_19/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_20_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_20/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_21_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_21/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_22_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_22/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_23_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_23/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_24_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_24/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_25_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_25/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_26_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_26/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_27_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_27/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_28_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_28/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_29_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_29/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_30_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_30/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/out_buf_0_31_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_31/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_0/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_1/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_2/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_3/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_4/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_5/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_6/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_6/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_7/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_7/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_8/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_9/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_10/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_10/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_11/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_11/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_12/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_12/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_13/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_13/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_14/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_14/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_15/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_15/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_16/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_16/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_17/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_17/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_18/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_18/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_19/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_19/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_20/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_20/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_21/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_21/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_22/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_22/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_23/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_23/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_24/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_24/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_25/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_25/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_26/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_26/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_27/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_27/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_28/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_28/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_29/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_29/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_30/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_30/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_31/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_mb_out_31/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M00_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M01_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_2/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M02_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_3/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M03_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_4/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M04_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_5/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M05_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_6/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M06_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_7/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M07_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_8/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M08_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_9/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M09_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_10/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M10_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_11/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M11_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_12/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M12_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_13/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M13_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_14/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M14_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_15/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M15_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_16/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M16_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_17/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M17_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_18/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M18_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_19/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M19_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_20/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M20_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_21/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M21_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_22/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M22_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_23/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M23_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_24/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M24_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_25/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M25_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_26/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M26_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_27/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M27_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_28/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M28_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_29/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M29_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_30/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M30_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_out_31/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/M31_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M00_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M01_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_2/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M02_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_3/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M03_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_4/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M04_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_5/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M05_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_6/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M06_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_7/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M07_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_8/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M08_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_9/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M09_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_10/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M10_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_11/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M11_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_12/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M12_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_13/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M13_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_14/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M14_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_15/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M15_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_16/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M16_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_17/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M17_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_18/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M18_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_19/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M19_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_20/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M20_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_21/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M21_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_22/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M22_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_23/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M23_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_24/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M24_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_25/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M25_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_26/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M26_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_27/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M27_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_28/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M28_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_29/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M29_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_30/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M30_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_0_31/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/M31_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M00_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M01_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_2/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M02_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_3/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M03_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_4/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M04_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_5/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M05_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_6/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M06_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_7/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M07_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_8/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M08_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_9/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M09_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_10/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M10_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_11/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M11_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_12/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M12_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_13/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M13_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_14/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M14_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_15/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M15_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_16/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M16_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_17/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M17_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_18/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M18_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_19/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M19_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_20/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M20_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_21/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M21_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_22/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M22_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_23/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M23_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_24/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M24_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_25/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M25_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_26/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M26_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_27/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M27_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_28/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M28_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_29/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M29_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_30/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M30_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_1_31/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/M31_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M00_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M01_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_2/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M02_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_3/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M03_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_4/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M04_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_5/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M05_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_6/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M06_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_7/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M07_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_8/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M08_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_9/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M09_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_10/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M10_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_11/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M11_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_12/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M12_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_13/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M13_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_14/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M14_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_15/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M15_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_16/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M16_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_17/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M17_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_18/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M18_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_19/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M19_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_20/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M20_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_21/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M21_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_22/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M22_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_23/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M23_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_24/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M24_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_25/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M25_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_26/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M26_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_27/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M27_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_28/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M28_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_29/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M29_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_30/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M30_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_2_31/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/M31_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M00_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M01_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_2/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M02_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_3/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M03_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_4/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M04_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_5/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M05_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_6/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M06_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_7/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M07_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_8/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M08_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_9/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M09_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_10/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M10_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_11/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M11_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_12/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M12_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_13/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M13_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_14/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M14_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_15/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M15_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_16/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M16_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_17/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M17_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_18/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M18_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_19/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M19_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_20/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M20_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_21/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M21_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_22/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M22_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_23/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M23_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_24/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M24_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_25/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M25_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_26/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M26_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_27/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M27_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_28/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M28_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_29/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M29_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_30/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M30_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_3_31/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/M31_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M00_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M01_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_2/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M02_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_3/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M03_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_4/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M04_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_5/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M05_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_6/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M06_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_7/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M07_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_8/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M08_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_9/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M09_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_10/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M10_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_11/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M11_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_12/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M12_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_13/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M13_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_14/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M14_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_15/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M15_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_16/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M16_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_17/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M17_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_18/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M18_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_19/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M19_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_20/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M20_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_21/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M21_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_22/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M22_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_23/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M23_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_24/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M24_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_25/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M25_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_26/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M26_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_27/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M27_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_28/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M28_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_29/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M29_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_30/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M30_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_4_31/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/M31_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M00_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M01_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_2/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M02_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_3/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M03_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_4/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M04_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_5/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M05_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_6/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M06_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_7/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M07_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_8/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M08_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_9/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M09_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_10/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M10_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_11/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M11_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_12/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M12_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_13/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M13_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_14/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M14_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_15/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M15_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_16/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M16_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_17/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M17_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_18/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M18_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_19/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M19_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_20/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M20_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_21/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M21_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_22/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M22_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_23/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M23_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_24/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M24_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_25/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M25_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_26/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M26_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_27/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M27_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_28/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M28_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_29/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M29_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_30/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M30_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_5_31/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/M31_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M00_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M01_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_2/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M02_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_3/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M03_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_4/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M04_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_5/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M05_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_6/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M06_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_7/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M07_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_8/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M08_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_9/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M09_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_10/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M10_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_11/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M11_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_12/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M12_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_13/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M13_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_14/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M14_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_15/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M15_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_16/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M16_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_17/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M17_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_18/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M18_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_19/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M19_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_20/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M20_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_21/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M21_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_22/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M22_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_23/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M23_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_24/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M24_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_25/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M25_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_26/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M26_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_27/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M27_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_28/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M28_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_29/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M29_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_30/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M30_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_6_31/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/M31_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M00_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M01_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_2/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M02_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_3/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M03_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_4/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M04_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_5/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M05_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_6/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M06_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_7/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M07_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_8/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M08_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_9/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M09_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_10/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M10_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_11/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M11_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_12/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M12_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_13/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M13_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_14/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M14_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_15/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M15_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_16/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M16_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_17/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M17_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_18/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M18_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_19/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M19_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_20/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M20_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_21/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M21_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_22/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M22_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_23/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M23_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_24/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M24_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_25/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M25_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_26/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M26_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_27/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M27_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_28/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M28_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_29/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M29_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_30/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M30_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_mb_7_31/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/M31_AXI]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/b_buf_0_PORTA] [get_bd_intf_pins blk_mem_gen_bias/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/conv_param_PORTA] [get_bd_intf_pins blk_mem_gen_conv_param/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_pins conv_core_syn_0/pool_param_PORTA] [get_bd_intf_pins blk_mem_gen_pool_param/BRAM_PORTA]
  connect_bd_intf_net [get_bd_intf_ports S_CTRL_BUS_AXI] [get_bd_intf_pins conv_core_syn_0/s_axi_CRTL_BUS]
  connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_param/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_conv/S_AXI]
  connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_param/M01_AXI] [get_bd_intf_pins axi_bram_ctrl_pool/S_AXI]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_bias/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_bias/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_conv/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_conv_param/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_pool/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_pool_param/BRAM_PORTB]
  connect_bd_intf_net [get_bd_intf_ports S_INPUT_AXI] -boundary_type upper [get_bd_intf_pins in_data_port_0/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_BIAS_AXI] -boundary_type upper [get_bd_intf_pins axi_bram_ctrl_bias/S_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_PARAM_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_param/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_MEMBANK_OUT_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_out/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_MEMBANK_0_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_0/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_MEMBANK_1_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_1/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_MEMBANK_2_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_2/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_MEMBANK_3_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_3/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_MEMBANK_4_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_4/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_MEMBANK_5_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_5/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_MEMBANK_6_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_6/S00_AXI]
  connect_bd_intf_net [get_bd_intf_ports S_MEMBANK_7_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_mb_7/S00_AXI]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_ports ACLK]\
[get_bd_pin axi_interconnect_param/ACLK]\
[get_bd_pin axi_interconnect_param/S00_ACLK]\
[get_bd_pin axi_interconnect_param/M00_ACLK]\
[get_bd_pin axi_interconnect_param/M01_ACLK]\
[get_bd_pin axi_bram_ctrl_bias/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_conv/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_pool/s_axi_aclk]\
[get_bd_pin in_data_port_0/ACLK]\
[get_bd_pins conv_core_syn_0/ap_clk]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aclk]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_out/ACLK]\
[get_bd_pin axi_interconnect_mb_out/S00_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M00_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M01_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M02_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M03_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M04_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M05_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M06_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M07_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M08_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M09_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M10_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M11_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M12_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M13_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M14_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M15_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M16_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M17_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M18_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M19_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M20_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M21_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M22_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M23_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M24_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M25_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M26_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M27_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M28_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M29_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M30_ACLK]\
[get_bd_pin axi_interconnect_mb_out/M31_ACLK]\
[get_bd_pin axi_interconnect_mb_0/ACLK]\
[get_bd_pin axi_interconnect_mb_0/S00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_0/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_1/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M01_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_2/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M02_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_3/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M03_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_4/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M04_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_5/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M05_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_6/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M06_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_7/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M07_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_8/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M08_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_9/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M09_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_10/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M10_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_11/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M11_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_12/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M12_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_13/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M13_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_14/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M14_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_15/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M15_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_16/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M16_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_17/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M17_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_18/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M18_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_19/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M19_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_20/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M20_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_21/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M21_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_22/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M22_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_23/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M23_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_24/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M24_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_25/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M25_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_26/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M26_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_27/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M27_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_28/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M28_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_29/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M29_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_30/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M30_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_0_31/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_0/M31_ACLK]\
[get_bd_pin axi_interconnect_mb_1/ACLK]\
[get_bd_pin axi_interconnect_mb_1/S00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_0/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_1/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M01_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_2/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M02_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_3/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M03_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_4/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M04_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_5/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M05_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_6/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M06_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_7/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M07_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_8/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M08_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_9/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M09_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_10/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M10_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_11/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M11_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_12/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M12_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_13/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M13_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_14/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M14_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_15/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M15_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_16/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M16_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_17/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M17_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_18/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M18_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_19/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M19_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_20/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M20_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_21/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M21_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_22/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M22_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_23/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M23_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_24/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M24_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_25/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M25_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_26/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M26_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_27/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M27_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_28/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M28_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_29/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M29_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_30/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M30_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_1_31/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_1/M31_ACLK]\
[get_bd_pin axi_interconnect_mb_2/ACLK]\
[get_bd_pin axi_interconnect_mb_2/S00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_0/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_1/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M01_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_2/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M02_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_3/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M03_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_4/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M04_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_5/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M05_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_6/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M06_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_7/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M07_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_8/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M08_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_9/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M09_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_10/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M10_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_11/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M11_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_12/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M12_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_13/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M13_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_14/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M14_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_15/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M15_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_16/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M16_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_17/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M17_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_18/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M18_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_19/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M19_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_20/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M20_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_21/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M21_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_22/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M22_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_23/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M23_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_24/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M24_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_25/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M25_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_26/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M26_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_27/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M27_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_28/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M28_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_29/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M29_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_30/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M30_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_2_31/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_2/M31_ACLK]\
[get_bd_pin axi_interconnect_mb_3/ACLK]\
[get_bd_pin axi_interconnect_mb_3/S00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_0/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_1/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M01_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_2/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M02_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_3/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M03_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_4/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M04_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_5/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M05_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_6/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M06_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_7/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M07_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_8/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M08_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_9/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M09_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_10/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M10_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_11/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M11_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_12/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M12_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_13/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M13_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_14/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M14_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_15/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M15_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_16/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M16_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_17/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M17_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_18/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M18_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_19/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M19_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_20/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M20_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_21/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M21_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_22/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M22_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_23/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M23_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_24/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M24_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_25/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M25_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_26/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M26_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_27/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M27_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_28/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M28_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_29/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M29_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_30/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M30_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_3_31/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_3/M31_ACLK]\
[get_bd_pin axi_interconnect_mb_4/ACLK]\
[get_bd_pin axi_interconnect_mb_4/S00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_0/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_1/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M01_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_2/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M02_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_3/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M03_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_4/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M04_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_5/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M05_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_6/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M06_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_7/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M07_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_8/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M08_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_9/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M09_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_10/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M10_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_11/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M11_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_12/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M12_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_13/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M13_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_14/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M14_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_15/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M15_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_16/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M16_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_17/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M17_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_18/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M18_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_19/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M19_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_20/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M20_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_21/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M21_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_22/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M22_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_23/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M23_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_24/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M24_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_25/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M25_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_26/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M26_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_27/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M27_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_28/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M28_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_29/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M29_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_30/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M30_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_4_31/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_4/M31_ACLK]\
[get_bd_pin axi_interconnect_mb_5/ACLK]\
[get_bd_pin axi_interconnect_mb_5/S00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_0/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_1/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M01_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_2/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M02_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_3/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M03_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_4/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M04_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_5/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M05_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_6/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M06_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_7/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M07_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_8/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M08_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_9/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M09_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_10/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M10_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_11/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M11_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_12/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M12_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_13/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M13_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_14/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M14_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_15/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M15_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_16/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M16_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_17/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M17_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_18/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M18_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_19/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M19_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_20/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M20_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_21/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M21_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_22/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M22_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_23/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M23_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_24/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M24_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_25/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M25_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_26/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M26_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_27/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M27_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_28/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M28_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_29/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M29_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_30/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M30_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_5_31/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_5/M31_ACLK]\
[get_bd_pin axi_interconnect_mb_6/ACLK]\
[get_bd_pin axi_interconnect_mb_6/S00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_0/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_1/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M01_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_2/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M02_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_3/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M03_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_4/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M04_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_5/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M05_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_6/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M06_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_7/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M07_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_8/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M08_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_9/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M09_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_10/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M10_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_11/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M11_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_12/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M12_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_13/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M13_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_14/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M14_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_15/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M15_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_16/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M16_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_17/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M17_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_18/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M18_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_19/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M19_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_20/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M20_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_21/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M21_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_22/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M22_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_23/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M23_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_24/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M24_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_25/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M25_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_26/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M26_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_27/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M27_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_28/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M28_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_29/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M29_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_30/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M30_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_6_31/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_6/M31_ACLK]\
[get_bd_pin axi_interconnect_mb_7/ACLK]\
[get_bd_pin axi_interconnect_mb_7/S00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_0/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M00_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_1/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M01_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_2/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M02_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_3/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M03_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_4/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M04_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_5/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M05_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_6/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M06_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_7/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M07_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_8/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M08_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_9/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M09_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_10/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M10_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_11/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M11_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_12/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M12_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_13/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M13_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_14/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M14_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_15/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M15_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_16/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M16_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_17/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M17_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_18/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M18_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_19/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M19_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_20/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M20_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_21/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M21_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_22/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M22_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_23/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M23_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_24/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M24_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_25/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M25_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_26/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M26_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_27/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M27_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_28/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M28_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_29/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M29_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_30/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M30_ACLK]\
[get_bd_pin axi_bram_ctrl_mb_7_31/s_axi_aclk]\
[get_bd_pin axi_interconnect_mb_7/M31_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_ports ARESETN]\
[get_bd_pin axi_interconnect_param/ARESETN]\
[get_bd_pin axi_interconnect_param/S00_ARESETN]\
[get_bd_pin axi_interconnect_param/M00_ARESETN]\
[get_bd_pin axi_interconnect_param/M01_ARESETN]\
[get_bd_pin axi_bram_ctrl_bias/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_conv/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_pool/s_axi_aresetn]\
[get_bd_pin in_data_port_0/ARESETN]\
[get_bd_pins conv_core_syn_0/ap_rst_n]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_0/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_1/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_2/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_3/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_4/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_5/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_6/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_7/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_8/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_9/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_10/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_11/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_12/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_13/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_14/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_15/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_16/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_17/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_18/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_19/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_20/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_21/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_22/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_23/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_24/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_25/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_26/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_27/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_28/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_29/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_30/s_axi_aresetn]\
[get_bd_pin axi_bram_ctrl_mb_out_31/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_out/ARESETN]\
[get_bd_pin axi_interconnect_mb_out/S00_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M00_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M01_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M02_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M03_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M04_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M05_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M06_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M07_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M08_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M09_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M10_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M11_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M12_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M13_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M14_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M15_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M16_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M17_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M18_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M19_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M20_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M21_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M22_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M23_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M24_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M25_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M26_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M27_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M28_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M29_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M30_ARESETN]\
[get_bd_pin axi_interconnect_mb_out/M31_ARESETN]\
[get_bd_pin axi_interconnect_mb_0/ARESETN]\
[get_bd_pin axi_interconnect_mb_0/S00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_0/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_1/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M01_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_2/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M02_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_3/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M03_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_4/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M04_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_5/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M05_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_6/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M06_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_7/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M07_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_8/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M08_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_9/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M09_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_10/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M10_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_11/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M11_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_12/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M12_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_13/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M13_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_14/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M14_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_15/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M15_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_16/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M16_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_17/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M17_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_18/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M18_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_19/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M19_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_20/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M20_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_21/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M21_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_22/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M22_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_23/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M23_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_24/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M24_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_25/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M25_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_26/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M26_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_27/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M27_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_28/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M28_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_29/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M29_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_30/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M30_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_0_31/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_0/M31_ARESETN]\
[get_bd_pin axi_interconnect_mb_1/ARESETN]\
[get_bd_pin axi_interconnect_mb_1/S00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_0/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_1/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M01_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_2/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M02_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_3/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M03_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_4/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M04_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_5/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M05_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_6/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M06_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_7/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M07_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_8/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M08_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_9/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M09_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_10/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M10_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_11/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M11_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_12/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M12_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_13/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M13_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_14/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M14_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_15/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M15_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_16/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M16_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_17/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M17_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_18/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M18_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_19/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M19_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_20/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M20_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_21/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M21_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_22/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M22_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_23/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M23_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_24/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M24_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_25/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M25_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_26/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M26_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_27/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M27_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_28/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M28_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_29/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M29_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_30/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M30_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_1_31/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_1/M31_ARESETN]\
[get_bd_pin axi_interconnect_mb_2/ARESETN]\
[get_bd_pin axi_interconnect_mb_2/S00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_0/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_1/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M01_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_2/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M02_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_3/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M03_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_4/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M04_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_5/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M05_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_6/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M06_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_7/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M07_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_8/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M08_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_9/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M09_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_10/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M10_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_11/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M11_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_12/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M12_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_13/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M13_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_14/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M14_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_15/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M15_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_16/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M16_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_17/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M17_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_18/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M18_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_19/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M19_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_20/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M20_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_21/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M21_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_22/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M22_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_23/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M23_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_24/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M24_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_25/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M25_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_26/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M26_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_27/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M27_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_28/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M28_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_29/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M29_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_30/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M30_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_2_31/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_2/M31_ARESETN]\
[get_bd_pin axi_interconnect_mb_3/ARESETN]\
[get_bd_pin axi_interconnect_mb_3/S00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_0/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_1/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M01_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_2/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M02_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_3/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M03_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_4/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M04_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_5/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M05_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_6/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M06_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_7/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M07_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_8/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M08_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_9/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M09_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_10/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M10_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_11/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M11_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_12/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M12_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_13/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M13_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_14/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M14_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_15/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M15_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_16/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M16_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_17/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M17_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_18/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M18_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_19/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M19_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_20/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M20_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_21/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M21_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_22/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M22_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_23/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M23_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_24/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M24_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_25/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M25_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_26/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M26_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_27/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M27_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_28/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M28_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_29/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M29_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_30/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M30_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_3_31/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_3/M31_ARESETN]\
[get_bd_pin axi_interconnect_mb_4/ARESETN]\
[get_bd_pin axi_interconnect_mb_4/S00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_0/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_1/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M01_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_2/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M02_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_3/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M03_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_4/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M04_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_5/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M05_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_6/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M06_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_7/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M07_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_8/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M08_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_9/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M09_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_10/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M10_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_11/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M11_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_12/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M12_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_13/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M13_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_14/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M14_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_15/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M15_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_16/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M16_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_17/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M17_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_18/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M18_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_19/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M19_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_20/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M20_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_21/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M21_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_22/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M22_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_23/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M23_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_24/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M24_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_25/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M25_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_26/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M26_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_27/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M27_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_28/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M28_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_29/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M29_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_30/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M30_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_4_31/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_4/M31_ARESETN]\
[get_bd_pin axi_interconnect_mb_5/ARESETN]\
[get_bd_pin axi_interconnect_mb_5/S00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_0/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_1/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M01_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_2/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M02_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_3/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M03_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_4/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M04_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_5/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M05_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_6/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M06_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_7/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M07_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_8/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M08_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_9/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M09_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_10/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M10_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_11/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M11_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_12/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M12_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_13/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M13_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_14/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M14_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_15/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M15_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_16/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M16_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_17/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M17_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_18/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M18_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_19/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M19_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_20/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M20_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_21/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M21_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_22/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M22_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_23/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M23_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_24/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M24_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_25/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M25_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_26/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M26_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_27/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M27_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_28/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M28_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_29/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M29_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_30/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M30_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_5_31/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_5/M31_ARESETN]\
[get_bd_pin axi_interconnect_mb_6/ARESETN]\
[get_bd_pin axi_interconnect_mb_6/S00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_0/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_1/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M01_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_2/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M02_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_3/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M03_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_4/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M04_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_5/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M05_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_6/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M06_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_7/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M07_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_8/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M08_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_9/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M09_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_10/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M10_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_11/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M11_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_12/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M12_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_13/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M13_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_14/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M14_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_15/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M15_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_16/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M16_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_17/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M17_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_18/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M18_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_19/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M19_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_20/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M20_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_21/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M21_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_22/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M22_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_23/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M23_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_24/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M24_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_25/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M25_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_26/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M26_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_27/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M27_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_28/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M28_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_29/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M29_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_30/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M30_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_6_31/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_6/M31_ARESETN]\
[get_bd_pin axi_interconnect_mb_7/ARESETN]\
[get_bd_pin axi_interconnect_mb_7/S00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_0/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M00_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_1/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M01_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_2/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M02_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_3/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M03_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_4/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M04_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_5/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M05_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_6/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M06_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_7/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M07_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_8/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M08_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_9/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M09_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_10/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M10_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_11/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M11_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_12/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M12_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_13/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M13_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_14/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M14_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_15/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M15_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_16/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M16_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_17/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M17_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_18/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M18_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_19/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M19_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_20/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M20_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_21/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M21_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_22/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M22_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_23/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M23_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_24/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M24_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_25/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M25_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_26/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M26_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_27/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M27_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_28/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M28_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_29/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M29_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_30/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M30_ARESETN]\
[get_bd_pin axi_bram_ctrl_mb_7_31/s_axi_aresetn]\
[get_bd_pin axi_interconnect_mb_7/M31_ARESETN]

  # Create address segments
  assign_bd_address [get_bd_addr_segs {conv_core_syn_0/s_axi_CRTL_BUS/Reg }]
  create_bd_addr_seg -range 0x00001000 -offset 0x00000000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_0/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_0_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00001000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_1/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_1_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00002000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_2/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_2_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00003000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_3/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_3_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00004000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_4/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_4_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00005000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_5/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_5_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00006000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_6/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_6_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00007000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_7/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_7_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00008000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_8/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_8_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00009000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_9/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_9_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0000a000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_10/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_10_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0000b000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_11/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_11_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0000c000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_12/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_12_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0000d000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_13/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_13_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0000e000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_14/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_14_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0000f000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_15/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_15_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00010000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_16/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_16_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00011000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_17/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_17_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00012000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_18/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_18_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00013000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_19/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_19_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00014000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_20/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_20_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00015000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_21/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_21_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00016000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_22/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_22_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00017000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_23/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_23_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00018000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_24/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_24_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00019000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_25/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_25_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0001a000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_26/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_26_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0001b000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_27/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_27_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0001c000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_28/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_28_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0001d000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_29/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_29_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0001e000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_30/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_30_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0001f000 [get_bd_addr_spaces S_MEMBANK_OUT_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_out_31/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_out_31_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00020000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_0/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_0_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00021000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_1/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_1_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00022000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_2/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_2_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00023000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_3/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_3_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00024000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_4/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_4_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00025000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_5/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_5_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00026000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_6/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_6_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00027000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_7/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_7_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00028000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_8/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_8_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00029000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_9/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_9_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0002a000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_10/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_10_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0002b000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_11/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_11_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0002c000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_12/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_12_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0002d000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_13/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_13_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0002e000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_14/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_14_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0002f000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_15/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_15_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00030000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_16/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_16_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00031000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_17/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_17_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00032000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_18/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_18_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00033000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_19/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_19_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00034000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_20/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_20_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00035000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_21/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_21_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00036000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_22/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_22_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00037000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_23/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_23_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00038000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_24/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_24_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00039000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_25/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_25_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0003a000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_26/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_26_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0003b000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_27/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_27_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0003c000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_28/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_28_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0003d000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_29/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_29_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0003e000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_30/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_30_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0003f000 [get_bd_addr_spaces S_MEMBANK_0_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_0_31/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_0_31_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00040000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_0/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_0_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00041000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_1/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_1_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00042000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_2/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_2_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00043000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_3/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_3_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00044000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_4/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_4_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00045000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_5/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_5_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00046000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_6/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_6_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00047000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_7/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_7_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00048000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_8/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_8_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00049000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_9/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_9_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0004a000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_10/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_10_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0004b000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_11/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_11_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0004c000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_12/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_12_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0004d000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_13/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_13_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0004e000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_14/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_14_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0004f000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_15/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_15_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00050000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_16/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_16_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00051000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_17/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_17_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00052000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_18/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_18_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00053000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_19/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_19_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00054000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_20/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_20_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00055000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_21/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_21_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00056000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_22/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_22_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00057000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_23/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_23_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00058000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_24/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_24_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00059000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_25/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_25_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0005a000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_26/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_26_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0005b000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_27/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_27_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0005c000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_28/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_28_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0005d000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_29/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_29_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0005e000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_30/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_30_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0005f000 [get_bd_addr_spaces S_MEMBANK_1_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_1_31/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_1_31_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00060000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_0/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_0_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00061000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_1/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_1_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00062000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_2/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_2_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00063000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_3/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_3_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00064000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_4/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_4_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00065000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_5/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_5_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00066000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_6/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_6_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00067000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_7/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_7_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00068000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_8/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_8_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00069000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_9/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_9_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0006a000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_10/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_10_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0006b000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_11/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_11_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0006c000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_12/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_12_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0006d000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_13/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_13_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0006e000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_14/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_14_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0006f000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_15/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_15_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00070000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_16/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_16_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00071000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_17/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_17_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00072000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_18/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_18_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00073000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_19/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_19_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00074000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_20/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_20_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00075000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_21/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_21_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00076000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_22/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_22_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00077000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_23/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_23_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00078000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_24/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_24_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00079000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_25/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_25_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0007a000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_26/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_26_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0007b000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_27/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_27_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0007c000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_28/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_28_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0007d000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_29/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_29_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0007e000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_30/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_30_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0007f000 [get_bd_addr_spaces S_MEMBANK_2_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_2_31/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_2_31_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00080000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_0/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_0_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00081000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_1/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_1_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00082000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_2/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_2_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00083000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_3/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_3_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00084000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_4/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_4_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00085000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_5/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_5_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00086000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_6/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_6_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00087000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_7/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_7_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00088000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_8/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_8_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00089000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_9/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_9_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0008a000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_10/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_10_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0008b000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_11/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_11_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0008c000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_12/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_12_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0008d000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_13/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_13_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0008e000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_14/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_14_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0008f000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_15/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_15_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00090000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_16/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_16_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00091000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_17/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_17_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00092000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_18/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_18_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00093000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_19/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_19_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00094000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_20/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_20_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00095000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_21/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_21_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00096000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_22/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_22_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00097000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_23/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_23_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00098000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_24/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_24_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00099000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_25/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_25_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0009a000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_26/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_26_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0009b000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_27/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_27_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0009c000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_28/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_28_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0009d000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_29/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_29_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0009e000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_30/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_30_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0009f000 [get_bd_addr_spaces S_MEMBANK_3_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_3_31/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_3_31_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a0000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_0/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_0_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a1000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_1/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_1_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a2000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_2/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_2_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a3000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_3/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_3_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a4000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_4/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_4_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a5000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_5/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_5_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a6000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_6/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_6_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a7000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_7/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_7_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a8000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_8/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_8_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000a9000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_9/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_9_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000aa000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_10/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_10_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ab000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_11/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_11_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ac000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_12/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_12_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ad000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_13/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_13_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ae000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_14/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_14_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000af000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_15/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_15_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b0000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_16/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_16_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b1000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_17/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_17_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b2000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_18/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_18_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b3000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_19/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_19_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b4000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_20/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_20_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b5000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_21/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_21_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b6000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_22/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_22_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b7000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_23/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_23_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b8000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_24/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_24_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000b9000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_25/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_25_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ba000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_26/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_26_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000bb000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_27/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_27_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000bc000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_28/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_28_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000bd000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_29/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_29_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000be000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_30/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_30_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000bf000 [get_bd_addr_spaces S_MEMBANK_4_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_4_31/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_4_31_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c0000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_0/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_0_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c1000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_1/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_1_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c2000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_2/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_2_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c3000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_3/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_3_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c4000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_4/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_4_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c5000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_5/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_5_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c6000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_6/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_6_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c7000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_7/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_7_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c8000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_8/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_8_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000c9000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_9/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_9_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ca000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_10/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_10_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000cb000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_11/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_11_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000cc000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_12/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_12_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000cd000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_13/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_13_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ce000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_14/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_14_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000cf000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_15/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_15_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d0000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_16/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_16_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d1000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_17/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_17_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d2000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_18/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_18_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d3000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_19/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_19_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d4000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_20/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_20_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d5000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_21/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_21_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d6000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_22/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_22_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d7000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_23/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_23_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d8000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_24/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_24_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000d9000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_25/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_25_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000da000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_26/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_26_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000db000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_27/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_27_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000dc000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_28/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_28_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000dd000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_29/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_29_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000de000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_30/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_30_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000df000 [get_bd_addr_spaces S_MEMBANK_5_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_5_31/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_5_31_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e0000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_0/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_0_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e1000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_1/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_1_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e2000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_2/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_2_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e3000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_3/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_3_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e4000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_4/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_4_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e5000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_5/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_5_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e6000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_6/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_6_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e7000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_7/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_7_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e8000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_8/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_8_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000e9000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_9/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_9_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ea000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_10/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_10_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000eb000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_11/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_11_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ec000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_12/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_12_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ed000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_13/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_13_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ee000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_14/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_14_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ef000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_15/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_15_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f0000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_16/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_16_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f1000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_17/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_17_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f2000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_18/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_18_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f3000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_19/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_19_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f4000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_20/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_20_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f5000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_21/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_21_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f6000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_22/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_22_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f7000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_23/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_23_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f8000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_24/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_24_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000f9000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_25/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_25_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000fa000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_26/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_26_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000fb000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_27/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_27_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000fc000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_28/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_28_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000fd000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_29/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_29_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000fe000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_30/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_30_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x000ff000 [get_bd_addr_spaces S_MEMBANK_6_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_6_31/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_6_31_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00100000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_0/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_0_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00101000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_1/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_1_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00102000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_2/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_2_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00103000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_3/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_3_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00104000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_4/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_4_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00105000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_5/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_5_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00106000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_6/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_6_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00107000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_7/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_7_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00108000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_8/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_8_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00109000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_9/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_9_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0010a000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_10/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_10_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0010b000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_11/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_11_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0010c000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_12/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_12_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0010d000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_13/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_13_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0010e000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_14/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_14_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0010f000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_15/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_15_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00110000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_16/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_16_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00111000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_17/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_17_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00112000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_18/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_18_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00113000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_19/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_19_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00114000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_20/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_20_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00115000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_21/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_21_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00116000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_22/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_22_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00117000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_23/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_23_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00118000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_24/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_24_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x00119000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_25/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_25_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0011a000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_26/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_26_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0011b000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_27/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_27_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0011c000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_28/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_28_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0011d000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_29/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_29_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0011e000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_30/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_30_S_AXI
  create_bd_addr_seg -range 0x00001000 -offset 0x0011f000 [get_bd_addr_spaces S_MEMBANK_7_AXI] [get_bd_addr_segs axi_bram_ctrl_mb_7_31/S_AXI/Mem0] SEG_axi_bram_ctrl_mb_7_31_S_AXI
  assign_bd_address [get_bd_addr_segs in_data_port_0/S00_AXI/Mem0]
  assign_bd_address [get_bd_addr_segs in_data_port_0/S00_AXI/Mem1]
  assign_bd_address [get_bd_addr_segs in_data_port_0/S00_AXI/Mem2]
  assign_bd_address [get_bd_addr_segs in_data_port_0/S00_AXI/Mem3]
  assign_bd_address [get_bd_addr_segs in_data_port_0/S00_AXI/Mem4]
  assign_bd_address [get_bd_addr_segs in_data_port_0/S00_AXI/Mem5]
  assign_bd_address [get_bd_addr_segs in_data_port_0/S00_AXI/Mem6]
  assign_bd_address [get_bd_addr_segs in_data_port_0/S00_AXI/Mem7]
  assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_conv/S_AXI/Mem0 }]
  assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_pool/S_AXI/Mem0 }]
  assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_bias/S_AXI/Mem0 }]

  # Restore current instance
  current_bd_instance $oldCurInst
  regenerate_bd_layout
  save_bd_design

  # Export IP
  

}
# End of create_root_design()


##################################################################
# MAIN FLOW
##################################################################

create_root_design ""


common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

