
---------- Begin Simulation Statistics ----------
host_inst_rate                                 250781                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403468                       # Number of bytes of host memory used
host_seconds                                    79.75                       # Real time elapsed on the host
host_tick_rate                              299044458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.023849                       # Number of seconds simulated
sim_ticks                                 23849085000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2854731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 40683.873174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29022.182195                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2331305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    21294997000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.183354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               523426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            209749                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9103533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 57194.221618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 49501.821061                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1150643                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   29716344532                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.311080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              519569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           310632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  10342761987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 35379.727125                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.662574                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           71421                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2526855491                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4524943                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 48908.519726                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 37209.813374                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3481948                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     51011341532                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.230499                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1042995                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             520381                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19446294987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997743                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.688724                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4524943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 48908.519726                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 37209.813374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3481948                       # number of overall hits
system.cpu.dcache.overall_miss_latency    51011341532                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.230499                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1042995                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            520381                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19446294987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521589                       # number of replacements
system.cpu.dcache.sampled_refs                 522613                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.688724                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3481948                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500274020000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208530                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11678788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        60875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 58314.814815                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11678732                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3149000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               212340.581818                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11678788                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        60875                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 58314.814815                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11678732                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3409000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105756                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.146999                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11678788                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        60875                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 58314.814815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11678732                       # number of overall hits
system.cpu.icache.overall_miss_latency        3409000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3149000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.146999                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11678732                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 56925.990191                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     13417455888                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                235700                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     92436.351105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 85045.105188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       111724                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           8986015000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.465274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      97213                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   16025                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      6904642000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.388576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 81188                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       96555.219353                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  95134.918866                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         249452                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6206569500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.204888                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        64280                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     14914                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        4696145000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.157341                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   49363                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208530                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.980606                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        94075.808239                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   88860.192568                       # average overall mshr miss latency
system.l2.demand_hits                          361176                       # number of demand (read+write) hits
system.l2.demand_miss_latency             15192584500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.308978                       # miss rate for demand accesses
system.l2.demand_misses                        161493                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      30939                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        11600787000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.249778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   130551                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.309046                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.347108                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5063.402975                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5687.021599                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       94075.808239                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  68309.009089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         361176                       # number of overall hits
system.l2.overall_miss_latency            15192584500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.308978                       # miss rate for overall accesses
system.l2.overall_misses                       161493                       # number of overall misses
system.l2.overall_mshr_hits                     30939                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       25018242888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.700732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  366251                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.457357                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        107799                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         9969                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       277019                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           243008                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        24040                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         354860                       # number of replacements
system.l2.sampled_refs                         365844                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10750.424573                       # Cycle average of tags in use
system.l2.total_refs                           358749                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202708                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 33641620                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54513                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56064                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          554                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        55875                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56194                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       996661                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12052019                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.829763                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.316207                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10459616     86.79%     86.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       127253      1.06%     87.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       118682      0.98%     88.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        86088      0.71%     89.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        77822      0.65%     90.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        73504      0.61%     90.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        61412      0.51%     91.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        50981      0.42%     91.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       996661      8.27%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12052019                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000316                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766883                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          553                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000316                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2501078                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.405655                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.405655                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6203059                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          310                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16744769                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3561228                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2226147                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       508567                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        61584                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3295238                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3290369                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4869                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2430289                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2428244                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2045                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        864949                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            862125                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2824                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56194                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1677325                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3970811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         7913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16787847                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        428557                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.003998                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1677325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54513                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.194308                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12560586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.336550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.909760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10267102     81.74%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          39975      0.32%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          23894      0.19%     82.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          80642      0.64%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          78001      0.62%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          44309      0.35%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          95737      0.76%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          97221      0.77%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1833705     14.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12560586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1495963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54579                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 326                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.861681                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3899568                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1082227                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6265752                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11117747                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.832453                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5215944                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.790930                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11122702                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          555                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1483806                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2859672                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       689232                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1086054                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12515458                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2817341                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       305280                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12112264                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        32547                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1838                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       508567                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        71040                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1033667                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1136354                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        42453                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.711412                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.711412                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3142346     25.31%     25.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          341      0.00%     25.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2718346     21.89%     47.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2390111     19.25%     66.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       252115      2.03%     68.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2831260     22.80%     91.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1083032      8.72%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12417551                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1082882                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.087206                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            8      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1922      0.18%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       767782     70.90%     71.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       299014     27.61%     98.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        12679      1.17%     99.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1477      0.14%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12560586                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.988612                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.514943                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7273768     57.91%     57.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1962703     15.63%     73.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1458150     11.61%     85.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       848321      6.75%     91.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       497886      3.96%     95.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       237289      1.89%     97.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       179547      1.43%     99.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        85062      0.68%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        17860      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12560586                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.883400                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12515132                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12417551                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2514959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        32739                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1167617                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1677327                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1677325                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2859672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1086054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14056549                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4251317                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590496                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       221382                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4047541                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1898196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        12032                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22908112                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14632768                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12920605                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1739336                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       508567                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2013824                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4329982                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6455553                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 26181                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
