// Seed: 1424352126
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output wor id_2
);
  integer id_4;
  always @(posedge 1'b0 or posedge 1) begin : LABEL_0
    $signed(77);
    ;
  end
  parameter id_5 = ($realtime);
  wire [1 : -1  ==  (  1  != "" )] id_6;
  reg id_7;
  logic id_8;
  ;
  wire id_9;
  ;
  assign id_9 = id_8;
  always disable id_10;
  always @(posedge 1'b0) id_7 <= 1;
  parameter id_11 = -1;
  logic id_12;
  ;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd20,
    parameter id_3 = 32'd24
) (
    input supply0 _id_0,
    input supply1 id_1,
    output uwire id_2,
    input wand _id_3,
    output wor id_4
);
  wire [id_3  &  -1 : id_0] id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2
  );
  initial assume (id_1);
endmodule
