<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">// Cache Block Operations - Zero
</span>
<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">currentlyEnabled</span>(<span class="sail-id">Ext_Zicboz</span>) = <a href="./riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_Zicboz</span>)

<span class="sail-keyword">function</span> <span class="sail-id">cbo_zero_enabled</span>(<span class="sail-id">p</span> : <span class="sail-id">Privilege</span>) -&gt; <span class="sail-id">bool</span> = <a href="./riscv_sys_control.html#L34"><span class="sail-id">feature_enabled_for_priv</span></a>(<span class="sail-id">p</span>, <a href="./riscv_sys_regs.html#L410"><span class="sail-id">menvcfg</span></a>[<span class="sail-id">CBZE</span>][<span class="sail-literal">0</span>], <a href="./riscv_sys_regs.html#L411"><span class="sail-id">senvcfg</span></a>[<span class="sail-id">CBZE</span>][<span class="sail-literal">0</span>])

<span class="sail-comment">/* ****************************************************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">ZICBOZ</span> : (<span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">ZICBOZ</span>(<span class="sail-id">rs1</span>)
  &lt;-&gt; <span class="sail-literal">0b000000000100</span> @ <span class="sail-id">encdec_reg</span>(<span class="sail-id">rs1</span>) @ <span class="sail-literal">0b010</span> @ <span class="sail-literal">0b00000</span> @ <span class="sail-literal">0b0001111</span>
  <span class="sail-keyword">when</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zicboz</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">ZICBOZ</span>(<span class="sail-id">rs1</span>)
  &lt;-&gt; <span class="sail-string">"cbo.zero"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-string">"("</span> <span class="sail-operator">^</span> <span class="sail-id">opt_spc</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">opt_spc</span>() <span class="sail-operator">^</span> <span class="sail-string">")"</span>

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">ZICBOZ</span>(<span class="sail-id">rs1</span>)) = {
  <span class="sail-keyword">if</span> <a href="./riscv_insts_zicboz.html#L13"><span class="sail-id">cbo_zero_enabled</span></a>(<a href="./riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>) <span class="sail-keyword">then</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> = <span class="sail-id">X</span>(<span class="sail-id">rs1</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">cache_block_size</span> = 2 ^ <span class="sail-id">plat_cache_block_size_exp</span>;

    <span class="sail-comment">// Offset from rs1 to the beginning of the cache block. This is 0 if rs1
</span>    <span class="sail-comment">// is aligned to the cache block, or negative if rs1 is misaligned.
</span>    <span class="sail-keyword">let</span> <span class="sail-id">negative_offset</span> = (<span class="sail-id">rs1_val</span> <span class="sail-operator">&amp;</span> <span class="sail-id">~</span>(<a href="./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<a href="./prelude.html#L92"><span class="sail-id">ones</span></a>(<span class="sail-id">plat_cache_block_size_exp</span>)))) <span class="sail-operator">-</span> <span class="sail-id">rs1_val</span>;

    <span class="sail-keyword">match</span> <a href="./riscv_addr_checks.html#L57"><span class="sail-id">ext_data_get_addr</span></a>(<span class="sail-id">rs1</span>, <span class="sail-id">negative_offset</span>, <span class="sail-id">Write</span>(<span class="sail-id">Data</span>), <span class="sail-id">cache_block_size</span>) {
      <span class="sail-id">Ext_DataAddr_Error</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-id">Ext_DataAddr_Check_Failure</span>(<span class="sail-id">e</span>),
      <span class="sail-id">Ext_DataAddr_OK</span>(<span class="sail-id">vaddr</span>) =&gt; {
        <span class="sail-comment">// "An implementation may update the bytes in any order and with any granularity
</span>        <span class="sail-comment">//  and atomicity, including individual bytes."
</span>        <span class="sail-comment">//
</span>        <span class="sail-comment">// This implementation does a single atomic write.
</span>        <span class="sail-keyword">match</span> <a href="./riscv_vmem.html#L356"><span class="sail-id">translateAddr</span></a>(<span class="sail-id">vaddr</span>, <span class="sail-id">Write</span>(<span class="sail-id">Data</span>)) {
          <span class="sail-comment">// vaddr is the aligned address, but errors report the address that
</span>          <span class="sail-comment">// was encoded in the instruction. We subtract the negative offset
</span>          <span class="sail-comment">// (add the positive offset) to get it. Normally this will be
</span>          <span class="sail-comment">// equal to rs1, but pointer masking can change that.
</span>          <span class="sail-id">Err</span>(<span class="sail-id">e</span>, _) =&gt; <span class="sail-id">Memory_Exception</span>(<span class="sail-id">vaddr</span> <span class="sail-operator">-</span> <span class="sail-id">negative_offset</span>, <span class="sail-id">e</span>),
          <span class="sail-id">Ok</span>(<span class="sail-id">paddr</span>, _) =&gt; {
            <span class="sail-keyword">match</span> <a href="./riscv_mem.html#L169"><span class="sail-id">mem_write_ea</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">cache_block_size</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>) {
              <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-id">Memory_Exception</span>(<span class="sail-id">vaddr</span> <span class="sail-operator">-</span> <span class="sail-id">negative_offset</span>, <span class="sail-id">e</span>),
              <span class="sail-id">Ok</span>(_)  =&gt; {
                <span class="sail-keyword">match</span> <a href="./riscv_mem.html#L241"><span class="sail-id">mem_write_value</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">cache_block_size</span>, <a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>(), <span class="sail-literal">false</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>) {
                  <span class="sail-id">Ok</span>(<span class="sail-literal">true</span>)  =&gt; <span class="sail-id">RETIRE_SUCCESS</span>,
                  <span class="sail-id">Ok</span>(<span class="sail-literal">false</span>) =&gt; <a href="./riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"store got false from mem_write_value"</span>),
                  <span class="sail-id">Err</span>(<span class="sail-id">e</span>)    =&gt; <span class="sail-id">Memory_Exception</span>(<span class="sail-id">vaddr</span> <span class="sail-operator">-</span> <span class="sail-id">negative_offset</span>, <span class="sail-id">e</span>)
                }
              }
            }
          }
        }
      },
    }
  } <span class="sail-keyword">else</span> {
    <span class="sail-id">Illegal_Instruction</span>()
  }
}
</pre>
</div>
</div>
</body>
</html>