<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4731" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4731{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4731{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4731{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4731{left:70px;bottom:618px;letter-spacing:0.17px;}
#t5_4731{left:151px;bottom:618px;letter-spacing:0.2px;word-spacing:-1.05px;}
#t6_4731{left:150px;bottom:592px;letter-spacing:0.2px;}
#t7_4731{left:70px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t8_4731{left:237px;bottom:573px;}
#t9_4731{left:253px;bottom:567px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ta_4731{left:508px;bottom:573px;}
#tb_4731{left:523px;bottom:567px;letter-spacing:-0.31px;}
#tc_4731{left:558px;bottom:573px;}
#td_4731{left:573px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_4731{left:70px;bottom:550px;letter-spacing:-0.18px;word-spacing:-0.87px;}
#tf_4731{left:70px;bottom:533px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tg_4731{left:82px;bottom:998px;letter-spacing:-0.16px;}
#th_4731{left:139px;bottom:998px;letter-spacing:-0.16px;}
#ti_4731{left:190px;bottom:998px;letter-spacing:-0.15px;}
#tj_4731{left:452px;bottom:998px;letter-spacing:-0.14px;}
#tk_4731{left:534px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tl_4731{left:82px;bottom:973px;letter-spacing:-0.16px;}
#tm_4731{left:139px;bottom:973px;letter-spacing:-0.16px;}
#tn_4731{left:190px;bottom:973px;letter-spacing:-0.15px;}
#to_4731{left:452px;bottom:973px;letter-spacing:-0.13px;}
#tp_4731{left:534px;bottom:973px;letter-spacing:-0.12px;}
#tq_4731{left:82px;bottom:949px;letter-spacing:-0.16px;}
#tr_4731{left:139px;bottom:949px;letter-spacing:-0.16px;}
#ts_4731{left:190px;bottom:949px;letter-spacing:-0.15px;}
#tt_4731{left:452px;bottom:949px;letter-spacing:-0.14px;}
#tu_4731{left:534px;bottom:949px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tv_4731{left:534px;bottom:932px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_4731{left:82px;bottom:907px;letter-spacing:-0.16px;}
#tx_4731{left:139px;bottom:907px;letter-spacing:-0.16px;}
#ty_4731{left:190px;bottom:907px;letter-spacing:-0.15px;}
#tz_4731{left:452px;bottom:907px;letter-spacing:-0.14px;}
#t10_4731{left:534px;bottom:907px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t11_4731{left:534px;bottom:891px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_4731{left:82px;bottom:866px;letter-spacing:-0.16px;}
#t13_4731{left:139px;bottom:866px;letter-spacing:-0.16px;}
#t14_4731{left:190px;bottom:866px;letter-spacing:-0.15px;}
#t15_4731{left:452px;bottom:866px;letter-spacing:-0.14px;}
#t16_4731{left:534px;bottom:866px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t17_4731{left:534px;bottom:849px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_4731{left:82px;bottom:825px;letter-spacing:-0.16px;}
#t19_4731{left:139px;bottom:825px;letter-spacing:-0.16px;}
#t1a_4731{left:190px;bottom:825px;letter-spacing:-0.15px;}
#t1b_4731{left:452px;bottom:825px;letter-spacing:-0.14px;}
#t1c_4731{left:534px;bottom:825px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1d_4731{left:534px;bottom:808px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_4731{left:82px;bottom:784px;letter-spacing:-0.16px;}
#t1f_4731{left:139px;bottom:784px;letter-spacing:-0.16px;}
#t1g_4731{left:190px;bottom:784px;letter-spacing:-0.14px;}
#t1h_4731{left:452px;bottom:784px;letter-spacing:-0.14px;}
#t1i_4731{left:534px;bottom:784px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_4731{left:82px;bottom:759px;letter-spacing:-0.16px;}
#t1k_4731{left:139px;bottom:759px;letter-spacing:-0.15px;}
#t1l_4731{left:190px;bottom:759px;letter-spacing:-0.15px;}
#t1m_4731{left:452px;bottom:759px;letter-spacing:-0.14px;}
#t1n_4731{left:534px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_4731{left:82px;bottom:735px;letter-spacing:-0.16px;}
#t1p_4731{left:139px;bottom:735px;letter-spacing:-0.15px;}
#t1q_4731{left:190px;bottom:735px;letter-spacing:-0.15px;}
#t1r_4731{left:452px;bottom:735px;letter-spacing:-0.14px;}
#t1s_4731{left:534px;bottom:735px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_4731{left:82px;bottom:710px;letter-spacing:-0.16px;}
#t1u_4731{left:139px;bottom:710px;letter-spacing:-0.15px;}
#t1v_4731{left:190px;bottom:710px;letter-spacing:-0.15px;}
#t1w_4731{left:452px;bottom:710px;letter-spacing:-0.14px;}
#t1x_4731{left:534px;bottom:710px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_4731{left:82px;bottom:686px;letter-spacing:-0.16px;}
#t1z_4731{left:139px;bottom:686px;letter-spacing:-0.15px;}
#t20_4731{left:190px;bottom:686px;letter-spacing:-0.15px;}
#t21_4731{left:452px;bottom:686px;letter-spacing:-0.14px;}
#t22_4731{left:534px;bottom:686px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_4731{left:109px;bottom:489px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t24_4731{left:195px;bottom:489px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t25_4731{left:399px;bottom:470px;letter-spacing:0.13px;}
#t26_4731{left:101px;bottom:448px;letter-spacing:-0.12px;}
#t27_4731{left:102px;bottom:431px;letter-spacing:-0.14px;}
#t28_4731{left:229px;bottom:431px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t29_4731{left:464px;bottom:431px;letter-spacing:-0.15px;}
#t2a_4731{left:645px;bottom:431px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2b_4731{left:88px;bottom:406px;letter-spacing:-0.17px;}
#t2c_4731{left:144px;bottom:406px;letter-spacing:-0.16px;}
#t2d_4731{left:87px;bottom:382px;letter-spacing:-0.17px;}
#t2e_4731{left:143px;bottom:382px;letter-spacing:-0.15px;}
#t2f_4731{left:190px;bottom:382px;letter-spacing:-0.16px;}
#t2g_4731{left:441px;bottom:382px;letter-spacing:-0.12px;}
#t2h_4731{left:535px;bottom:382px;letter-spacing:-0.12px;}
#t2i_4731{left:535px;bottom:360px;letter-spacing:-0.13px;}
#t2j_4731{left:535px;bottom:344px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#t2k_4731{left:190px;bottom:319px;letter-spacing:-0.11px;}
#t2l_4731{left:535px;bottom:319px;letter-spacing:-0.14px;}
#t2m_4731{left:190px;bottom:295px;letter-spacing:-0.13px;}
#t2n_4731{left:442px;bottom:295px;letter-spacing:-0.14px;}
#t2o_4731{left:535px;bottom:295px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_4731{left:535px;bottom:273px;letter-spacing:-0.11px;}
#t2q_4731{left:535px;bottom:257px;letter-spacing:-0.12px;}
#t2r_4731{left:190px;bottom:232px;letter-spacing:-0.14px;}
#t2s_4731{left:535px;bottom:232px;letter-spacing:-0.14px;}
#t2t_4731{left:190px;bottom:208px;letter-spacing:-0.21px;}
#t2u_4731{left:441px;bottom:208px;letter-spacing:-0.13px;}
#t2v_4731{left:535px;bottom:208px;letter-spacing:-0.12px;}
#t2w_4731{left:535px;bottom:186px;letter-spacing:-0.11px;}
#t2x_4731{left:535px;bottom:169px;letter-spacing:-0.11px;}
#t2y_4731{left:535px;bottom:153px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t2z_4731{left:535px;bottom:136px;letter-spacing:-0.11px;}
#t30_4731{left:204px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t31_4731{left:290px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t32_4731{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t33_4731{left:102px;bottom:1046px;letter-spacing:-0.13px;}
#t34_4731{left:234px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t35_4731{left:469px;bottom:1046px;letter-spacing:-0.14px;}
#t36_4731{left:644px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t37_4731{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t38_4731{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4731{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4731{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4731{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4731{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4731{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4731{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4731{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4731{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4731" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4731Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4731" style="-webkit-user-select: none;"><object width="935" height="1210" data="4731/4731.svg" type="image/svg+xml" id="pdf4731" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4731" class="t s1_4731">Vol. 4 </span><span id="t2_4731" class="t s1_4731">2-209 </span>
<span id="t3_4731" class="t s2_4731">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4731" class="t s3_4731">2.12 </span><span id="t5_4731" class="t s3_4731">MSRS IN THE 3RD GENERATION INTEL® CORE™ PROCESSOR FAMILY BASED </span>
<span id="t6_4731" class="t s3_4731">ON IVY BRIDGE MICROARCHITECTURE </span>
<span id="t7_4731" class="t s4_4731">The 3rd generation Intel </span>
<span id="t8_4731" class="t s5_4731">® </span>
<span id="t9_4731" class="t s4_4731">Core™ processor family and the Intel </span>
<span id="ta_4731" class="t s5_4731">® </span>
<span id="tb_4731" class="t s4_4731">Xeon </span>
<span id="tc_4731" class="t s5_4731">® </span>
<span id="td_4731" class="t s4_4731">processor E3-1200v2 product family </span>
<span id="te_4731" class="t s4_4731">based on Ivy Bridge microarchitecture support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-22, and </span>
<span id="tf_4731" class="t s4_4731">Table 2-25. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3AH. </span>
<span id="tg_4731" class="t s6_4731">DD9H </span><span id="th_4731" class="t s6_4731">3545 </span><span id="ti_4731" class="t s6_4731">MSR_C6_PMON_CTR3 </span><span id="tj_4731" class="t s6_4731">Package </span><span id="tk_4731" class="t s6_4731">Uncore C-box 6 Perfmon Counter 3 </span>
<span id="tl_4731" class="t s6_4731">DE4H </span><span id="tm_4731" class="t s6_4731">3556 </span><span id="tn_4731" class="t s6_4731">MSR_C7_PMON_BOX_CTL </span><span id="to_4731" class="t s6_4731">Package </span><span id="tp_4731" class="t s6_4731">Uncore C-box 7 Perfmon Local Box Wide Control </span>
<span id="tq_4731" class="t s6_4731">DF0H </span><span id="tr_4731" class="t s6_4731">3568 </span><span id="ts_4731" class="t s6_4731">MSR_C7_PMON_EVNTSEL0 </span><span id="tt_4731" class="t s6_4731">Package </span><span id="tu_4731" class="t s6_4731">Uncore C-box 7 Perfmon Event Select for C-box 7 </span>
<span id="tv_4731" class="t s6_4731">Counter 0 </span>
<span id="tw_4731" class="t s6_4731">DF1H </span><span id="tx_4731" class="t s6_4731">3569 </span><span id="ty_4731" class="t s6_4731">MSR_C7_PMON_EVNTSEL1 </span><span id="tz_4731" class="t s6_4731">Package </span><span id="t10_4731" class="t s6_4731">Uncore C-box 7 Perfmon Event Select for C-box 7 </span>
<span id="t11_4731" class="t s6_4731">Counter 1 </span>
<span id="t12_4731" class="t s6_4731">DF2H </span><span id="t13_4731" class="t s6_4731">3570 </span><span id="t14_4731" class="t s6_4731">MSR_C7_PMON_EVNTSEL2 </span><span id="t15_4731" class="t s6_4731">Package </span><span id="t16_4731" class="t s6_4731">Uncore C-box 7 Perfmon Event Select for C-box 7 </span>
<span id="t17_4731" class="t s6_4731">Counter 2 </span>
<span id="t18_4731" class="t s6_4731">DF3H </span><span id="t19_4731" class="t s6_4731">3571 </span><span id="t1a_4731" class="t s6_4731">MSR_C7_PMON_EVNTSEL3 </span><span id="t1b_4731" class="t s6_4731">Package </span><span id="t1c_4731" class="t s6_4731">Uncore C-box 7 Perfmon Event Select for C-box 7 </span>
<span id="t1d_4731" class="t s6_4731">Counter 3 </span>
<span id="t1e_4731" class="t s6_4731">DF4H </span><span id="t1f_4731" class="t s6_4731">3572 </span><span id="t1g_4731" class="t s6_4731">MSR_C7_PMON_BOX_FILTER </span><span id="t1h_4731" class="t s6_4731">Package </span><span id="t1i_4731" class="t s6_4731">Uncore C-box 7 Perfmon Box Wide Filter </span>
<span id="t1j_4731" class="t s6_4731">DF6H </span><span id="t1k_4731" class="t s6_4731">3574 </span><span id="t1l_4731" class="t s6_4731">MSR_C7_PMON_CTR0 </span><span id="t1m_4731" class="t s6_4731">Package </span><span id="t1n_4731" class="t s6_4731">Uncore C-box 7 Perfmon Counter 0 </span>
<span id="t1o_4731" class="t s6_4731">DF7H </span><span id="t1p_4731" class="t s6_4731">3575 </span><span id="t1q_4731" class="t s6_4731">MSR_C7_PMON_CTR1 </span><span id="t1r_4731" class="t s6_4731">Package </span><span id="t1s_4731" class="t s6_4731">Uncore C-box 7 Perfmon Counter 1 </span>
<span id="t1t_4731" class="t s6_4731">DF8H </span><span id="t1u_4731" class="t s6_4731">3576 </span><span id="t1v_4731" class="t s6_4731">MSR_C7_PMON_CTR2 </span><span id="t1w_4731" class="t s6_4731">Package </span><span id="t1x_4731" class="t s6_4731">Uncore C-box 7 Perfmon Counter 2 </span>
<span id="t1y_4731" class="t s6_4731">DF9H </span><span id="t1z_4731" class="t s6_4731">3577 </span><span id="t20_4731" class="t s6_4731">MSR_C7_PMON_CTR3 </span><span id="t21_4731" class="t s6_4731">Package </span><span id="t22_4731" class="t s6_4731">Uncore C-box 7 Perfmon Counter 3 </span>
<span id="t23_4731" class="t s7_4731">Table 2-25. </span><span id="t24_4731" class="t s7_4731">Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge </span>
<span id="t25_4731" class="t s7_4731">Microarchitecture </span>
<span id="t26_4731" class="t s8_4731">Register </span>
<span id="t27_4731" class="t s8_4731">Address </span><span id="t28_4731" class="t s8_4731">Register Name / Bit Fields </span><span id="t29_4731" class="t s8_4731">Scope </span><span id="t2a_4731" class="t s8_4731">Bit Description </span>
<span id="t2b_4731" class="t s8_4731">Hex </span><span id="t2c_4731" class="t s8_4731">Dec </span>
<span id="t2d_4731" class="t s6_4731">CEH </span><span id="t2e_4731" class="t s6_4731">206 </span><span id="t2f_4731" class="t s6_4731">MSR_PLATFORM_INFO </span><span id="t2g_4731" class="t s6_4731">Package </span><span id="t2h_4731" class="t s6_4731">Platform Information </span>
<span id="t2i_4731" class="t s6_4731">Contains power management and other model </span>
<span id="t2j_4731" class="t s6_4731">specific features enumeration. See http://biosbits.org. </span>
<span id="t2k_4731" class="t s6_4731">7:0 </span><span id="t2l_4731" class="t s6_4731">Reserved </span>
<span id="t2m_4731" class="t s6_4731">15:8 </span><span id="t2n_4731" class="t s6_4731">Package </span><span id="t2o_4731" class="t s6_4731">Maximum Non-Turbo Ratio (R/O) </span>
<span id="t2p_4731" class="t s6_4731">This is the ratio of the frequency that invariant TSC </span>
<span id="t2q_4731" class="t s6_4731">runs at. Frequency = ratio * 100 MHz. </span>
<span id="t2r_4731" class="t s6_4731">27:16 </span><span id="t2s_4731" class="t s6_4731">Reserved </span>
<span id="t2t_4731" class="t s6_4731">28 </span><span id="t2u_4731" class="t s6_4731">Package </span><span id="t2v_4731" class="t s6_4731">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t2w_4731" class="t s6_4731">When set to 1, indicates that Programmable Ratio </span>
<span id="t2x_4731" class="t s6_4731">Limit for Turbo mode is enabled. When set to 0, </span>
<span id="t2y_4731" class="t s6_4731">indicates Programmable Ratio Limit for Turbo mode is </span>
<span id="t2z_4731" class="t s6_4731">disabled. </span>
<span id="t30_4731" class="t s7_4731">Table 2-24. </span><span id="t31_4731" class="t s7_4731">Uncore PMU MSRs in Intel® Xeon® Processor E5 Family (Contd.) </span>
<span id="t32_4731" class="t s8_4731">Register </span>
<span id="t33_4731" class="t s8_4731">Address </span><span id="t34_4731" class="t s8_4731">Register Name / Bit Fields </span><span id="t35_4731" class="t s8_4731">Scope </span><span id="t36_4731" class="t s8_4731">Bit Description </span>
<span id="t37_4731" class="t s8_4731">Hex </span><span id="t38_4731" class="t s8_4731">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
