#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Mar 20 17:47:48 2017
# Process ID: 5672
# Current directory: F:/filter_vga_rc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11060 F:\filter_vga_rc\image_filter_test_bench.xpr
# Log file: F:/filter_vga_rc/vivado.log
# Journal file: F:/filter_vga_rc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/filter_vga_rc/image_filter_test_bench.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {f:/test_cam F:/rc_car_control f:/image_filter f:/VGA} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:rc_ctl:2.0 rc_ctl_0
endgroup
set_property location {6.5 2875 1276} [get_bd_cells rc_ctl_0]
startgroup
create_bd_port -dir O -from 3 -to 0 direction
connect_bd_net [get_bd_pins /rc_ctl_0/direction] [get_bd_ports direction]
create_bd_port -dir O -from 1 -to 0 state
connect_bd_net [get_bd_pins /rc_ctl_0/state] [get_bd_ports state]
endgroup
create_bd_port -dir O -from 3 -to 0 direction2
set_property name direction_2 [get_bd_ports direction2]
connect_bd_net [get_bd_ports direction_2] [get_bd_pins rc_ctl_0/direction]
set_property name direction_1 [get_bd_ports direction]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins rc_ctl_0/S00_AXI]
open_bd_design {F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
delete_bd_objs [get_bd_ports BTNC]
save_bd_design
make_wrapper -files [get_files F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets microblaze_0_debug] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:9.6 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "128KB" ecc "None" cache "8KB" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/image_filter_v2_0_0/s00_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_IC]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
make_wrapper -files [get_files F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_target all [get_files  F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force F:/filter_vga_rc/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/filter_vga_rc/image_filter_test_bench.sdk -hwspec F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf
file copy -force F:/filter_vga_rc/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/filter_vga_rc/image_filter_test_bench.sdk -hwspec F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf
launch_sdk -workspace F:/filter_vga_rc/image_filter_test_bench.sdk -hwspec F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf
open_project F:/image_filter_with_vga/image_filter_test_bench.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
current_project image_filter_test_bench
current_project image_filter_test_bench(2)
close_project
