Classic Timing Analyzer report for Metis
Fri Mar 04 20:05:38 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
  7. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
  8. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
  9. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 10. Clock Setup: 'PHY_CLK125'
 11. Clock Setup: 'PHY_MDIO_clk'
 12. Clock Setup: 'PHY_RX_CLOCK'
 13. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
 14. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
 15. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
 16. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 17. Clock Hold: 'PHY_CLK125'
 18. Clock Hold: 'PHY_MDIO_clk'
 19. Clock Hold: 'PHY_RX_CLOCK'
 20. tsu
 21. tco
 22. th
 23. Board Trace Model Assignments
 24. Input Transition Times
 25. Slow Corner Signal Integrity Metrics
 26. Fast Corner Signal Integrity Metrics
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                         ; To                                                                                                                                                          ; From Clock                                                                                    ; To Clock                                                                                      ; Failed Paths ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                               ; N/A       ; None                              ; 5.965 ns                         ; PHY_DV                                                                                                       ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                              ; --                                                                                            ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Worst-case tco                                                                                               ; N/A       ; None                              ; 20.081 ns                        ; MDIO:MDIO_inst|read[0]                                                                                       ; PHY_MDC                                                                                                                                                     ; PHY_CLK125                                                                                    ; --                                                                                            ; 0            ;
; Worst-case th                                                                                                ; N/A       ; None                              ; 6.300 ns                         ; MODE2                                                                                                        ; MDIO:MDIO_inst|previous_speed                                                                                                                               ; --                                                                                            ; PHY_CLK125                                                                                    ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' ; -3.832 ns ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; reset                                                                                                        ; NWire_rcv:p_ser|DB_LEN[3][15]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 1067         ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' ; -2.861 ns ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; IF_Mic_boost                                                                                                 ; I2C_Master:I2C_Master_inst|state[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 19           ;
; Clock Setup: 'PHY_CLK125'                                                                                    ; -2.105 ns ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; IF_I_PWM[5]                                                                                                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125                                                                                    ; 135          ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' ; -0.834 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|This_IP[2]                                                                                ; Assigned_IP_valid                                                                                                                                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 32           ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]' ; 8.901 ns  ; 25.00 MHz ( period = 40.000 ns )  ; 45.05 MHz ( period = 22.198 ns ) ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]    ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Setup: 'PHY_RX_CLOCK'                                                                                  ; 14.030 ns ; 25.00 MHz ( period = 40.000 ns )  ; 83.75 MHz ( period = 11.940 ns ) ; Rx_MAC:Rx_MAC_inst|Rx_enable                                                                                 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]        ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Clock Setup: 'PHY_MDIO_clk'                                                                                  ; 31.312 ns ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; write_PHY                                                                                                    ; MDIO:MDIO_inst|preamble[0]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk                                                                                  ; 0            ;
; Clock Hold: 'PHY_RX_CLOCK'                                                                                   ; -1.851 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                                                                           ; Rx_MAC:Rx_MAC_inst|FromMAC[41]                                                                                                                              ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 563          ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.586 ns  ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[0] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'  ; 0.646 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                         ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'  ; 0.646 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                 ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'  ; 0.646 ns  ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; I2C_Master:I2C_Master_inst|setup[2]                                                                          ; I2C_Master:I2C_Master_inst|setup[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Clock Hold: 'PHY_CLK125'                                                                                     ; 0.646 ns  ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; NWire_xmit:M_LRAudio|id[31]                                                                                  ; NWire_xmit:M_LRAudio|id[31]                                                                                                                                 ; PHY_CLK125                                                                                    ; PHY_CLK125                                                                                    ; 0            ;
; Clock Hold: 'PHY_MDIO_clk'                                                                                   ; 0.646 ns  ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|CS                                                                                        ; EEPROM:EEPROM_inst|CS                                                                                                                                       ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk                                                                                  ; 0            ;
; Total number of failed paths                                                                                 ;           ;                                   ;                                  ;                                                                                                              ;                                                                                                                                                             ;                                                                                               ;                                                                                               ; 1816         ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP3C40Q240C8       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                                                     ; 25 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Nominal Core Supply Voltage                                                                          ; 1.2V               ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                                                       ; CLK_25MHZ          ;                 ; CLK_25MHZ                 ;             ;
; Clock Settings                                                                                       ; PHY_CLK125         ;                 ; PHY_CLK125                ;             ;
; Clock Settings                                                                                       ; PHY_MDIO_clk       ;                 ; PHY_MDIO_clk              ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_nhk1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                                                                               ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output    ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 240                   ; 125                 ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ;                    ; PLL output    ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 5                   ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ;                    ; PLL output    ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 10                  ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ;                    ; PLL output    ; 0.8 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 20                    ; 625                 ; 1.535 ns ;              ;
; PHY_CLK125                                                                                    ; PHY_CLK125         ; User Pin      ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 1                   ; AUTO     ;              ;
; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk       ; Internal Node ; 2.5 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 1                     ; 10                  ; AUTO     ;              ;
; CLK_25MHZ                                                                                     ; CLK_25MHZ          ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
; PHY_RX_CLOCK                                                                                  ;                    ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From  ; To                                                                                            ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -3.832 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.557 ns                  ; 4.389 ns                ;
; -3.650 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.228 ns                ;
; -3.650 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.228 ns                ;
; -3.650 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][9]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.228 ns                ;
; -3.624 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.203 ns                ;
; -3.624 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.203 ns                ;
; -3.624 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.203 ns                ;
; -3.624 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][16]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.203 ns                ;
; -3.618 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.177 ns                ;
; -3.618 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.177 ns                ;
; -3.618 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.177 ns                ;
; -3.615 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][7]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 4.205 ns                ;
; -3.615 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 4.205 ns                ;
; -3.615 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][3]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 4.205 ns                ;
; -3.615 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][6]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 4.205 ns                ;
; -3.606 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 4.188 ns                ;
; -3.606 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][1]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 4.188 ns                ;
; -3.606 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][8]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 4.188 ns                ;
; -3.606 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 4.188 ns                ;
; -3.606 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][5]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 4.188 ns                ;
; -3.606 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][6]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 4.188 ns                ;
; -3.600 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][2]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.180 ns                ;
; -3.600 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][2]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.180 ns                ;
; -3.600 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.180 ns                ;
; -3.600 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][8]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.180 ns                ;
; -3.600 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][6]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.180 ns                ;
; -3.600 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][6]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.180 ns                ;
; -3.585 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][14]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.158 ns                ;
; -3.585 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][12]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.158 ns                ;
; -3.585 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][12]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.158 ns                ;
; -3.585 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][16]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.158 ns                ;
; -3.585 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.158 ns                ;
; -3.585 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][9]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.158 ns                ;
; -3.585 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][9]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.158 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.164 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.159 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][1]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.164 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][1]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.159 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.164 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][2]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.159 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][3]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.164 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][4]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.164 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.164 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][7]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.164 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][8]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.159 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][7]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.159 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.159 ns                ;
; -3.578 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][5]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.159 ns                ;
; -3.576 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.155 ns                ;
; -3.576 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.155 ns                ;
; -3.576 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.155 ns                ;
; -3.576 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.155 ns                ;
; -3.576 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.155 ns                ;
; -3.576 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.155 ns                ;
; -3.576 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][9]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.155 ns                ;
; -3.570 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][1]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.585 ns                  ; 4.155 ns                ;
; -3.570 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][3]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.132 ns                ;
; -3.570 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][8]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.585 ns                  ; 4.155 ns                ;
; -3.570 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][6]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.132 ns                ;
; -3.570 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][5]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.132 ns                ;
; -3.541 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.118 ns                ;
; -3.509 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.088 ns                ;
; -3.509 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.088 ns                ;
; -3.509 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][3]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.088 ns                ;
; -3.505 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.091 ns                ;
; -3.505 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][1]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.091 ns                ;
; -3.505 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][2]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.091 ns                ;
; -3.505 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.091 ns                ;
; -3.505 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.091 ns                ;
; -3.505 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][7]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.091 ns                ;
; -3.505 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][5]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.091 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][7]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.500 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.077 ns                ;
; -3.496 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.591 ns                  ; 4.087 ns                ;
; -3.496 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.591 ns                  ; 4.087 ns                ;
; -3.496 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][8]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.591 ns                  ; 4.087 ns                ;
; -3.496 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.591 ns                  ; 4.087 ns                ;
; -3.496 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][9]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.591 ns                  ; 4.087 ns                ;
; -3.475 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][2]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.062 ns                ;
; -3.475 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.062 ns                ;
; -3.475 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.062 ns                ;
; -3.475 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][7]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.062 ns                ;
; -3.475 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][6]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.062 ns                ;
; -3.402 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.973 ns                ;
; -3.402 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[6]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.973 ns                ;
; -3.402 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[5]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.973 ns                ;
; -3.402 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.973 ns                ;
; -3.402 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.973 ns                ;
; -3.402 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[3]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.973 ns                ;
; -3.402 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[4]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.973 ns                ;
; -3.308 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.894 ns                ;
; -3.300 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][14]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.574 ns                  ; 3.874 ns                ;
; -3.300 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][16]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.574 ns                  ; 3.874 ns                ;
; -3.289 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][17]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 3.862 ns                ;
; -3.289 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][13]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 3.862 ns                ;
; -3.289 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][11]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 3.862 ns                ;
; -3.289 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 3.862 ns                ;
; -3.289 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][10]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 3.862 ns                ;
; -3.289 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][8]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 3.862 ns                ;
; -3.287 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.857 ns                ;
; -3.287 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.857 ns                ;
; -3.287 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][7]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.857 ns                ;
; -3.279 ns                               ; None                                                ; reset ; Tx_fifo_ctrl:TXFC|AD_timer[0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.597 ns                  ; 3.876 ns                ;
; -3.279 ns                               ; None                                                ; reset ; Tx_fifo_ctrl:TXFC|AD_timer[1]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.597 ns                  ; 3.876 ns                ;
; -3.279 ns                               ; None                                                ; reset ; Tx_fifo_ctrl:TXFC|AD_timer[2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.597 ns                  ; 3.876 ns                ;
; -3.279 ns                               ; None                                                ; reset ; Tx_fifo_ctrl:TXFC|AD_timer[3]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.597 ns                  ; 3.876 ns                ;
; -3.279 ns                               ; None                                                ; reset ; Tx_fifo_ctrl:TXFC|AD_timer[4]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.597 ns                  ; 3.876 ns                ;
; -3.260 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][13]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 3.841 ns                ;
; -3.260 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][11]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 3.841 ns                ;
; -3.260 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][10]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 3.841 ns                ;
; -3.250 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.836 ns                ;
; -3.244 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 3.831 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][17]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 3.821 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][11]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 3.821 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][9]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 3.821 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 3.821 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 3.821 ns                ;
; -3.230 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.818 ns                ;
; -3.230 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][16]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.818 ns                ;
; -3.230 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][16]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.818 ns                ;
; -3.230 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][3]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.818 ns                ;
; -3.230 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.818 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 3.814 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][1]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 3.814 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 3.814 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][3]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 3.814 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][4]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 3.814 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 3.814 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 3.814 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][7]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 3.814 ns                ;
; -3.222 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[8]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 3.812 ns                ;
; -3.222 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[5]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 3.812 ns                ;
; -3.222 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[4]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 3.812 ns                ;
; -3.222 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 3.812 ns                ;
; -3.222 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 3.812 ns                ;
; -3.222 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[6]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 3.812 ns                ;
; -3.222 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[7]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 3.812 ns                ;
; -3.222 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[3]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 3.812 ns                ;
; -3.222 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[2]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.590 ns                  ; 3.812 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][1]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][2]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][5]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.189 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][5]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 3.775 ns                ;
; -3.185 ns                               ; None                                                ; reset ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 1.071 ns                  ; 4.256 ns                ;
; -3.169 ns                               ; None                                                ; reset ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 1.073 ns                  ; 4.242 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][1]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][2]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][16]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][3]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][3]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][7]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.166 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][6]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.744 ns                ;
; -3.161 ns                               ; None                                                ; reset ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 1.073 ns                  ; 4.234 ns                ;
; -3.154 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.746 ns                ;
; -3.154 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][12]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.746 ns                ;
; -3.154 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][8]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.746 ns                ;
; -3.038 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DBrise_cnt[1]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 3.617 ns                ;
; -3.038 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DBrise_cnt[2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 3.617 ns                ;
; -3.038 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DBrise_cnt[3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 3.617 ns                ;
; -3.038 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DBrise_cnt[0]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 3.617 ns                ;
; -3.036 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|tb_width[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 3.599 ns                ;
; -3.036 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|tb_width[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 3.599 ns                ;
; -3.036 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|tb_width[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 3.599 ns                ;
; -3.036 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|tb_width[5]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 3.599 ns                ;
; -3.036 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|tb_width[6]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 3.599 ns                ;
; -3.036 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|tb_width[4]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 3.599 ns                ;
; -3.036 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|tb_width[3]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 3.599 ns                ;
; -3.029 ns                               ; None                                                ; reset ; IF_frequency[4][13]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.617 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;       ;                                                                                               ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                  ; To                                       ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 8.901 ns                                ; 45.05 MHz ( period = 22.198 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.858 ns               ;
; 8.913 ns                                ; 45.10 MHz ( period = 22.174 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.754 ns                 ; 10.841 ns               ;
; 8.932 ns                                ; 45.18 MHz ( period = 22.136 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.827 ns               ;
; 8.948 ns                                ; 45.24 MHz ( period = 22.104 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.811 ns               ;
; 8.960 ns                                ; 45.29 MHz ( period = 22.080 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.754 ns                 ; 10.794 ns               ;
; 8.964 ns                                ; 45.31 MHz ( period = 22.072 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.799 ns               ;
; 8.979 ns                                ; 45.37 MHz ( period = 22.042 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.780 ns               ;
; 9.002 ns                                ; 45.46 MHz ( period = 21.996 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.757 ns               ;
; 9.011 ns                                ; 45.50 MHz ( period = 21.978 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.752 ns               ;
; 9.038 ns                                ; 45.61 MHz ( period = 21.924 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.725 ns               ;
; 9.042 ns                                ; 45.63 MHz ( period = 21.916 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.717 ns               ;
; 9.049 ns                                ; 45.66 MHz ( period = 21.902 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.710 ns               ;
; 9.049 ns                                ; 45.66 MHz ( period = 21.902 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.710 ns               ;
; 9.061 ns                                ; 45.71 MHz ( period = 21.878 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.754 ns                 ; 10.693 ns               ;
; 9.078 ns                                ; 45.78 MHz ( period = 21.844 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.681 ns               ;
; 9.080 ns                                ; 45.79 MHz ( period = 21.840 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.679 ns               ;
; 9.085 ns                                ; 45.81 MHz ( period = 21.830 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.678 ns               ;
; 9.089 ns                                ; 45.83 MHz ( period = 21.822 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.670 ns               ;
; 9.091 ns                                ; 45.83 MHz ( period = 21.818 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.668 ns               ;
; 9.103 ns                                ; 45.88 MHz ( period = 21.794 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.754 ns                 ; 10.651 ns               ;
; 9.112 ns                                ; 45.92 MHz ( period = 21.776 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.651 ns               ;
; 9.122 ns                                ; 45.96 MHz ( period = 21.756 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.637 ns               ;
; 9.123 ns                                ; 45.97 MHz ( period = 21.754 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.636 ns               ;
; 9.125 ns                                ; 45.98 MHz ( period = 21.750 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.634 ns               ;
; 9.150 ns                                ; 46.08 MHz ( period = 21.700 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.609 ns               ;
; 9.154 ns                                ; 46.10 MHz ( period = 21.692 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.609 ns               ;
; 9.161 ns                                ; 46.13 MHz ( period = 21.678 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.598 ns               ;
; 9.170 ns                                ; 46.17 MHz ( period = 21.660 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.589 ns               ;
; 9.186 ns                                ; 46.24 MHz ( period = 21.628 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.577 ns               ;
; 9.190 ns                                ; 46.25 MHz ( period = 21.620 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.569 ns               ;
; 9.192 ns                                ; 46.26 MHz ( period = 21.616 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.567 ns               ;
; 9.208 ns                                ; 46.33 MHz ( period = 21.584 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.551 ns               ;
; 9.221 ns                                ; 46.39 MHz ( period = 21.558 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.538 ns               ;
; 9.221 ns                                ; 46.39 MHz ( period = 21.558 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.538 ns               ;
; 9.226 ns                                ; 46.41 MHz ( period = 21.548 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.533 ns               ;
; 9.228 ns                                ; 46.42 MHz ( period = 21.544 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.535 ns               ;
; 9.232 ns                                ; 46.43 MHz ( period = 21.536 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.527 ns               ;
; 9.233 ns                                ; 46.44 MHz ( period = 21.534 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.754 ns                 ; 10.521 ns               ;
; 9.237 ns                                ; 46.46 MHz ( period = 21.526 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.522 ns               ;
; 9.249 ns                                ; 46.51 MHz ( period = 21.502 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.754 ns                 ; 10.505 ns               ;
; 9.252 ns                                ; 46.52 MHz ( period = 21.496 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.507 ns               ;
; 9.268 ns                                ; 46.59 MHz ( period = 21.464 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.491 ns               ;
; 9.268 ns                                ; 46.59 MHz ( period = 21.464 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.491 ns               ;
; 9.268 ns                                ; 46.59 MHz ( period = 21.464 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.491 ns               ;
; 9.271 ns                                ; 46.60 MHz ( period = 21.458 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.488 ns               ;
; 9.284 ns                                ; 46.66 MHz ( period = 21.432 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.479 ns               ;
; 9.300 ns                                ; 46.73 MHz ( period = 21.400 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.463 ns               ;
; 9.302 ns                                ; 46.74 MHz ( period = 21.396 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.457 ns               ;
; 9.309 ns                                ; 46.77 MHz ( period = 21.382 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.450 ns               ;
; 9.313 ns                                ; 46.79 MHz ( period = 21.374 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.446 ns               ;
; 9.322 ns                                ; 46.83 MHz ( period = 21.356 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.437 ns               ;
; 9.338 ns                                ; 46.90 MHz ( period = 21.324 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.421 ns               ;
; 9.349 ns                                ; 46.94 MHz ( period = 21.302 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.410 ns               ;
; 9.351 ns                                ; 46.95 MHz ( period = 21.298 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.408 ns               ;
; 9.353 ns                                ; 46.96 MHz ( period = 21.294 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.748 ns                 ; 10.395 ns               ;
; 9.358 ns                                ; 46.98 MHz ( period = 21.284 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.405 ns               ;
; 9.362 ns                                ; 47.00 MHz ( period = 21.276 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.397 ns               ;
; 9.369 ns                                ; 47.03 MHz ( period = 21.262 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.390 ns               ;
; 9.374 ns                                ; 47.05 MHz ( period = 21.252 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.389 ns               ;
; 9.375 ns                                ; 47.06 MHz ( period = 21.250 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.384 ns               ;
; 9.378 ns                                ; 47.07 MHz ( period = 21.244 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.381 ns               ;
; 9.383 ns                                ; 47.09 MHz ( period = 21.234 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.376 ns               ;
; 9.395 ns                                ; 47.15 MHz ( period = 21.210 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.754 ns                 ; 10.359 ns               ;
; 9.398 ns                                ; 47.16 MHz ( period = 21.204 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.361 ns               ;
; 9.400 ns                                ; 47.17 MHz ( period = 21.200 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.748 ns                 ; 10.348 ns               ;
; 9.411 ns                                ; 47.22 MHz ( period = 21.178 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.348 ns               ;
; 9.414 ns                                ; 47.23 MHz ( period = 21.172 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.345 ns               ;
; 9.414 ns                                ; 47.23 MHz ( period = 21.172 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.345 ns               ;
; 9.422 ns                                ; 47.27 MHz ( period = 21.156 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.337 ns               ;
; 9.443 ns                                ; 47.36 MHz ( period = 21.114 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.316 ns               ;
; 9.446 ns                                ; 47.38 MHz ( period = 21.108 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.317 ns               ;
; 9.450 ns                                ; 47.39 MHz ( period = 21.100 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.309 ns               ;
; 9.459 ns                                ; 47.43 MHz ( period = 21.082 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.300 ns               ;
; 9.481 ns                                ; 47.53 MHz ( period = 21.038 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.278 ns               ;
; 9.484 ns                                ; 47.55 MHz ( period = 21.032 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.275 ns               ;
; 9.492 ns                                ; 47.58 MHz ( period = 21.016 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.267 ns               ;
; 9.497 ns                                ; 47.61 MHz ( period = 21.006 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.262 ns               ;
; 9.501 ns                                ; 47.62 MHz ( period = 20.998 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.748 ns                 ; 10.247 ns               ;
; 9.520 ns                                ; 47.71 MHz ( period = 20.960 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.243 ns               ;
; 9.523 ns                                ; 47.72 MHz ( period = 20.954 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.236 ns               ;
; 9.524 ns                                ; 47.73 MHz ( period = 20.952 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.235 ns               ;
; 9.530 ns                                ; 47.76 MHz ( period = 20.940 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.229 ns               ;
; 9.541 ns                                ; 47.81 MHz ( period = 20.918 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.218 ns               ;
; 9.542 ns                                ; 47.81 MHz ( period = 20.916 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.754 ns                 ; 10.212 ns               ;
; 9.543 ns                                ; 47.81 MHz ( period = 20.914 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.748 ns                 ; 10.205 ns               ;
; 9.557 ns                                ; 47.88 MHz ( period = 20.886 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.202 ns               ;
; 9.560 ns                                ; 47.89 MHz ( period = 20.880 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.199 ns               ;
; 9.561 ns                                ; 47.90 MHz ( period = 20.878 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.198 ns               ;
; 9.565 ns                                ; 47.92 MHz ( period = 20.870 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.194 ns               ;
; 9.593 ns                                ; 48.04 MHz ( period = 20.814 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.170 ns               ;
; 9.605 ns                                ; 48.10 MHz ( period = 20.790 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.154 ns               ;
; 9.622 ns                                ; 48.18 MHz ( period = 20.756 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.137 ns               ;
; 9.631 ns                                ; 48.22 MHz ( period = 20.738 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.128 ns               ;
; 9.638 ns                                ; 48.25 MHz ( period = 20.724 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.125 ns               ;
; 9.638 ns                                ; 48.25 MHz ( period = 20.724 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.121 ns               ;
; 9.643 ns                                ; 48.28 MHz ( period = 20.714 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.116 ns               ;
; 9.667 ns                                ; 48.39 MHz ( period = 20.666 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.096 ns               ;
; 9.671 ns                                ; 48.41 MHz ( period = 20.658 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.088 ns               ;
; 9.673 ns                                ; 48.42 MHz ( period = 20.654 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.748 ns                 ; 10.075 ns               ;
; 9.685 ns                                ; 48.47 MHz ( period = 20.630 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 10.078 ns               ;
; 9.689 ns                                ; 48.49 MHz ( period = 20.622 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.748 ns                 ; 10.059 ns               ;
; 9.695 ns                                ; 48.52 MHz ( period = 20.610 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.064 ns               ;
; 9.703 ns                                ; 48.56 MHz ( period = 20.594 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.056 ns               ;
; 9.707 ns                                ; 48.58 MHz ( period = 20.586 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.052 ns               ;
; 9.711 ns                                ; 48.60 MHz ( period = 20.578 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.048 ns               ;
; 9.752 ns                                ; 48.79 MHz ( period = 20.496 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 10.007 ns               ;
; 9.784 ns                                ; 48.94 MHz ( period = 20.432 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.975 ns                ;
; 9.786 ns                                ; 48.95 MHz ( period = 20.428 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 9.977 ns                ;
; 9.790 ns                                ; 48.97 MHz ( period = 20.420 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.969 ns                ;
; 9.828 ns                                ; 49.15 MHz ( period = 20.344 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 9.935 ns                ;
; 9.835 ns                                ; 49.19 MHz ( period = 20.330 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.748 ns                 ; 9.913 ns                ;
; 9.850 ns                                ; 49.26 MHz ( period = 20.300 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.909 ns                ;
; 9.857 ns                                ; 49.30 MHz ( period = 20.286 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.902 ns                ;
; 9.931 ns                                ; 49.66 MHz ( period = 20.138 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.828 ns                ;
; 9.958 ns                                ; 49.79 MHz ( period = 20.084 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 9.805 ns                ;
; 9.974 ns                                ; 49.87 MHz ( period = 20.052 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 9.789 ns                ;
; 9.982 ns                                ; 49.91 MHz ( period = 20.036 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.748 ns                 ; 9.766 ns                ;
; 10.004 ns                               ; 50.02 MHz ( period = 19.992 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.755 ns                ;
; 10.085 ns                               ; 50.43 MHz ( period = 19.830 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.673 ns                ;
; 10.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 9.656 ns                ;
; 10.116 ns                               ; 50.59 MHz ( period = 19.768 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.642 ns                ;
; 10.120 ns                               ; 50.61 MHz ( period = 19.760 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 9.643 ns                ;
; 10.148 ns                               ; 50.75 MHz ( period = 19.704 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.614 ns                ;
; 10.155 ns                               ; 50.79 MHz ( period = 19.690 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.603 ns                ;
; 10.167 ns                               ; 50.85 MHz ( period = 19.666 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 9.586 ns                ;
; 10.186 ns                               ; 50.95 MHz ( period = 19.628 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.572 ns                ;
; 10.186 ns                               ; 50.95 MHz ( period = 19.628 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.572 ns                ;
; 10.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.576 ns                ;
; 10.207 ns                               ; 51.06 MHz ( period = 19.586 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.552 ns                ;
; 10.211 ns                               ; 51.08 MHz ( period = 19.578 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.554 ns                ;
; 10.218 ns                               ; 51.11 MHz ( period = 19.564 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.544 ns                ;
; 10.222 ns                               ; 51.14 MHz ( period = 19.556 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.540 ns                ;
; 10.226 ns                               ; 51.16 MHz ( period = 19.548 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.532 ns                ;
; 10.236 ns                               ; 51.21 MHz ( period = 19.528 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.529 ns                ;
; 10.254 ns                               ; 51.30 MHz ( period = 19.492 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.505 ns                ;
; 10.256 ns                               ; 51.31 MHz ( period = 19.488 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.502 ns                ;
; 10.258 ns                               ; 51.32 MHz ( period = 19.484 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.507 ns                ;
; 10.262 ns                               ; 51.35 MHz ( period = 19.476 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.496 ns                ;
; 10.267 ns                               ; 51.37 MHz ( period = 19.466 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.763 ns                 ; 9.496 ns                ;
; 10.274 ns                               ; 51.41 MHz ( period = 19.452 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.484 ns                ;
; 10.286 ns                               ; 51.47 MHz ( period = 19.428 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 9.467 ns                ;
; 10.292 ns                               ; 51.50 MHz ( period = 19.416 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.470 ns                ;
; 10.296 ns                               ; 51.53 MHz ( period = 19.408 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.462 ns                ;
; 10.302 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.456 ns                ;
; 10.305 ns                               ; 51.57 MHz ( period = 19.390 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.453 ns                ;
; 10.307 ns                               ; 51.58 MHz ( period = 19.386 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.451 ns                ;
; 10.314 ns                               ; 51.62 MHz ( period = 19.372 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 9.439 ns                ;
; 10.332 ns                               ; 51.72 MHz ( period = 19.336 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.426 ns                ;
; 10.333 ns                               ; 51.72 MHz ( period = 19.334 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.425 ns                ;
; 10.337 ns                               ; 51.74 MHz ( period = 19.326 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.425 ns                ;
; 10.337 ns                               ; 51.74 MHz ( period = 19.326 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.428 ns                ;
; 10.345 ns                               ; 51.79 MHz ( period = 19.310 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.413 ns                ;
; 10.355 ns                               ; 51.84 MHz ( period = 19.290 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.404 ns                ;
; 10.359 ns                               ; 51.86 MHz ( period = 19.282 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.406 ns                ;
; 10.365 ns                               ; 51.89 MHz ( period = 19.270 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.397 ns                ;
; 10.375 ns                               ; 51.95 MHz ( period = 19.250 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.383 ns                ;
; 10.377 ns                               ; 51.96 MHz ( period = 19.246 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.381 ns                ;
; 10.379 ns                               ; 51.97 MHz ( period = 19.242 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.386 ns                ;
; 10.397 ns                               ; 52.07 MHz ( period = 19.206 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.362 ns                ;
; 10.401 ns                               ; 52.09 MHz ( period = 19.198 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.364 ns                ;
; 10.403 ns                               ; 52.10 MHz ( period = 19.194 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.355 ns                ;
; 10.405 ns                               ; 52.11 MHz ( period = 19.190 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.353 ns                ;
; 10.411 ns                               ; 52.14 MHz ( period = 19.178 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.351 ns                ;
; 10.415 ns                               ; 52.16 MHz ( period = 19.170 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.343 ns                ;
; 10.415 ns                               ; 52.16 MHz ( period = 19.170 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.343 ns                ;
; 10.439 ns                               ; 52.30 MHz ( period = 19.122 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.323 ns                ;
; 10.443 ns                               ; 52.32 MHz ( period = 19.114 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.315 ns                ;
; 10.451 ns                               ; 52.36 MHz ( period = 19.098 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.307 ns                ;
; 10.475 ns                               ; 52.49 MHz ( period = 19.050 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.283 ns                ;
; 10.479 ns                               ; 52.52 MHz ( period = 19.042 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.279 ns                ;
; 10.486 ns                               ; 52.55 MHz ( period = 19.028 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.272 ns                ;
; 10.496 ns                               ; 52.61 MHz ( period = 19.008 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.262 ns                ;
; 10.509 ns                               ; 52.68 MHz ( period = 18.982 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.256 ns                ;
; 10.524 ns                               ; 52.76 MHz ( period = 18.952 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.234 ns                ;
; 10.525 ns                               ; 52.77 MHz ( period = 18.950 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.240 ns                ;
; 10.527 ns                               ; 52.78 MHz ( period = 18.946 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.232 ns                ;
; 10.531 ns                               ; 52.80 MHz ( period = 18.938 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.234 ns                ;
; 10.534 ns                               ; 52.82 MHz ( period = 18.932 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.224 ns                ;
; 10.537 ns                               ; 52.84 MHz ( period = 18.926 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.747 ns                 ; 9.210 ns                ;
; 10.543 ns                               ; 52.87 MHz ( period = 18.914 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]             ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.759 ns                 ; 9.216 ns                ;
; 10.547 ns                               ; 52.89 MHz ( period = 18.906 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.218 ns                ;
; 10.556 ns                               ; 52.94 MHz ( period = 18.888 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.202 ns                ;
; 10.559 ns                               ; 52.96 MHz ( period = 18.882 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.199 ns                ;
; 10.561 ns                               ; 52.97 MHz ( period = 18.878 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]             ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.197 ns                ;
; 10.562 ns                               ; 52.98 MHz ( period = 18.876 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.196 ns                ;
; 10.568 ns                               ; 53.01 MHz ( period = 18.864 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.190 ns                ;
; 10.580 ns                               ; 53.08 MHz ( period = 18.840 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 9.173 ns                ;
; 10.594 ns                               ; 53.16 MHz ( period = 18.812 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.164 ns                ;
; 10.599 ns                               ; 53.19 MHz ( period = 18.802 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.159 ns                ;
; 10.605 ns                               ; 53.22 MHz ( period = 18.790 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.153 ns                ;
; 10.607 ns                               ; 53.23 MHz ( period = 18.786 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.747 ns                 ; 9.140 ns                ;
; 10.608 ns                               ; 53.24 MHz ( period = 18.784 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]             ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.150 ns                ;
; 10.617 ns                               ; 53.29 MHz ( period = 18.766 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 9.136 ns                ;
; 10.622 ns                               ; 53.32 MHz ( period = 18.756 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.136 ns                ;
; 10.629 ns                               ; 53.36 MHz ( period = 18.742 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]             ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.129 ns                ;
; 10.631 ns                               ; 53.37 MHz ( period = 18.738 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.131 ns                ;
; 10.636 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]             ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.122 ns                ;
; 10.668 ns                               ; 53.58 MHz ( period = 18.664 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]             ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.094 ns                ;
; 10.669 ns                               ; 53.58 MHz ( period = 18.662 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]             ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.089 ns                ;
; 10.671 ns                               ; 53.60 MHz ( period = 18.658 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]             ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.765 ns                 ; 9.094 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                       ;                                          ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                              ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.834 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.639 ns                  ; 3.473 ns                ;
; -0.828 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.639 ns                  ; 3.467 ns                ;
; -0.827 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.632 ns                  ; 3.459 ns                ;
; -0.827 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.632 ns                  ; 3.459 ns                ;
; -0.758 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[30]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.632 ns                  ; 3.390 ns                ;
; -0.738 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.632 ns                  ; 3.370 ns                ;
; -0.735 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.638 ns                  ; 3.373 ns                ;
; -0.724 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.638 ns                  ; 3.362 ns                ;
; -0.723 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.638 ns                  ; 3.361 ns                ;
; -0.723 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.638 ns                  ; 3.361 ns                ;
; -0.710 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.639 ns                  ; 3.349 ns                ;
; -0.704 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.632 ns                  ; 3.336 ns                ;
; -0.637 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.639 ns                  ; 3.276 ns                ;
; -0.631 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.639 ns                  ; 3.270 ns                ;
; -0.621 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.638 ns                  ; 3.259 ns                ;
; -0.598 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.638 ns                  ; 3.236 ns                ;
; -0.587 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.632 ns                  ; 3.219 ns                ;
; -0.555 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.639 ns                  ; 3.194 ns                ;
; -0.551 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.637 ns                  ; 3.188 ns                ;
; -0.548 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.632 ns                  ; 3.180 ns                ;
; -0.542 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.639 ns                  ; 3.181 ns                ;
; -0.511 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[15]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.639 ns                  ; 3.150 ns                ;
; -0.499 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.637 ns                  ; 3.136 ns                ;
; -0.486 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.637 ns                  ; 3.123 ns                ;
; -0.474 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.637 ns                  ; 3.111 ns                ;
; -0.474 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.637 ns                  ; 3.111 ns                ;
; -0.458 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.638 ns                  ; 3.096 ns                ;
; -0.441 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.638 ns                  ; 3.079 ns                ;
; -0.432 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[31]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.632 ns                  ; 3.064 ns                ;
; -0.366 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.637 ns                  ; 3.003 ns                ;
; -0.210 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.637 ns                  ; 2.847 ns                ;
; -0.193 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.637 ns                  ; 2.830 ns                ;
; 1.012 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; read_IP                         ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.644 ns                  ; 1.632 ns                ;
; 1.049 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; start_up[0]                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.644 ns                  ; 1.595 ns                ;
; 1.198 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[0]                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.644 ns                  ; 1.446 ns                ;
; 1.352 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_IP                         ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.644 ns                  ; 1.292 ns                ;
; 1.352 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_MAC                        ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.644 ns                  ; 1.292 ns                ;
; 1.356 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[1]                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.644 ns                  ; 1.288 ns                ;
; 1.365 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; write_PHY                       ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.644 ns                  ; 1.279 ns                ;
; 9.357 ns                                ; 16.32 MHz ( period = 61.286 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.759 ns                 ; 30.402 ns               ;
; 9.664 ns                                ; 16.48 MHz ( period = 60.672 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.759 ns                 ; 30.095 ns               ;
; 10.267 ns                               ; 16.82 MHz ( period = 59.466 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.753 ns                 ; 29.486 ns               ;
; 10.318 ns                               ; 16.85 MHz ( period = 59.364 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.753 ns                 ; 29.435 ns               ;
; 10.368 ns                               ; 16.87 MHz ( period = 59.264 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.753 ns                 ; 29.385 ns               ;
; 10.370 ns                               ; 16.87 MHz ( period = 59.260 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.759 ns                 ; 29.389 ns               ;
; 10.414 ns                               ; 16.90 MHz ( period = 59.172 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.753 ns                 ; 29.339 ns               ;
; 10.567 ns                               ; 16.99 MHz ( period = 58.866 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.759 ns                 ; 29.192 ns               ;
; 10.786 ns                               ; 17.12 MHz ( period = 58.428 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.759 ns                 ; 28.973 ns               ;
; 10.997 ns                               ; 17.24 MHz ( period = 58.006 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 28.757 ns               ;
; 11.093 ns                               ; 17.30 MHz ( period = 57.814 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.759 ns                 ; 28.666 ns               ;
; 11.294 ns                               ; 17.42 MHz ( period = 57.412 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.753 ns                 ; 28.459 ns               ;
; 11.304 ns                               ; 17.42 MHz ( period = 57.392 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 28.450 ns               ;
; 11.465 ns                               ; 17.52 MHz ( period = 57.070 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 28.289 ns               ;
; 11.492 ns                               ; 17.54 MHz ( period = 57.016 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.753 ns                 ; 28.261 ns               ;
; 11.663 ns                               ; 17.64 MHz ( period = 56.674 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 28.091 ns               ;
; 12.446 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 30.192 ns               ;
; 12.835 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[8] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.742 ns                 ; 6.907 ns                ;
; 12.888 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 29.748 ns               ;
; 12.955 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 29.683 ns               ;
; 12.958 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 29.678 ns               ;
; 12.980 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 29.656 ns               ;
; 12.995 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 29.643 ns               ;
; 13.209 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 29.429 ns               ;
; 13.374 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 29.263 ns               ;
; 13.382 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 29.254 ns               ;
; 13.385 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 29.252 ns               ;
; 13.387 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[8] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.748 ns                 ; 6.361 ns                ;
; 13.450 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 29.187 ns               ;
; 13.459 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 29.179 ns               ;
; 13.553 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 29.084 ns               ;
; 13.642 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.742 ns                 ; 6.100 ns                ;
; 13.682 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.949 ns               ;
; 13.701 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.935 ns               ;
; 13.706 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.930 ns               ;
; 13.722 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.915 ns               ;
; 13.740 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.896 ns               ;
; 13.832 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.799 ns               ;
; 13.875 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.763 ns               ;
; 13.879 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.759 ns               ;
; 13.883 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.748 ns               ;
; 13.884 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.753 ns               ;
; 13.886 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.752 ns               ;
; 13.892 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[14]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.651 ns                 ; 28.759 ns               ;
; 13.893 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.743 ns               ;
; 13.901 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.735 ns               ;
; 13.912 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.724 ns               ;
; 13.913 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.718 ns               ;
; 13.915 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.716 ns               ;
; 13.916 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.715 ns               ;
; 13.922 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.653 ns                 ; 28.731 ns               ;
; 13.923 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.632 ns                 ; 28.709 ns               ;
; 13.945 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.653 ns                 ; 28.708 ns               ;
; 13.966 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.665 ns               ;
; 13.967 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.664 ns               ;
; 13.968 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.670 ns               ;
; 13.971 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.665 ns               ;
; 13.974 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.632 ns                 ; 28.658 ns               ;
; 13.987 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.650 ns               ;
; 13.993 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.643 ns               ;
; 14.008 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.630 ns               ;
; 14.031 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.606 ns               ;
; 14.035 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.596 ns               ;
; 14.036 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.595 ns               ;
; 14.042 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.595 ns               ;
; 14.052 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[7] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.743 ns                 ; 5.691 ns                ;
; 14.054 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.582 ns               ;
; 14.086 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.633 ns                 ; 28.547 ns               ;
; 14.113 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.523 ns               ;
; 14.114 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.523 ns               ;
; 14.115 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.522 ns               ;
; 14.122 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.516 ns               ;
; 14.135 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.501 ns               ;
; 14.141 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.490 ns               ;
; 14.144 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.486 ns               ;
; 14.146 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.492 ns               ;
; 14.160 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.471 ns               ;
; 14.190 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.440 ns               ;
; 14.194 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.748 ns                 ; 5.554 ns                ;
; 14.205 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.426 ns               ;
; 14.206 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.425 ns               ;
; 14.225 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.405 ns               ;
; 14.245 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[31]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.386 ns               ;
; 14.259 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.379 ns               ;
; 14.278 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.352 ns               ;
; 14.278 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[5] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.743 ns                 ; 5.465 ns                ;
; 14.279 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.357 ns               ;
; 14.283 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.348 ns               ;
; 14.288 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[30]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.343 ns               ;
; 14.295 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.341 ns               ;
; 14.304 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.332 ns               ;
; 14.317 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.319 ns               ;
; 14.329 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[13]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.651 ns                 ; 28.322 ns               ;
; 14.342 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.289 ns               ;
; 14.343 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.293 ns               ;
; 14.349 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.281 ns               ;
; 14.358 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.272 ns               ;
; 14.359 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.278 ns               ;
; 14.363 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.268 ns               ;
; 14.368 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.270 ns               ;
; 14.370 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.260 ns               ;
; 14.371 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.625 ns                 ; 28.254 ns               ;
; 14.380 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.647 ns                 ; 28.267 ns               ;
; 14.384 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.254 ns               ;
; 14.387 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.249 ns               ;
; 14.389 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.651 ns                 ; 28.262 ns               ;
; 14.393 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.238 ns               ;
; 14.395 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.235 ns               ;
; 14.404 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.233 ns               ;
; 14.409 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.227 ns               ;
; 14.409 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.221 ns               ;
; 14.421 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.209 ns               ;
; 14.422 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.625 ns                 ; 28.203 ns               ;
; 14.424 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.214 ns               ;
; 14.431 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.647 ns                 ; 28.216 ns               ;
; 14.461 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.632 ns                 ; 28.171 ns               ;
; 14.474 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.162 ns               ;
; 14.490 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.141 ns               ;
; 14.492 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.138 ns               ;
; 14.494 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.625 ns                 ; 28.131 ns               ;
; 14.507 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.632 ns                 ; 28.125 ns               ;
; 14.519 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.111 ns               ;
; 14.528 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.103 ns               ;
; 14.530 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.746 ns                 ; 5.216 ns                ;
; 14.533 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[14]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.645 ns                 ; 28.112 ns               ;
; 14.541 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 28.096 ns               ;
; 14.541 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.090 ns               ;
; 14.545 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.625 ns                 ; 28.080 ns               ;
; 14.551 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[9]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.085 ns               ;
; 14.557 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.079 ns               ;
; 14.565 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.065 ns               ;
; 14.569 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 28.067 ns               ;
; 14.570 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.061 ns               ;
; 14.570 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 28.060 ns               ;
; 14.579 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.653 ns                 ; 28.074 ns               ;
; 14.583 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.632 ns                 ; 28.049 ns               ;
; 14.590 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.632 ns                 ; 28.042 ns               ;
; 14.595 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.633 ns                 ; 28.038 ns               ;
; 14.597 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.647 ns                 ; 28.050 ns               ;
; 14.598 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.033 ns               ;
; 14.601 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[15]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.037 ns               ;
; 14.604 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[7] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.749 ns                 ; 5.145 ns                ;
; 14.620 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 28.011 ns               ;
; 14.629 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.632 ns                 ; 28.003 ns               ;
; 14.633 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[2]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.752 ns                 ; 5.119 ns                ;
; 14.635 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.633 ns                 ; 27.998 ns               ;
; 14.636 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.632 ns                 ; 27.996 ns               ;
; 14.638 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 28.000 ns               ;
; 14.644 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 27.992 ns               ;
; 14.644 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 27.986 ns               ;
; 14.650 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 27.981 ns               ;
; 14.675 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.647 ns                 ; 27.972 ns               ;
; 14.679 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[4] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.743 ns                 ; 5.064 ns                ;
; 14.689 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.637 ns                 ; 27.948 ns               ;
; 14.691 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.636 ns                 ; 27.945 ns               ;
; 14.693 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 27.938 ns               ;
; 14.695 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 27.936 ns               ;
; 14.695 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.630 ns                 ; 27.935 ns               ;
; 14.697 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.632 ns                 ; 27.935 ns               ;
; 14.701 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.631 ns                 ; 27.930 ns               ;
; 14.704 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.638 ns                 ; 27.934 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                 ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                         ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -2.861 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.610 ns                ;
; -2.680 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.429 ns                ;
; -2.636 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.385 ns                ;
; -2.455 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.204 ns                ;
; -2.201 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.950 ns                ;
; -2.036 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.785 ns                ;
; -2.036 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.785 ns                ;
; -2.035 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.784 ns                ;
; -2.029 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.778 ns                ;
; -2.020 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.769 ns                ;
; -1.855 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.604 ns                ;
; -1.855 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.604 ns                ;
; -1.854 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.603 ns                ;
; -1.848 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.597 ns                ;
; -1.801 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.249 ns                 ; 1.552 ns                ;
; -1.530 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.249 ns                 ; 1.281 ns                ;
; -1.505 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.249 ns                 ; 1.256 ns                ;
; -1.444 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.193 ns                ;
; -1.310 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.059 ns                ;
; 4.935 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.727 ns                  ; 4.792 ns                ;
; 5.584 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.726 ns                  ; 4.142 ns                ;
; 5.584 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.726 ns                  ; 4.142 ns                ;
; 5.584 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.726 ns                  ; 4.142 ns                ;
; 5.584 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.726 ns                  ; 4.142 ns                ;
; 5.812 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.726 ns                  ; 3.914 ns                ;
; 6.204 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.726 ns                  ; 3.522 ns                ;
; 6.204 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.726 ns                  ; 3.522 ns                ;
; 6.204 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.726 ns                  ; 3.522 ns                ;
; 7.160 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.727 ns                  ; 2.567 ns                ;
; 1244.221 ns                             ; 173.04 MHz ( period = 5.779 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.540 ns                ;
; 1244.231 ns                             ; 173.34 MHz ( period = 5.769 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.530 ns                ;
; 1244.235 ns                             ; 173.46 MHz ( period = 5.765 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 5.528 ns                ;
; 1244.420 ns                             ; 179.21 MHz ( period = 5.580 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.341 ns                ;
; 1244.559 ns                             ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.202 ns                ;
; 1244.686 ns                             ; 188.18 MHz ( period = 5.314 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 5.077 ns                ;
; 1244.871 ns                             ; 194.97 MHz ( period = 5.129 ns )                    ; I2C_Master:I2C_Master_inst|data[7][2]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 4.890 ns                ;
; 1244.895 ns                             ; 195.89 MHz ( period = 5.105 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 4.868 ns                ;
; 1244.902 ns                             ; 196.16 MHz ( period = 5.098 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.858 ns                ;
; 1244.902 ns                             ; 196.16 MHz ( period = 5.098 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.858 ns                ;
; 1244.903 ns                             ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.857 ns                ;
; 1244.909 ns                             ; 196.43 MHz ( period = 5.091 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.851 ns                ;
; 1244.971 ns                             ; 198.85 MHz ( period = 5.029 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.787 ns                ;
; 1244.986 ns                             ; 199.44 MHz ( period = 5.014 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.772 ns                ;
; 1245.066 ns                             ; 202.68 MHz ( period = 4.934 ns )                    ; I2C_Master:I2C_Master_inst|data[7][0]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 4.695 ns                ;
; 1245.119 ns                             ; 204.88 MHz ( period = 4.881 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 4.644 ns                ;
; 1245.162 ns                             ; 206.70 MHz ( period = 4.838 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.598 ns                ;
; 1245.162 ns                             ; 206.70 MHz ( period = 4.838 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.598 ns                ;
; 1245.162 ns                             ; 206.70 MHz ( period = 4.838 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.598 ns                ;
; 1245.162 ns                             ; 206.70 MHz ( period = 4.838 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.598 ns                ;
; 1245.171 ns                             ; 207.08 MHz ( period = 4.829 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.591 ns                ;
; 1245.171 ns                             ; 207.08 MHz ( period = 4.829 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.591 ns                ;
; 1245.171 ns                             ; 207.08 MHz ( period = 4.829 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.591 ns                ;
; 1245.177 ns                             ; 207.34 MHz ( period = 4.823 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.583 ns                ;
; 1245.177 ns                             ; 207.34 MHz ( period = 4.823 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.583 ns                ;
; 1245.177 ns                             ; 207.34 MHz ( period = 4.823 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.583 ns                ;
; 1245.177 ns                             ; 207.34 MHz ( period = 4.823 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.583 ns                ;
; 1245.190 ns                             ; 207.90 MHz ( period = 4.810 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.568 ns                ;
; 1245.206 ns                             ; 208.59 MHz ( period = 4.794 ns )                    ; I2C_Master:I2C_Master_inst|data[7][4]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 4.555 ns                ;
; 1245.338 ns                             ; 214.50 MHz ( period = 4.662 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 4.425 ns                ;
; 1245.340 ns                             ; 214.59 MHz ( period = 4.660 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.417 ns                ;
; 1245.340 ns                             ; 214.59 MHz ( period = 4.660 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.417 ns                ;
; 1245.341 ns                             ; 214.64 MHz ( period = 4.659 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.416 ns                ;
; 1245.347 ns                             ; 214.92 MHz ( period = 4.653 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.410 ns                ;
; 1245.350 ns                             ; 215.05 MHz ( period = 4.650 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.412 ns                ;
; 1245.350 ns                             ; 215.05 MHz ( period = 4.650 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.412 ns                ;
; 1245.350 ns                             ; 215.05 MHz ( period = 4.650 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.412 ns                ;
; 1245.350 ns                             ; 215.05 MHz ( period = 4.650 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.412 ns                ;
; 1245.366 ns                             ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.392 ns                ;
; 1245.381 ns                             ; 216.50 MHz ( period = 4.619 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.379 ns                ;
; 1245.381 ns                             ; 216.50 MHz ( period = 4.619 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.379 ns                ;
; 1245.381 ns                             ; 216.50 MHz ( period = 4.619 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.379 ns                ;
; 1245.381 ns                             ; 216.50 MHz ( period = 4.619 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.379 ns                ;
; 1245.381 ns                             ; 216.50 MHz ( period = 4.619 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.377 ns                ;
; 1245.390 ns                             ; 216.92 MHz ( period = 4.610 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.370 ns                ;
; 1245.405 ns                             ; 217.63 MHz ( period = 4.595 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.355 ns                ;
; 1245.511 ns                             ; 222.77 MHz ( period = 4.489 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.247 ns                ;
; 1245.537 ns                             ; 224.06 MHz ( period = 4.463 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 4.224 ns                ;
; 1245.552 ns                             ; 224.82 MHz ( period = 4.448 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 4.209 ns                ;
; 1245.574 ns                             ; 225.94 MHz ( period = 4.426 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.188 ns                ;
; 1245.574 ns                             ; 225.94 MHz ( period = 4.426 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.188 ns                ;
; 1245.574 ns                             ; 225.94 MHz ( period = 4.426 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.188 ns                ;
; 1245.574 ns                             ; 225.94 MHz ( period = 4.426 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.188 ns                ;
; 1245.578 ns                             ; 226.14 MHz ( period = 4.422 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 4.184 ns                ;
; 1245.585 ns                             ; 226.50 MHz ( period = 4.415 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.173 ns                ;
; 1245.590 ns                             ; 226.76 MHz ( period = 4.410 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.168 ns                ;
; 1245.605 ns                             ; 227.53 MHz ( period = 4.395 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.153 ns                ;
; 1245.609 ns                             ; 227.74 MHz ( period = 4.391 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.151 ns                ;
; 1245.689 ns                             ; 231.96 MHz ( period = 4.311 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.069 ns                ;
; 1245.719 ns                             ; 233.59 MHz ( period = 4.281 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.041 ns                ;
; 1245.719 ns                             ; 233.59 MHz ( period = 4.281 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.041 ns                ;
; 1245.719 ns                             ; 233.59 MHz ( period = 4.281 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.041 ns                ;
; 1245.719 ns                             ; 233.59 MHz ( period = 4.281 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.041 ns                ;
; 1245.725 ns                             ; 233.92 MHz ( period = 4.275 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.035 ns                ;
; 1245.756 ns                             ; 235.63 MHz ( period = 4.244 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 4.005 ns                ;
; 1245.783 ns                             ; 237.14 MHz ( period = 4.217 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.974 ns                ;
; 1245.802 ns                             ; 238.21 MHz ( period = 4.198 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.960 ns                ;
; 1245.809 ns                             ; 238.61 MHz ( period = 4.191 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.949 ns                ;
; 1245.866 ns                             ; 241.90 MHz ( period = 4.134 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.897 ns                ;
; 1245.878 ns                             ; 242.60 MHz ( period = 4.122 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.882 ns                ;
; 1245.878 ns                             ; 242.60 MHz ( period = 4.122 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.882 ns                ;
; 1245.878 ns                             ; 242.60 MHz ( period = 4.122 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.882 ns                ;
; 1245.878 ns                             ; 242.60 MHz ( period = 4.122 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.882 ns                ;
; 1245.915 ns                             ; 244.80 MHz ( period = 4.085 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.843 ns                ;
; 1245.947 ns                             ; 246.73 MHz ( period = 4.053 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.813 ns                ;
; 1245.950 ns                             ; 246.91 MHz ( period = 4.050 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.810 ns                ;
; 1245.974 ns                             ; 248.39 MHz ( period = 4.026 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.786 ns                ;
; 1245.990 ns                             ; 249.38 MHz ( period = 4.010 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.772 ns                ;
; 1245.990 ns                             ; 249.38 MHz ( period = 4.010 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.772 ns                ;
; 1245.990 ns                             ; 249.38 MHz ( period = 4.010 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.772 ns                ;
; 1245.990 ns                             ; 249.38 MHz ( period = 4.010 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.772 ns                ;
; 1246.007 ns                             ; 250.44 MHz ( period = 3.993 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.750 ns                ;
; 1246.076 ns                             ; 254.84 MHz ( period = 3.924 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.682 ns                ;
; 1246.106 ns                             ; 256.81 MHz ( period = 3.894 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.654 ns                ;
; 1246.112 ns                             ; 257.20 MHz ( period = 3.888 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.651 ns                ;
; 1246.122 ns                             ; 257.86 MHz ( period = 3.878 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.635 ns                ;
; 1246.139 ns                             ; 259.00 MHz ( period = 3.861 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.619 ns                ;
; 1246.170 ns                             ; 261.10 MHz ( period = 3.830 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.593 ns                ;
; 1246.187 ns                             ; 262.26 MHz ( period = 3.813 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.576 ns                ;
; 1246.190 ns                             ; 262.47 MHz ( period = 3.810 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.572 ns                ;
; 1246.190 ns                             ; 262.47 MHz ( period = 3.810 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.572 ns                ;
; 1246.190 ns                             ; 262.47 MHz ( period = 3.810 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.572 ns                ;
; 1246.218 ns                             ; 264.41 MHz ( period = 3.782 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.544 ns                ;
; 1246.300 ns                             ; 270.27 MHz ( period = 3.700 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.458 ns                ;
; 1246.309 ns                             ; 270.93 MHz ( period = 3.691 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.451 ns                ;
; 1246.364 ns                             ; 275.03 MHz ( period = 3.636 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.396 ns                ;
; 1246.364 ns                             ; 275.03 MHz ( period = 3.636 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.396 ns                ;
; 1246.365 ns                             ; 275.10 MHz ( period = 3.635 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.395 ns                ;
; 1246.371 ns                             ; 275.56 MHz ( period = 3.629 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.389 ns                ;
; 1246.381 ns                             ; 276.32 MHz ( period = 3.619 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.381 ns                ;
; 1246.381 ns                             ; 276.32 MHz ( period = 3.619 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.381 ns                ;
; 1246.381 ns                             ; 276.32 MHz ( period = 3.619 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.381 ns                ;
; 1246.385 ns                             ; 276.63 MHz ( period = 3.615 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.375 ns                ;
; 1246.412 ns                             ; 278.71 MHz ( period = 3.588 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.348 ns                ;
; 1246.412 ns                             ; 278.71 MHz ( period = 3.588 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.348 ns                ;
; 1246.413 ns                             ; 278.78 MHz ( period = 3.587 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.347 ns                ;
; 1246.413 ns                             ; 278.78 MHz ( period = 3.587 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.347 ns                ;
; 1246.419 ns                             ; 279.25 MHz ( period = 3.581 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.341 ns                ;
; 1246.468 ns                             ; 283.13 MHz ( period = 3.532 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.291 ns                ;
; 1246.468 ns                             ; 283.13 MHz ( period = 3.532 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.291 ns                ;
; 1246.468 ns                             ; 283.13 MHz ( period = 3.532 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.291 ns                ;
; 1246.534 ns                             ; 288.52 MHz ( period = 3.466 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.226 ns                ;
; 1246.546 ns                             ; 289.52 MHz ( period = 3.454 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.213 ns                ;
; 1246.546 ns                             ; 289.52 MHz ( period = 3.454 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.213 ns                ;
; 1246.546 ns                             ; 289.52 MHz ( period = 3.454 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.213 ns                ;
; 1246.546 ns                             ; 289.52 MHz ( period = 3.454 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.213 ns                ;
; 1246.559 ns                             ; 290.61 MHz ( period = 3.441 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.202 ns                ;
; 1246.620 ns                             ; 295.86 MHz ( period = 3.380 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.140 ns                ;
; 1246.679 ns                             ; 301.11 MHz ( period = 3.321 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.081 ns                ;
; 1246.679 ns                             ; 301.11 MHz ( period = 3.321 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.081 ns                ;
; 1246.680 ns                             ; 301.20 MHz ( period = 3.320 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.080 ns                ;
; 1246.680 ns                             ; 301.20 MHz ( period = 3.320 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.081 ns                ;
; 1246.686 ns                             ; 301.75 MHz ( period = 3.314 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.074 ns                ;
; 1246.692 ns                             ; 302.30 MHz ( period = 3.308 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.068 ns                ;
; 1246.701 ns                             ; 303.12 MHz ( period = 3.299 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.059 ns                ;
; 1246.753 ns                             ; 307.98 MHz ( period = 3.247 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.007 ns                ;
; 1246.774 ns                             ; 309.98 MHz ( period = 3.226 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.985 ns                ;
; 1246.838 ns                             ; 316.26 MHz ( period = 3.162 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.922 ns                ;
; 1246.845 ns                             ; 316.96 MHz ( period = 3.155 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.915 ns                ;
; 1246.860 ns                             ; 318.47 MHz ( period = 3.140 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.900 ns                ;
; 1246.874 ns                             ; 319.90 MHz ( period = 3.126 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.887 ns                ;
; 1246.917 ns                             ; 324.36 MHz ( period = 3.083 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.843 ns                ;
; 1246.926 ns                             ; 325.31 MHz ( period = 3.074 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.834 ns                ;
; 1246.969 ns                             ; 329.92 MHz ( period = 3.031 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.791 ns                ;
; 1246.992 ns                             ; 332.45 MHz ( period = 3.008 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.768 ns                ;
; 1246.992 ns                             ; 332.45 MHz ( period = 3.008 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.768 ns                ;
; 1247.011 ns                             ; 334.56 MHz ( period = 2.989 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.749 ns                ;
; 1247.026 ns                             ; 336.25 MHz ( period = 2.974 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 2.731 ns                ;
; 1247.026 ns                             ; 336.25 MHz ( period = 2.974 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 2.731 ns                ;
; 1247.063 ns                             ; 340.48 MHz ( period = 2.937 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.697 ns                ;
; 1247.129 ns                             ; 348.31 MHz ( period = 2.871 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.631 ns                ;
; 1247.227 ns                             ; 360.62 MHz ( period = 2.773 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 2.530 ns                ;
; 1247.263 ns                             ; 365.36 MHz ( period = 2.737 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.497 ns                ;
; 1247.263 ns                             ; 365.36 MHz ( period = 2.737 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.497 ns                ;
; 1247.264 ns                             ; 365.50 MHz ( period = 2.736 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.496 ns                ;
; 1247.280 ns                             ; 367.65 MHz ( period = 2.720 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.480 ns                ;
; 1247.306 ns                             ; 371.20 MHz ( period = 2.694 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.454 ns                ;
; 1247.322 ns                             ; 373.41 MHz ( period = 2.678 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.438 ns                ;
; 1247.322 ns                             ; 373.41 MHz ( period = 2.678 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.438 ns                ;
; 1247.352 ns                             ; 377.64 MHz ( period = 2.648 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.408 ns                ;
; 1247.361 ns                             ; 378.93 MHz ( period = 2.639 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.399 ns                ;
; 1247.383 ns                             ; 382.12 MHz ( period = 2.617 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.377 ns                ;
; 1247.445 ns                             ; 391.39 MHz ( period = 2.555 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.315 ns                ;
; 1247.445 ns                             ; 391.39 MHz ( period = 2.555 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.315 ns                ;
; 1247.446 ns                             ; 391.54 MHz ( period = 2.554 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.314 ns                ;
; 1247.452 ns                             ; 392.46 MHz ( period = 2.548 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.308 ns                ;
; 1247.498 ns                             ; 399.68 MHz ( period = 2.502 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.262 ns                ;
; 1247.646 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.114 ns                ;
; 1247.646 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.114 ns                ;
; 1247.647 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.113 ns                ;
; 1247.655 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.105 ns                ;
; 1247.655 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.105 ns                ;
; 1247.656 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.104 ns                ;
; 1247.662 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.098 ns                ;
; 1247.663 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.097 ns                ;
; 1247.663 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.097 ns                ;
; 1247.664 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.096 ns                ;
; 1247.670 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.090 ns                ;
; 1247.736 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.024 ns                ;
; 1247.736 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.024 ns                ;
; 1247.923 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|SCL_I             ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.837 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                              ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_CLK125'                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                               ; To                                    ; From Clock                                                                                    ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; -2.105 ns                               ; None                                                ; IF_I_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.252 ns                 ; 0.853 ns                ;
; -2.083 ns                               ; None                                                ; IF_Right_Data[10]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.818 ns                ;
; -2.082 ns                               ; None                                                ; IF_Right_Data[12]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.817 ns                ;
; -2.082 ns                               ; None                                                ; IF_Right_Data[9]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.817 ns                ;
; -2.081 ns                               ; None                                                ; IF_Right_Data[6]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.816 ns                ;
; -2.076 ns                               ; None                                                ; IF_I_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[16]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.252 ns                 ; 0.824 ns                ;
; -2.073 ns                               ; None                                                ; IF_Q_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.820 ns                ;
; -2.072 ns                               ; None                                                ; IF_Left_Data[7]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.819 ns                ;
; -2.071 ns                               ; None                                                ; IF_Q_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.818 ns                ;
; -2.071 ns                               ; None                                                ; IF_Q_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.818 ns                ;
; -2.070 ns                               ; None                                                ; IF_Left_Data[3]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.070 ns                               ; None                                                ; IF_Left_Data[1]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.070 ns                               ; None                                                ; IF_Q_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.069 ns                               ; None                                                ; IF_Left_Data[6]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.816 ns                ;
; -1.952 ns                               ; None                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.686 ns                ;
; -1.927 ns                               ; None                                                ; IF_Q_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.662 ns                ;
; -1.926 ns                               ; None                                                ; IF_Left_Data[12]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.661 ns                ;
; -1.926 ns                               ; None                                                ; IF_Left_Data[10]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.661 ns                ;
; -1.926 ns                               ; None                                                ; IF_Right_Data[11]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.661 ns                ;
; -1.926 ns                               ; None                                                ; IF_Right_Data[7]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.661 ns                ;
; -1.926 ns                               ; None                                                ; IF_Right_Data[4]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.661 ns                ;
; -1.926 ns                               ; None                                                ; IF_Right_Data[1]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.661 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[14]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.660 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[13]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.660 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[9]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.660 ns                ;
; -1.925 ns                               ; None                                                ; IF_Right_Data[14]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.660 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[15]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.660 ns                ;
; -1.924 ns                               ; None                                                ; IF_Left_Data[11]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.924 ns                               ; None                                                ; IF_Right_Data[13]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.924 ns                               ; None                                                ; IF_Right_Data[8]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.924 ns                               ; None                                                ; IF_Right_Data[2]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.923 ns                               ; None                                                ; IF_Right_Data[15]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.658 ns                ;
; -1.923 ns                               ; None                                                ; IF_Right_Data[5]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.658 ns                ;
; -1.923 ns                               ; None                                                ; IF_Right_Data[3]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.658 ns                ;
; -1.923 ns                               ; None                                                ; IF_Right_Data[0]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.658 ns                ;
; -1.923 ns                               ; None                                                ; IF_Q_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.658 ns                ;
; -1.915 ns                               ; None                                                ; IF_I_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[19]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.662 ns                ;
; -1.914 ns                               ; None                                                ; IF_Left_Data[8]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Left_Data[2]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_I_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[26]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_I_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[24]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Q_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_I_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[4]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[28]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[17]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[15]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[5]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[29]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[18]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.911 ns                               ; None                                                ; IF_Left_Data[0]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[30]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[22]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Q_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Q_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.910 ns                               ; None                                                ; IF_I_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[25]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_I_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[23]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_xmit_req                        ; NWire_xmit:P_IQPWM|DIFF_CLK.iq0       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -0.328 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 5.385 ns                ;
; -0.328 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 5.385 ns                ;
; -0.282 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.075 ns                  ; 5.357 ns                ;
; -0.282 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][7]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.075 ns                  ; 5.357 ns                ;
; -0.282 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][9]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.075 ns                  ; 5.357 ns                ;
; -0.282 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][10]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.075 ns                  ; 5.357 ns                ;
; -0.282 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][11]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.075 ns                  ; 5.357 ns                ;
; -0.172 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.249 ns                ;
; -0.172 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.249 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[7]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[3]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[11]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[6]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[2]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[14]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[10]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[5]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[4]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[1]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[13]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[12]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[0]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[9]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.164 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[8]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.077 ns                  ; 5.241 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[27]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[35]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[31]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[26]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[34]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[30]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[37]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[36]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[25]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[32]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[24]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[33]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[29]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.070 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[28]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.098 ns                  ; 5.168 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[43]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[39]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[47]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[23]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[42]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[38]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[46]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[41]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[45]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[40]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.056 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[44]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.094 ns                  ; 5.150 ns                ;
; -0.035 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 5.092 ns                ;
; -0.035 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 5.092 ns                ;
; -0.035 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 5.092 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[15]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[7]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[14]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[11]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[6]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[13]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[12]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[10]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[9]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[8]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.110 ns                ;
; -0.003 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.076 ns                  ; 5.079 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 5.032 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 5.032 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][7]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 5.032 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][8]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 5.032 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][9]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 5.032 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][9]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 5.032 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][10]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 5.032 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][10]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 5.032 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][11]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 5.032 ns                ;
; 0.067 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.076 ns                  ; 5.009 ns                ;
; 0.067 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.076 ns                  ; 5.009 ns                ;
; 0.067 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.076 ns                  ; 5.009 ns                ;
; 0.067 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][8]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.076 ns                  ; 5.009 ns                ;
; 0.067 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][10]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.076 ns                  ; 5.009 ns                ;
; 0.073 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.990 ns                ;
; 0.073 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.990 ns                ;
; 0.073 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.990 ns                ;
; 0.073 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.990 ns                ;
; 0.073 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.990 ns                ;
; 0.073 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.990 ns                ;
; 0.095 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.072 ns                  ; 4.977 ns                ;
; 0.095 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][5]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.072 ns                  ; 4.977 ns                ;
; 0.095 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][6]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.072 ns                  ; 4.977 ns                ;
; 0.095 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][7]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.072 ns                  ; 4.977 ns                ;
; 0.099 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][6]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.073 ns                  ; 4.974 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.061 ns                  ; 4.951 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.061 ns                  ; 4.951 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.061 ns                  ; 4.951 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.061 ns                  ; 4.951 ns                ;
; 0.112 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.950 ns                ;
; 0.112 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.950 ns                ;
; 0.112 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.950 ns                ;
; 0.112 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.950 ns                ;
; 0.112 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.950 ns                ;
; 0.112 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.950 ns                ;
; 0.116 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.947 ns                ;
; 0.116 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.947 ns                ;
; 0.120 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.075 ns                  ; 4.955 ns                ;
; 0.120 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][12]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.075 ns                  ; 4.955 ns                ;
; 0.122 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][6]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 4.948 ns                ;
; 0.122 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][8]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 4.948 ns                ;
; 0.123 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.079 ns                  ; 4.956 ns                ;
; 0.123 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.079 ns                  ; 4.956 ns                ;
; 0.123 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.079 ns                  ; 4.956 ns                ;
; 0.123 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.079 ns                  ; 4.956 ns                ;
; 0.123 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.079 ns                  ; 4.956 ns                ;
; 0.123 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.072 ns                  ; 4.949 ns                ;
; 0.123 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.072 ns                  ; 4.949 ns                ;
; 0.123 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][6]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.072 ns                  ; 4.949 ns                ;
; 0.123 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][11]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.072 ns                  ; 4.949 ns                ;
; 0.126 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 4.967 ns                ;
; 0.126 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 4.967 ns                ;
; 0.149 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.081 ns                  ; 4.932 ns                ;
; 0.149 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.081 ns                  ; 4.932 ns                ;
; 0.149 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.081 ns                  ; 4.932 ns                ;
; 0.149 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.081 ns                  ; 4.932 ns                ;
; 0.149 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.081 ns                  ; 4.932 ns                ;
; 0.149 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.081 ns                  ; 4.932 ns                ;
; 0.157 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][9]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.075 ns                  ; 4.918 ns                ;
; 0.190 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.873 ns                ;
; 0.190 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.873 ns                ;
; 0.190 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.873 ns                ;
; 0.190 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.873 ns                ;
; 0.190 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.873 ns                ;
; 0.190 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.873 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                       ;                                                                                               ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_MDIO_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                 ; From Clock                                                                                    ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; 31.312 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.874 ns                 ; 5.562 ns                ;
; 31.312 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.874 ns                 ; 5.562 ns                ;
; 31.312 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.874 ns                 ; 5.562 ns                ;
; 31.312 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.874 ns                 ; 5.562 ns                ;
; 31.312 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.874 ns                 ; 5.562 ns                ;
; 31.312 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.874 ns                 ; 5.562 ns                ;
; 31.312 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.874 ns                 ; 5.562 ns                ;
; 31.897 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 4.973 ns                ;
; 31.897 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 4.973 ns                ;
; 31.897 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 4.973 ns                ;
; 32.415 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|MDIO                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.873 ns                 ; 4.458 ns                ;
; 32.904 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.878 ns                 ; 3.974 ns                ;
; 32.904 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.878 ns                 ; 3.974 ns                ;
; 32.904 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.878 ns                 ; 3.974 ns                ;
; 32.904 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.878 ns                 ; 3.974 ns                ;
; 32.904 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.878 ns                 ; 3.974 ns                ;
; 33.914 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 2.956 ns                ;
; 33.916 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 2.954 ns                ;
; 33.917 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 2.953 ns                ;
; 33.921 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 2.949 ns                ;
; 33.921 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 2.949 ns                ;
; 33.921 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 2.949 ns                ;
; 33.921 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 2.949 ns                ;
; 34.156 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 2.716 ns                ;
; 34.156 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 2.716 ns                ;
; 34.156 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 2.716 ns                ;
; 34.156 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 2.716 ns                ;
; 34.156 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 2.716 ns                ;
; 34.156 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 2.716 ns                ;
; 34.417 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write[0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.871 ns                 ; 2.454 ns                ;
; 34.977 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_done           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.865 ns                 ; 1.888 ns                ;
; 35.021 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write_done          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.871 ns                 ; 1.850 ns                ;
; 35.055 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read[0]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 1.815 ns                ;
; 35.069 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 1.803 ns                ;
; 35.069 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 1.803 ns                ;
; 35.069 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 1.803 ns                ;
; 35.069 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 1.803 ns                ;
; 35.069 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.872 ns                 ; 1.803 ns                ;
; 35.316 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.870 ns                 ; 1.554 ns                ;
; 69.803 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 7.105 ns                ;
; 69.803 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 7.105 ns                ;
; 69.803 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 7.105 ns                ;
; 69.803 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 7.105 ns                ;
; 69.803 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 7.105 ns                ;
; 69.803 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 7.105 ns                ;
; 69.803 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 7.105 ns                ;
; 69.803 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 7.105 ns                ;
; 70.020 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.882 ns                ;
; 70.020 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.882 ns                ;
; 70.020 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.882 ns                ;
; 70.020 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.882 ns                ;
; 70.020 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.882 ns                ;
; 70.020 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.882 ns                ;
; 70.020 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.882 ns                ;
; 70.020 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.882 ns                ;
; 70.023 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.878 ns                ;
; 70.023 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.878 ns                ;
; 70.023 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.878 ns                ;
; 70.023 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.878 ns                ;
; 70.023 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.878 ns                ;
; 70.023 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.878 ns                ;
; 70.023 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.878 ns                ;
; 70.023 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.878 ns                ;
; 70.077 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.826 ns                ;
; 70.077 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.826 ns                ;
; 70.077 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.826 ns                ;
; 70.077 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.826 ns                ;
; 70.077 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.826 ns                ;
; 70.077 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.826 ns                ;
; 70.077 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.826 ns                ;
; 70.077 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.826 ns                ;
; 70.117 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 6.791 ns                ;
; 70.117 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 6.791 ns                ;
; 70.117 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 6.791 ns                ;
; 70.117 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 6.791 ns                ;
; 70.117 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 6.791 ns                ;
; 70.117 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 6.791 ns                ;
; 70.117 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 6.791 ns                ;
; 70.117 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.908 ns                 ; 6.791 ns                ;
; 70.334 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.568 ns                ;
; 70.334 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.568 ns                ;
; 70.334 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.568 ns                ;
; 70.334 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.568 ns                ;
; 70.334 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.568 ns                ;
; 70.334 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.568 ns                ;
; 70.334 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.568 ns                ;
; 70.334 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.902 ns                 ; 6.568 ns                ;
; 70.337 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.564 ns                ;
; 70.337 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.564 ns                ;
; 70.337 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.564 ns                ;
; 70.337 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.564 ns                ;
; 70.337 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.564 ns                ;
; 70.337 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.564 ns                ;
; 70.337 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.564 ns                ;
; 70.337 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.901 ns                 ; 6.564 ns                ;
; 70.391 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.512 ns                ;
; 70.391 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.512 ns                ;
; 70.391 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.512 ns                ;
; 70.391 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.512 ns                ;
; 70.391 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.512 ns                ;
; 70.391 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.512 ns                ;
; 70.391 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.512 ns                ;
; 70.391 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.903 ns                 ; 6.512 ns                ;
; 71.685 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 5.214 ns                ;
; 71.685 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 5.214 ns                ;
; 71.685 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 5.214 ns                ;
; 71.685 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 5.214 ns                ;
; 71.685 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 5.214 ns                ;
; 71.685 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 5.214 ns                ;
; 72.025 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 4.874 ns                ;
; 72.025 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 4.874 ns                ;
; 72.025 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 4.874 ns                ;
; 72.025 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 4.874 ns                ;
; 72.025 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 4.874 ns                ;
; 72.025 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.899 ns                 ; 4.874 ns                ;
; 72.427 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.879 ns                 ; 4.452 ns                ;
; 72.580 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.873 ns                 ; 4.293 ns                ;
; 72.767 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.879 ns                 ; 4.112 ns                ;
; 72.920 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.873 ns                 ; 3.953 ns                ;
; 73.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.370 ns                ;
; 73.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.370 ns                ;
; 73.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.370 ns                ;
; 73.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.370 ns                ;
; 73.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.370 ns                ;
; 73.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.370 ns                ;
; 73.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.370 ns                ;
; 73.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.370 ns                ;
; 73.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.370 ns                ;
; 73.839 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.030 ns                ;
; 73.839 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.030 ns                ;
; 73.839 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.030 ns                ;
; 73.839 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.030 ns                ;
; 73.839 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.030 ns                ;
; 73.839 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.030 ns                ;
; 73.839 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.030 ns                ;
; 73.839 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.030 ns                ;
; 73.839 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.869 ns                 ; 3.030 ns                ;
; 73.923 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.873 ns                 ; 2.950 ns                ;
; 74.351 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.873 ns                 ; 2.522 ns                ;
; 74.803 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.873 ns                 ; 2.070 ns                ;
; 75.084 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.873 ns                 ; 1.789 ns                ;
; 391.054 ns                              ; 111.78 MHz ( period = 8.946 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[2]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.730 ns                ;
; 391.054 ns                              ; 111.78 MHz ( period = 8.946 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[0]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.730 ns                ;
; 391.054 ns                              ; 111.78 MHz ( period = 8.946 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[1]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.730 ns                ;
; 391.076 ns                              ; 112.06 MHz ( period = 8.924 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[2]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.708 ns                ;
; 391.076 ns                              ; 112.06 MHz ( period = 8.924 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[0]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.708 ns                ;
; 391.076 ns                              ; 112.06 MHz ( period = 8.924 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[1]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.708 ns                ;
; 391.180 ns                              ; 113.38 MHz ( period = 8.820 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[2]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.790 ns                ; 8.610 ns                ;
; 391.180 ns                              ; 113.38 MHz ( period = 8.820 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[0]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.790 ns                ; 8.610 ns                ;
; 391.180 ns                              ; 113.38 MHz ( period = 8.820 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[1]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.790 ns                ; 8.610 ns                ;
; 391.207 ns                              ; 113.73 MHz ( period = 8.793 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[28]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.795 ns                ; 8.588 ns                ;
; 391.207 ns                              ; 113.73 MHz ( period = 8.793 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[29]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.795 ns                ; 8.588 ns                ;
; 391.207 ns                              ; 113.73 MHz ( period = 8.793 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[31]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.795 ns                ; 8.588 ns                ;
; 391.207 ns                              ; 113.73 MHz ( period = 8.793 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[30]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.795 ns                ; 8.588 ns                ;
; 391.207 ns                              ; 113.73 MHz ( period = 8.793 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[26]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.795 ns                ; 8.588 ns                ;
; 391.207 ns                              ; 113.73 MHz ( period = 8.793 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[27]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.795 ns                ; 8.588 ns                ;
; 391.207 ns                              ; 113.73 MHz ( period = 8.793 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[25]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.795 ns                ; 8.588 ns                ;
; 391.207 ns                              ; 113.73 MHz ( period = 8.793 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[24]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.795 ns                ; 8.588 ns                ;
; 391.225 ns                              ; 113.96 MHz ( period = 8.775 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[2]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.559 ns                ;
; 391.225 ns                              ; 113.96 MHz ( period = 8.775 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[0]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.559 ns                ;
; 391.225 ns                              ; 113.96 MHz ( period = 8.775 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[1]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.559 ns                ;
; 391.333 ns                              ; 115.38 MHz ( period = 8.667 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[24]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.448 ns                ;
; 391.333 ns                              ; 115.38 MHz ( period = 8.667 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[26]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.448 ns                ;
; 391.333 ns                              ; 115.38 MHz ( period = 8.667 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[22]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.448 ns                ;
; 391.333 ns                              ; 115.38 MHz ( period = 8.667 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[23]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.448 ns                ;
; 391.333 ns                              ; 115.38 MHz ( period = 8.667 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[18]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.448 ns                ;
; 391.333 ns                              ; 115.38 MHz ( period = 8.667 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[19]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.448 ns                ;
; 391.333 ns                              ; 115.38 MHz ( period = 8.667 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[20]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.448 ns                ;
; 391.333 ns                              ; 115.38 MHz ( period = 8.667 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[21]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.448 ns                ;
; 391.348 ns                              ; 115.58 MHz ( period = 8.652 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[28]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.441 ns                ;
; 391.348 ns                              ; 115.58 MHz ( period = 8.652 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[29]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.441 ns                ;
; 391.348 ns                              ; 115.58 MHz ( period = 8.652 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[31]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.441 ns                ;
; 391.348 ns                              ; 115.58 MHz ( period = 8.652 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[30]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.441 ns                ;
; 391.348 ns                              ; 115.58 MHz ( period = 8.652 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[26]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.441 ns                ;
; 391.348 ns                              ; 115.58 MHz ( period = 8.652 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[27]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.441 ns                ;
; 391.348 ns                              ; 115.58 MHz ( period = 8.652 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[25]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.441 ns                ;
; 391.348 ns                              ; 115.58 MHz ( period = 8.652 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[24]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.441 ns                ;
; 391.355 ns                              ; 115.67 MHz ( period = 8.645 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[24]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.426 ns                ;
; 391.355 ns                              ; 115.67 MHz ( period = 8.645 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[26]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.426 ns                ;
; 391.355 ns                              ; 115.67 MHz ( period = 8.645 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[22]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.426 ns                ;
; 391.355 ns                              ; 115.67 MHz ( period = 8.645 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[23]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.426 ns                ;
; 391.355 ns                              ; 115.67 MHz ( period = 8.645 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[18]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.426 ns                ;
; 391.355 ns                              ; 115.67 MHz ( period = 8.645 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[19]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.426 ns                ;
; 391.355 ns                              ; 115.67 MHz ( period = 8.645 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[20]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.426 ns                ;
; 391.355 ns                              ; 115.67 MHz ( period = 8.645 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[21]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.781 ns                ; 8.426 ns                ;
; 391.389 ns                              ; 116.13 MHz ( period = 8.611 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[25]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.769 ns                ; 8.380 ns                ;
; 391.389 ns                              ; 116.13 MHz ( period = 8.611 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[17]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.769 ns                ; 8.380 ns                ;
; 391.407 ns                              ; 116.37 MHz ( period = 8.593 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[7]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.767 ns                ; 8.360 ns                ;
; 391.407 ns                              ; 116.37 MHz ( period = 8.593 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[5]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.767 ns                ; 8.360 ns                ;
; 391.407 ns                              ; 116.37 MHz ( period = 8.593 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[16]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.767 ns                ; 8.360 ns                ;
; 391.409 ns                              ; 116.40 MHz ( period = 8.591 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[2]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.375 ns                ;
; 391.409 ns                              ; 116.40 MHz ( period = 8.591 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[0]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.375 ns                ;
; 391.409 ns                              ; 116.40 MHz ( period = 8.591 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[1]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.784 ns                ; 8.375 ns                ;
; 391.410 ns                              ; 116.41 MHz ( period = 8.590 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[2]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.790 ns                ; 8.380 ns                ;
; 391.410 ns                              ; 116.41 MHz ( period = 8.590 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[0]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.790 ns                ; 8.380 ns                ;
; 391.410 ns                              ; 116.41 MHz ( period = 8.590 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[1]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.790 ns                ; 8.380 ns                ;
; 391.411 ns                              ; 116.43 MHz ( period = 8.589 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[25]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.769 ns                ; 8.358 ns                ;
; 391.411 ns                              ; 116.43 MHz ( period = 8.589 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[17]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.769 ns                ; 8.358 ns                ;
; 391.424 ns                              ; 116.60 MHz ( period = 8.576 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[9]      ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.365 ns                ;
; 391.424 ns                              ; 116.60 MHz ( period = 8.576 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[10]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.789 ns                ; 8.365 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                    ;                                                                                               ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                                                                                                                                                                   ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; 14.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 5.703 ns                ;
; 14.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[12]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 5.702 ns                ;
; 14.043 ns                               ; 83.93 MHz ( period = 11.914 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[11]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 5.690 ns                ;
; 14.475 ns                               ; 90.50 MHz ( period = 11.050 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[10]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 5.258 ns                ;
; 14.477 ns                               ; 90.53 MHz ( period = 11.046 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[9]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 5.256 ns                ;
; 14.736 ns                               ; 94.98 MHz ( period = 10.528 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[8]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 4.997 ns                ;
; 14.870 ns                               ; 97.47 MHz ( period = 10.260 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.207 ns                 ; 5.337 ns                ;
; 14.870 ns                               ; 97.47 MHz ( period = 10.260 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.212 ns                 ; 5.342 ns                ;
; 14.870 ns                               ; 97.47 MHz ( period = 10.260 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.207 ns                 ; 5.337 ns                ;
; 14.880 ns                               ; 97.66 MHz ( period = 10.240 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.226 ns                 ; 5.346 ns                ;
; 14.880 ns                               ; 97.66 MHz ( period = 10.240 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 5.351 ns                ;
; 14.880 ns                               ; 97.66 MHz ( period = 10.240 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.226 ns                 ; 5.346 ns                ;
; 14.887 ns                               ; 97.79 MHz ( period = 10.226 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[10]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.759 ns                 ; 4.872 ns                ;
; 14.889 ns                               ; 97.83 MHz ( period = 10.222 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[9]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.759 ns                 ; 4.870 ns                ;
; 14.896 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.229 ns                 ; 5.333 ns                ;
; 14.896 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.234 ns                 ; 5.338 ns                ;
; 14.896 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.229 ns                 ; 5.333 ns                ;
; 14.900 ns                               ; 98.04 MHz ( period = 10.200 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 5.331 ns                ;
; 14.900 ns                               ; 98.04 MHz ( period = 10.200 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.236 ns                 ; 5.336 ns                ;
; 14.900 ns                               ; 98.04 MHz ( period = 10.200 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 5.331 ns                ;
; 14.900 ns                               ; 98.04 MHz ( period = 10.200 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.759 ns                 ; 4.859 ns                ;
; 15.141 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[7]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 4.592 ns                ;
; 15.191 ns                               ; 103.97 MHz ( period = 9.618 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[6]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 4.542 ns                ;
; 15.331 ns                               ; 107.09 MHz ( period = 9.338 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.759 ns                 ; 4.428 ns                ;
; 15.334 ns                               ; 107.16 MHz ( period = 9.332 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.759 ns                 ; 4.425 ns                ;
; 15.529 ns                               ; 111.83 MHz ( period = 8.942 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.202 ns                 ; 4.673 ns                ;
; 15.529 ns                               ; 111.83 MHz ( period = 8.942 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.207 ns                 ; 4.678 ns                ;
; 15.529 ns                               ; 111.83 MHz ( period = 8.942 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.202 ns                 ; 4.673 ns                ;
; 15.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[5]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 4.192 ns                ;
; 15.556 ns                               ; 112.51 MHz ( period = 8.888 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.198 ns                 ; 4.642 ns                ;
; 15.556 ns                               ; 112.51 MHz ( period = 8.888 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.203 ns                 ; 4.647 ns                ;
; 15.556 ns                               ; 112.51 MHz ( period = 8.888 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.198 ns                 ; 4.642 ns                ;
; 15.566 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.200 ns                 ; 4.634 ns                ;
; 15.566 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 4.639 ns                ;
; 15.566 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.200 ns                 ; 4.634 ns                ;
; 15.566 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 4.640 ns                ;
; 15.566 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.211 ns                 ; 4.645 ns                ;
; 15.566 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 4.640 ns                ;
; 15.575 ns                               ; 112.99 MHz ( period = 8.850 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.204 ns                 ; 4.629 ns                ;
; 15.575 ns                               ; 112.99 MHz ( period = 8.850 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.209 ns                 ; 4.634 ns                ;
; 15.575 ns                               ; 112.99 MHz ( period = 8.850 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.204 ns                 ; 4.629 ns                ;
; 15.577 ns                               ; 113.05 MHz ( period = 8.846 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 4.629 ns                ;
; 15.577 ns                               ; 113.05 MHz ( period = 8.846 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.211 ns                 ; 4.634 ns                ;
; 15.577 ns                               ; 113.05 MHz ( period = 8.846 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 4.629 ns                ;
; 15.633 ns                               ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.228 ns                 ; 4.595 ns                ;
; 15.633 ns                               ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.233 ns                 ; 4.600 ns                ;
; 15.633 ns                               ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.228 ns                 ; 4.595 ns                ;
; 15.663 ns                               ; 115.29 MHz ( period = 8.674 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.233 ns                 ; 4.570 ns                ;
; 15.663 ns                               ; 115.29 MHz ( period = 8.674 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.238 ns                 ; 4.575 ns                ;
; 15.663 ns                               ; 115.29 MHz ( period = 8.674 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.233 ns                 ; 4.570 ns                ;
; 15.678 ns                               ; 115.69 MHz ( period = 8.644 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.233 ns                 ; 4.555 ns                ;
; 15.678 ns                               ; 115.69 MHz ( period = 8.644 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.238 ns                 ; 4.560 ns                ;
; 15.678 ns                               ; 115.69 MHz ( period = 8.644 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.233 ns                 ; 4.555 ns                ;
; 15.705 ns                               ; 116.41 MHz ( period = 8.590 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.233 ns                 ; 4.528 ns                ;
; 15.705 ns                               ; 116.41 MHz ( period = 8.590 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.238 ns                 ; 4.533 ns                ;
; 15.705 ns                               ; 116.41 MHz ( period = 8.590 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.233 ns                 ; 4.528 ns                ;
; 15.769 ns                               ; 118.18 MHz ( period = 8.462 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[4]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.964 ns                ;
; 15.801 ns                               ; 119.08 MHz ( period = 8.398 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.735 ns                 ; 3.934 ns                ;
; 15.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[3]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.911 ns                ;
; 15.925 ns                               ; 122.70 MHz ( period = 8.150 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.838 ns                ;
; 15.941 ns                               ; 123.18 MHz ( period = 8.118 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 4.264 ns                ;
; 15.941 ns                               ; 123.18 MHz ( period = 8.118 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.210 ns                 ; 4.269 ns                ;
; 15.941 ns                               ; 123.18 MHz ( period = 8.118 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 4.264 ns                ;
; 16.040 ns                               ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a2                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.693 ns                ;
; 16.040 ns                               ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a3                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.693 ns                ;
; 16.040 ns                               ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|parity8                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.693 ns                ;
; 16.040 ns                               ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[0]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.693 ns                ;
; 16.075 ns                               ; 127.39 MHz ( period = 7.850 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.157 ns                ;
; 16.075 ns                               ; 127.39 MHz ( period = 7.850 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.162 ns                ;
; 16.075 ns                               ; 127.39 MHz ( period = 7.850 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.157 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[12]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[11]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[10]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[9]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[1]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[0]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.650 ns                ;
; 16.134 ns                               ; 129.33 MHz ( period = 7.732 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[14]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 3.602 ns                ;
; 16.134 ns                               ; 129.33 MHz ( period = 7.732 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[13]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 3.602 ns                ;
; 16.175 ns                               ; 130.72 MHz ( period = 7.650 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[2]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.558 ns                ;
; 16.274 ns                               ; 134.19 MHz ( period = 7.452 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.252 ns                ;
; 16.274 ns                               ; 134.19 MHz ( period = 7.452 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[54]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.252 ns                ;
; 16.274 ns                               ; 134.19 MHz ( period = 7.452 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.252 ns                ;
; 16.293 ns                               ; 134.88 MHz ( period = 7.414 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[1]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.440 ns                ;
; 16.327 ns                               ; 136.13 MHz ( period = 7.346 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.436 ns                ;
; 16.341 ns                               ; 136.65 MHz ( period = 7.318 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a1                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.392 ns                ;
; 16.341 ns                               ; 136.65 MHz ( period = 7.318 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a0                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.392 ns                ;
; 16.440 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.527 ns                 ; 4.087 ns                ;
; 16.440 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.527 ns                 ; 4.087 ns                ;
; 16.440 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.527 ns                 ; 4.087 ns                ;
; 16.440 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[43]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.527 ns                 ; 4.087 ns                ;
; 16.440 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[44]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.527 ns                 ; 4.087 ns                ;
; 16.440 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.527 ns                 ; 4.087 ns                ;
; 16.440 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.527 ns                 ; 4.087 ns                ;
; 16.440 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[39]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.527 ns                 ; 4.087 ns                ;
; 16.486 ns                               ; 142.29 MHz ( period = 7.028 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_address_reg0                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 3.751 ns                ;
; 16.486 ns                               ; 142.29 MHz ( period = 7.028 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_datain_reg0                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.242 ns                 ; 3.756 ns                ;
; 16.486 ns                               ; 142.29 MHz ( period = 7.028 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_we_reg                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 3.751 ns                ;
; 16.498 ns                               ; 142.78 MHz ( period = 7.004 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[40]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 4.033 ns                ;
; 16.498 ns                               ; 142.78 MHz ( period = 7.004 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 4.033 ns                ;
; 16.498 ns                               ; 142.78 MHz ( period = 7.004 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[41]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 4.033 ns                ;
; 16.498 ns                               ; 142.78 MHz ( period = 7.004 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[32]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 4.033 ns                ;
; 16.498 ns                               ; 142.78 MHz ( period = 7.004 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[33]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 4.033 ns                ;
; 16.566 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.965 ns                ;
; 16.566 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.965 ns                ;
; 16.566 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.965 ns                ;
; 16.566 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.965 ns                ;
; 16.566 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.965 ns                ;
; 16.566 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.965 ns                ;
; 16.566 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.965 ns                ;
; 16.566 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.965 ns                ;
; 16.652 ns                               ; 149.34 MHz ( period = 6.696 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a2                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.759 ns                 ; 3.107 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.675 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.850 ns                ;
; 16.676 ns                               ; 150.42 MHz ( period = 6.648 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.849 ns                ;
; 16.679 ns                               ; 150.56 MHz ( period = 6.642 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.084 ns                ;
; 16.753 ns                               ; 153.99 MHz ( period = 6.494 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a0                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.010 ns                ;
; 16.753 ns                               ; 153.99 MHz ( period = 6.494 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a1                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.010 ns                ;
; 16.753 ns                               ; 153.99 MHz ( period = 6.494 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|parity8                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.010 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.756 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.756 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[42]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.756 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.756 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.769 ns                               ; 154.75 MHz ( period = 6.462 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.765 ns                ;
; 16.778 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.755 ns                ;
; 16.778 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.755 ns                ;
; 16.778 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.755 ns                ;
; 16.778 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.755 ns                ;
; 16.778 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.755 ns                ;
; 16.778 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.755 ns                ;
; 16.778 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.755 ns                ;
; 16.778 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.755 ns                ;
; 16.778 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.755 ns                ;
; 16.793 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.740 ns                ;
; 16.793 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.740 ns                ;
; 16.793 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.740 ns                ;
; 16.793 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.740 ns                ;
; 16.793 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.740 ns                ;
; 16.793 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.740 ns                ;
; 16.793 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.740 ns                ;
; 16.793 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.740 ns                ;
; 16.793 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.740 ns                ;
; 16.815 ns                               ; 156.99 MHz ( period = 6.370 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.716 ns                ;
; 16.815 ns                               ; 156.99 MHz ( period = 6.370 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[36]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.716 ns                ;
; 16.815 ns                               ; 156.99 MHz ( period = 6.370 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[35]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.716 ns                ;
; 16.815 ns                               ; 156.99 MHz ( period = 6.370 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[34]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.716 ns                ;
; 16.815 ns                               ; 156.99 MHz ( period = 6.370 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[38]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.716 ns                ;
; 16.830 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.696 ns                ;
; 16.830 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.696 ns                ;
; 16.830 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.696 ns                ;
; 16.830 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.696 ns                ;
; 16.830 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.696 ns                ;
; 16.837 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.696 ns                ;
; 16.837 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.533 ns                 ; 3.696 ns                ;
; 16.856 ns                               ; 159.03 MHz ( period = 6.288 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.678 ns                ;
; 16.856 ns                               ; 159.03 MHz ( period = 6.288 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.678 ns                ;
; 16.856 ns                               ; 159.03 MHz ( period = 6.288 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.678 ns                ;
; 16.856 ns                               ; 159.03 MHz ( period = 6.288 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.678 ns                ;
; 16.856 ns                               ; 159.03 MHz ( period = 6.288 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.678 ns                ;
; 16.856 ns                               ; 159.03 MHz ( period = 6.288 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.678 ns                ;
; 16.856 ns                               ; 159.03 MHz ( period = 6.288 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.534 ns                 ; 3.678 ns                ;
; 16.968 ns                               ; 164.91 MHz ( period = 6.064 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 2.795 ns                ;
; 17.017 ns                               ; 167.62 MHz ( period = 5.966 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.524 ns                 ; 3.507 ns                ;
; 17.066 ns                               ; 170.42 MHz ( period = 5.868 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.456 ns                ;
; 17.159 ns                               ; 175.99 MHz ( period = 5.682 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.372 ns                ;
; 17.159 ns                               ; 175.99 MHz ( period = 5.682 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.372 ns                ;
; 17.159 ns                               ; 175.99 MHz ( period = 5.682 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.372 ns                ;
; 17.159 ns                               ; 175.99 MHz ( period = 5.682 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.372 ns                ;
; 17.159 ns                               ; 175.99 MHz ( period = 5.682 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.372 ns                ;
; 17.159 ns                               ; 175.99 MHz ( period = 5.682 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.372 ns                ;
; 17.159 ns                               ; 175.99 MHz ( period = 5.682 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.531 ns                 ; 3.372 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                                                                                                                                                      ;              ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                   ; To                                                                                                                                                                     ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.586 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[0]                                                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.418 ns                   ; 1.004 ns                 ;
; 0.623 ns                                ; FIFO:RXF|inptr[1]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.417 ns                   ; 1.040 ns                 ;
; 0.629 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[7]                                                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.417 ns                   ; 1.046 ns                 ;
; 0.642 ns                                ; FIFO:RXF|inptr[10]                                                                                                                                                     ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.417 ns                   ; 1.059 ns                 ;
; 0.642 ns                                ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.417 ns                   ; 1.059 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED11|LED                                                                                                                                              ; Led_flash:Flash_LED11|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[1]                                                                                                                                                          ; CC_address[1]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[2]                                                                                                                                                          ; CC_address[2]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[3]                                                                                                                                                          ; CC_address[3]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[0]                                                                                                                                                          ; CC_address[0]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|id[7]                                                                                                                                                ; NWire_xmit:ser_no|id[7]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[0]                                                                                                                                               ; debounce:de_dot|count[0]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[1]                                                                                                                                               ; debounce:de_dot|count[1]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[2]                                                                                                                                               ; debounce:de_dot|count[2]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[3]                                                                                                                                               ; debounce:de_dot|count[3]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[4]                                                                                                                                               ; debounce:de_dot|count[4]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[5]                                                                                                                                               ; debounce:de_dot|count[5]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[6]                                                                                                                                               ; debounce:de_dot|count[6]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[7]                                                                                                                                               ; debounce:de_dot|count[7]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[8]                                                                                                                                               ; debounce:de_dot|count[8]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[9]                                                                                                                                               ; debounce:de_dot|count[9]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[10]                                                                                                                                              ; debounce:de_dot|count[10]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[11]                                                                                                                                              ; debounce:de_dot|count[11]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[12]                                                                                                                                              ; debounce:de_dot|count[12]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[13]                                                                                                                                              ; debounce:de_dot|count[13]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[14]                                                                                                                                              ; debounce:de_dot|count[14]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[15]                                                                                                                                              ; debounce:de_dot|count[15]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[16]                                                                                                                                              ; debounce:de_dot|count[16]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[17]                                                                                                                                              ; debounce:de_dot|count[17]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[18]                                                                                                                                              ; debounce:de_dot|count[18]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|clean_pb                                                                                                                                               ; debounce:de_dot|clean_pb                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[0]                                                                                                                                              ; debounce:de_dash|count[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[0]                                                                                                                                               ; debounce:de_PTT|count[0]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[1]                                                                                                                                              ; debounce:de_dash|count[1]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[1]                                                                                                                                               ; debounce:de_PTT|count[1]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[2]                                                                                                                                              ; debounce:de_dash|count[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[2]                                                                                                                                               ; debounce:de_PTT|count[2]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[3]                                                                                                                                              ; debounce:de_dash|count[3]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[3]                                                                                                                                               ; debounce:de_PTT|count[3]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[4]                                                                                                                                              ; debounce:de_dash|count[4]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[4]                                                                                                                                               ; debounce:de_PTT|count[4]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[5]                                                                                                                                              ; debounce:de_dash|count[5]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[5]                                                                                                                                               ; debounce:de_PTT|count[5]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[6]                                                                                                                                              ; debounce:de_dash|count[6]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[6]                                                                                                                                               ; debounce:de_PTT|count[6]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[7]                                                                                                                                              ; debounce:de_dash|count[7]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[7]                                                                                                                                               ; debounce:de_PTT|count[7]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[8]                                                                                                                                              ; debounce:de_dash|count[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[8]                                                                                                                                               ; debounce:de_PTT|count[8]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[9]                                                                                                                                              ; debounce:de_dash|count[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[9]                                                                                                                                               ; debounce:de_PTT|count[9]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[10]                                                                                                                                             ; debounce:de_dash|count[10]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[10]                                                                                                                                              ; debounce:de_PTT|count[10]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[11]                                                                                                                                             ; debounce:de_dash|count[11]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[11]                                                                                                                                              ; debounce:de_PTT|count[11]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[12]                                                                                                                                             ; debounce:de_dash|count[12]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                                        ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[12]                                                                                                                                              ; debounce:de_PTT|count[12]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                                         ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[13]                                                                                                                                             ; debounce:de_dash|count[13]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                                      ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[13]                                                                                                                                              ; debounce:de_PTT|count[13]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                                         ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                                       ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[14]                                                                                                                                             ; debounce:de_dash|count[14]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                                      ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[14]                                                                                                                                              ; debounce:de_PTT|count[14]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                                       ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[15]                                                                                                                                             ; debounce:de_dash|count[15]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[15]                                                                                                                                              ; debounce:de_PTT|count[15]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                                       ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                                       ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[16]                                                                                                                                             ; debounce:de_dash|count[16]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                                      ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[16]                                                                                                                                              ; debounce:de_PTT|count[16]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                                       ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[17]                                                                                                                                             ; debounce:de_dash|count[17]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[17]                                                                                                                                              ; debounce:de_PTT|count[17]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                                       ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[18]                                                                                                                                             ; debounce:de_dash|count[18]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[18]                                                                                                                                              ; debounce:de_PTT|count[18]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|clean_pb                                                                                                                                              ; debounce:de_dash|clean_pb                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|clean_pb                                                                                                                                               ; debounce:de_PTT|clean_pb                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED10|LED                                                                                                                                              ; Led_flash:Flash_LED10|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED9|LED                                                                                                                                               ; Led_flash:Flash_LED9|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED8|LED                                                                                                                                               ; Led_flash:Flash_LED8|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED7|LED                                                                                                                                               ; Led_flash:Flash_LED7|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED5|LED                                                                                                                                               ; Led_flash:Flash_LED5|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED4|LED                                                                                                                                               ; Led_flash:Flash_LED4|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED3|LED                                                                                                                                               ; Led_flash:Flash_LED3|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED2|LED                                                                                                                                               ; Led_flash:Flash_LED2|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED1|LED                                                                                                                                               ; Led_flash:Flash_LED1|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                                      ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                 ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_WAIT                                                                                                                                     ; NWire_xmit:CCxmit|NW_state.NW_WAIT                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|iack                                                                                                                                                 ; NWire_xmit:CCxmit|iack                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                                                  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_IDLE                                                                                                                                     ; NWire_xmit:ser_no|NW_state.NW_IDLE                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|dly_cnt[24]                                                                                                                                          ; NWire_xmit:ser_no|dly_cnt[24]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                 ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[1]                                                                                                                                          ; NWire_xmit:ser_no|data_cnt[1]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[2]                                                                                                                                          ; NWire_xmit:ser_no|data_cnt[2]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[0]                                                                                                                                          ; NWire_xmit:ser_no|data_cnt[0]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_WAIT                                                                                                                                     ; NWire_xmit:ser_no|NW_state.NW_WAIT                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|iack                                                                                                                                                 ; NWire_xmit:ser_no|iack                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_DATA_Q4                                                                                                                                  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q4                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_PWM_state.PWM_IDLE                                                                                                                                                  ; IF_PWM_state.PWM_IDLE                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_FINISH                                                                                                                                              ; IF_SYNC_state.SYNC_FINISH                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_IDLE                                                                                                                                                ; IF_SYNC_state.SYNC_IDLE                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                           ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                              ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                              ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                                     ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                          ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                                     ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_PAD_CHK                                                                                                                                  ; Tx_fifo_ctrl:TXFC|AD_state.AD_PAD_CHK                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.648 ns                                ; FIFO:RXF|inptr[3]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.417 ns                   ; 1.065 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[20]                                                                                                                                               ; NWire_xmit:CCxmit|id[19]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[10]                                                                                                                                               ; NWire_xmit:CCxmit|id[9]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; FIFO:RXF|mem_0_bypass[26]                                                                                                                                              ; FIFO:RXF|q[1]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; IF_OC[1]                                                                                                                                                               ; NWire_xmit:CCxmit|id[12]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; IF_TX_relay[1]                                                                                                                                                         ; NWire_xmit:CCxmit|id[4]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; debounce:de_dot|pb_history[0]                                                                                                                                          ; debounce:de_dot|pb_history[1]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[6]                                                                                                                                  ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[6]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[22]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[22]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[42]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[42]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[37]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[37]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[13]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[13]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[32]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[32]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                                                          ; debounce:de_PTT|pb_history[2]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[0]                                                                                                                                  ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[0]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe16a[4]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe17a[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[56]                                                                                                                                               ; NWire_xmit:CCxmit|id[55]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; IF_DITHER                                                                                                                                                              ; NWire_xmit:CCxmit|id[8]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; IF_ATTEN[1]                                                                                                                                                            ; NWire_xmit:CCxmit|id[6]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; IF_Rout                                                                                                                                                                ; NWire_xmit:CCxmit|id[2]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; FIFO:RXF|mem_0_bypass[29]                                                                                                                                              ; FIFO:RXF|q[4]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[18]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[18]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[35]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[35]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[2]                                                                                                                                  ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[2]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[10]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[10]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[23]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[23]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[17]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[17]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[12]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[12]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[41]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[41]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe16a[2]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe17a[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; NWire_xmit:CCxmit|id[59]                                                                                                                                               ; NWire_xmit:CCxmit|id[58]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:CCxmit|id[6]                                                                                                                                                ; NWire_xmit:CCxmit|id[5]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:CCxmit|id[2]                                                                                                                                                ; NWire_xmit:CCxmit|id[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; IF_RX_relay[0]                                                                                                                                                         ; NWire_xmit:CCxmit|id[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; FIFO:RXF|mem_0_bypass[35]                                                                                                                                              ; FIFO:RXF|q[10]                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[46]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[46]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[2]                                                                                                                                  ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[2]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[5]                                                                                                                                  ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[5]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; debounce:de_dash|pb_history[1]                                                                                                                                         ; debounce:de_dash|pb_history[2]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[25]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[25]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[8]                                                                                                                                  ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[8]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; IF_RAND                                                                                                                                                                ; NWire_xmit:CCxmit|id[7]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; FIFO:RXF|mem_0_bypass[38]                                                                                                                                              ; FIFO:RXF|q[13]                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; FIFO:RXF|mem_0_bypass[33]                                                                                                                                              ; FIFO:RXF|q[8]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; FIFO:RXF|mem_0_bypass[28]                                                                                                                                              ; FIFO:RXF|q[3]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; FIFO:RXF|mem_0_bypass[40]                                                                                                                                              ; FIFO:RXF|q[15]                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                                                          ; debounce:de_PTT|pb_history[1]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[20]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[20]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[17]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[17]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_rcv:p_ser|rdata[0]                                                                                                                                               ; NWire_rcv:p_ser|idata[0]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe16a[11] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe17a[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe16a[9]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe17a[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.xr1                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.xr2                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.711 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[15]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[15]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.662 ns                 ;
; 0.719 ns                                ; NWire_rcv:p_ser|rdata[10]                                                                                                                                              ; NWire_rcv:p_ser|idata[10]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:m_ser|DBrise_cnt[3]                                                                                                                                          ; NWire_rcv:m_ser|DBrise_cnt[3]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                    ;                                                                                                                                                                        ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                              ; To                                                                                                                                                                                                                                                     ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|LED                                                                                                                                                                                      ; Led_control:Control_LED1|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|LED                                                                                                                                                                                      ; Led_control:Control_LED0|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                            ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                           ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                            ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                          ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                         ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                         ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.649 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[7] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 0.992 ns                 ;
; 0.657 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.348 ns                   ; 1.005 ns                 ;
; 0.662 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.351 ns                   ; 1.013 ns                 ;
; 0.680 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.351 ns                   ; 1.031 ns                 ;
; 0.686 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[6] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.029 ns                 ;
; 0.690 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.351 ns                   ; 1.041 ns                 ;
; 0.699 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.351 ns                   ; 1.050 ns                 ;
; 0.702 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.351 ns                   ; 1.053 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[2]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[2]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[5]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[5]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[8]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[8]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[9]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[9]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg                                                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[4]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[4]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[6]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[6]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.719 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED1|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED1|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.721 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.731 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.740 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.691 ns                 ;
; 0.741 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.692 ns                 ;
; 0.744 ns                                ; PHY_count[4]                                                                                                                                                                                                      ; PHY_count[4]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.745 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.746 ns                                ; PHY_count[4]                                                                                                                                                                                                      ; PHY_count[0]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; PHY_count[4]                                                                                                                                                                                                      ; PHY_count[2]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.747 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[10]                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.748 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[0]                                                                                                                            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.750 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.701 ns                 ;
; 0.755 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.706 ns                 ;
; 0.755 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.706 ns                 ;
; 0.756 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.707 ns                 ;
; 0.757 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.758 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.760 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[6]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.764 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.764 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.767 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.718 ns                 ;
; 0.771 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.722 ns                 ;
; 0.774 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.725 ns                 ;
; 0.776 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.727 ns                 ;
; 0.781 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.732 ns                 ;
; 0.783 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.734 ns                 ;
; 0.802 ns                                ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.753 ns                 ;
; 0.823 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.774 ns                 ;
; 0.849 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[4]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.268 ns                 ;
; 0.857 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[7]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.276 ns                 ;
; 0.861 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.280 ns                 ;
; 0.862 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.813 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.878 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED0|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.829 ns                 ;
; 0.888 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[7]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[7]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.888 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg2                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.891 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.898 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[1]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|buf_empty_reg                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.848 ns                 ;
; 0.903 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED0|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.904 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[6]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.323 ns                 ;
; 0.904 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.904 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[6]                                                                                                                            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[6]                                                                                                                            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.909 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.328 ns                 ;
; 0.915 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.916 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[5]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.918 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[3]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.929 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.933 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[7]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.885 ns                 ;
; 0.943 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[2]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.362 ns                 ;
; 0.947 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.898 ns                 ;
; 0.948 ns                                ; duplex                                                                                                                                                                                                            ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 0.896 ns                 ;
; 0.956 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[4] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.299 ns                 ;
; 0.970 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.313 ns                 ;
; 0.973 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[3] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.316 ns                 ;
; 0.980 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.350 ns                   ; 1.330 ns                 ;
; 0.984 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.935 ns                 ;
; 0.987 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.938 ns                 ;
; 0.988 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.939 ns                 ;
; 0.989 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 0.989 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 0.991 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.942 ns                 ;
; 0.992 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.943 ns                 ;
; 0.995 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.946 ns                 ;
; 1.012 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.963 ns                 ;
; 1.015 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[20]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.966 ns                 ;
; 1.017 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.968 ns                 ;
; 1.017 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[5] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.360 ns                 ;
; 1.027 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.978 ns                 ;
; 1.033 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[23]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.038 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[2] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.381 ns                 ;
; 1.041 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.992 ns                 ;
; 1.042 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.993 ns                 ;
; 1.043 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.351 ns                   ; 1.394 ns                 ;
; 1.045 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[20]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.046 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[8]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.050 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.001 ns                 ;
; 1.051 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[0]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.053 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[0]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.058 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[1]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[1]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[0]                                                                                                                                                                               ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[4]                                                                                                                                                                               ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED0|counter[4]                                                                                                                                                                               ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; Led_control:Control_LED1|counter[16]                                                                                                                                                                              ; Led_control:Control_LED1|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; Led_control:Control_LED0|counter[16]                                                                                                                                                                              ; Led_control:Control_LED0|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[4]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[4]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; Led_control:Control_LED0|counter[0]                                                                                                                                                                               ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[23]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[23]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED1|counter[6]                                                                                                                                                                               ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED0|counter[6]                                                                                                                                                                               ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED0|counter[22]                                                                                                                                                                              ; Led_control:Control_LED0|counter[22]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.063 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.065 ns                                ; Led_control:Control_LED1|counter[22]                                                                                                                                                                              ; Led_control:Control_LED1|counter[22]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.066 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.067 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.070 ns                                ; Led_control:Control_LED0|counter[12]                                                                                                                                                                              ; Led_control:Control_LED0|counter[12]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|page[2]                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|page[2]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.072 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[19]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[19]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[2]                                                                                                                                                                               ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[14]                                                                                                                                                                              ; Led_control:Control_LED1|counter[14]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[10]                                                                                                                                                                              ; Led_control:Control_LED1|counter[10]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[8]                                                                                                                                                                               ; Led_control:Control_LED1|counter[8]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[8]                                                                                                                                                                               ; Led_control:Control_LED0|counter[8]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                               ;                                                                                                                                                                                                                                                        ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                           ; To                                                                                                                                                             ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|METIS_discover_sent                                                                                                                         ; Tx_MAC:Tx_MAC_inst|METIS_discover_sent                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_IP                                                                                                                                                        ; read_IP                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_MAC                                                                                                                                                       ; read_MAC                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; write_PHY                                                                                                                                                      ; write_PHY                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; use_IPIPA                                                                                                                                                      ; use_IPIPA                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[5]                                                                                                                                                       ; delay[5]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[11]                                                                                                                                                      ; delay[11]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[10]                                                                                                                                                      ; delay[10]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[0]                                                                                                                                                       ; delay[0]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[15]                                                                                                                                                      ; delay[15]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[13]                                                                                                                                                      ; delay[13]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[12]                                                                                                                                                      ; delay[12]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[20]                                                                                                                                                      ; delay[20]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[23]                                                                                                                                                      ; delay[23]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[21]                                                                                                                                                      ; delay[21]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[18]                                                                                                                                                      ; delay[18]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[17]                                                                                                                                                      ; delay[17]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[19]                                                                                                                                                      ; delay[19]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_PHY                                                                                                                                                       ; read_PHY                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|time_out                                                                                                                                        ; DHCP:DHCP_inst|time_out                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST                                                                                                                       ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|rdaddress[8]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|rdaddress[8]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Assigned_IP_valid                                                                                                                                              ; Assigned_IP_valid                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; second_time                                                                                                                                                    ; second_time                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; renew[2]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; start_up[2]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_request_renew                                                                                                                                             ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_start                                                                                                                                                     ; DHCP_start                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_discover_broadcast                                                                                                                                        ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.674 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.017 ns                 ;
; 0.698 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.340 ns                   ; 1.038 ns                 ;
; 0.706 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.728 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.070 ns                 ;
; 0.729 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.680 ns                 ;
; 0.732 ns                                ; renew_timer[24]                                                                                                                                                ; renew_timer[24]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; delay[24]                                                                                                                                                      ; delay[24]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[31]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[23]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[13]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[21]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[13]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[28]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[20]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[15]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; renew_counter[51]                                                                                                                                              ; renew_counter[51]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[1]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[25]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[17]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[22]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[14]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.737 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.688 ns                 ;
; 0.749 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.749 ns                                ; Tx_MAC:Tx_MAC_inst|ck_count[7]                                                                                                                                 ; Tx_MAC:Tx_MAC_inst|ck_count[7]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.751 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[9]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.755 ns                                ; Tx_MAC:Tx_MAC_inst|data_count[10]                                                                                                                              ; Tx_MAC:Tx_MAC_inst|data_count[10]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.706 ns                 ;
; 0.756 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.707 ns                 ;
; 0.760 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0010                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.764 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.764 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.779 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.730 ns                 ;
; 0.784 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.735 ns                 ;
; 0.786 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.737 ns                 ;
; 0.791 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.134 ns                 ;
; 0.802 ns                                ; renew[2]                                                                                                                                                       ; renew[1]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.753 ns                 ;
; 0.826 ns                                ; renew[1]                                                                                                                                                       ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.777 ns                 ;
; 0.829 ns                                ; renew[1]                                                                                                                                                       ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.780 ns                 ;
; 0.830 ns                                ; renew[1]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.781 ns                 ;
; 0.865 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.885 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.836 ns                 ;
; 0.887 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[7]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[7]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.838 ns                 ;
; 0.889 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.891 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.892 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[29]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[21]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.892 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[12]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[4]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.892 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_b[0]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.894 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[30]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[22]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.845 ns                 ;
; 0.895 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.847 ns                 ;
; 0.901 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.852 ns                 ;
; 0.906 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.911 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[5]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[5]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.862 ns                 ;
; 0.914 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.917 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.919 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.931 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.274 ns                 ;
; 0.935 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[0]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[0]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.886 ns                 ;
; 0.938 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[4]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[4]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.889 ns                 ;
; 0.942 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.893 ns                 ;
; 0.957 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[27]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.908 ns                 ;
; 0.960 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.911 ns                 ;
; 0.960 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[1]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.911 ns                 ;
; 0.972 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.313 ns                 ;
; 1.022 ns                                ; start_up[0]                                                                                                                                                    ; speed_1000T                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.972 ns                 ;
; 1.022 ns                                ; start_up[0]                                                                                                                                                    ; duplex                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.972 ns                 ;
; 1.028 ns                                ; start_up[0]                                                                                                                                                    ; speed_100T                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.978 ns                 ;
; 1.035 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.986 ns                 ;
; 1.035 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.376 ns                 ;
; 1.037 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.988 ns                 ;
; 1.050 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.391 ns                 ;
; 1.053 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.056 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[2]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[2]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.056 ns                                ; renew_counter[8]                                                                                                                                               ; renew_counter[8]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.056 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.056 ns                                ; renew_timer[12]                                                                                                                                                ; renew_timer[12]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.057 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.398 ns                 ;
; 1.057 ns                                ; renew_timer[8]                                                                                                                                                 ; renew_timer[8]                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.058 ns                                ; delay[4]                                                                                                                                                       ; delay[4]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.058 ns                                ; DHCP:DHCP_inst|time_count[8]                                                                                                                                   ; DHCP:DHCP_inst|time_count[8]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.059 ns                                ; renew_counter[44]                                                                                                                                              ; renew_counter[44]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; renew_timer[0]                                                                                                                                                 ; renew_timer[0]                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; renew_timer[4]                                                                                                                                                 ; renew_timer[4]                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; renew_timer[14]                                                                                                                                                ; renew_timer[14]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; delay[8]                                                                                                                                                       ; delay[8]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; delay[14]                                                                                                                                                      ; delay[14]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; DHCP:DHCP_inst|time_count[0]                                                                                                                                   ; DHCP:DHCP_inst|time_count[0]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; DHCP:DHCP_inst|time_count[6]                                                                                                                                   ; DHCP:DHCP_inst|time_count[6]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; DHCP:DHCP_inst|time_count[14]                                                                                                                                  ; DHCP:DHCP_inst|time_count[14]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; DHCP:DHCP_inst|time_count[12]                                                                                                                                  ; DHCP:DHCP_inst|time_count[12]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.402 ns                 ;
; 1.060 ns                                ; renew_timer[16]                                                                                                                                                ; renew_timer[16]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; renew_timer[20]                                                                                                                                                ; renew_timer[20]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; renew_counter[2]                                                                                                                                               ; renew_counter[2]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; renew_counter[4]                                                                                                                                               ; renew_counter[4]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; renew_timer[10]                                                                                                                                                ; renew_timer[10]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; delay[6]                                                                                                                                                       ; delay[6]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; DHCP:DHCP_inst|time_count[10]                                                                                                                                  ; DHCP:DHCP_inst|time_count[10]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; renew_counter[46]                                                                                                                                              ; renew_counter[46]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; renew_timer[6]                                                                                                                                                 ; renew_timer[6]                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; DHCP:DHCP_inst|time_count[16]                                                                                                                                  ; DHCP:DHCP_inst|time_count[16]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; DHCP:DHCP_inst|time_count[22]                                                                                                                                  ; DHCP:DHCP_inst|time_count[22]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.064 ns                                ; renew_timer[22]                                                                                                                                                ; renew_timer[22]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.067 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.068 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[0]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|sequence_number[0]                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; renew_counter[10]                                                                                                                                              ; renew_counter[10]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; DHCP:DHCP_inst|time_count[2]                                                                                                                                   ; DHCP:DHCP_inst|time_count[2]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.069 ns                                ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; renew_counter[26]                                                                                                                                              ; renew_counter[26]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; DHCP:DHCP_inst|time_count[18]                                                                                                                                  ; DHCP:DHCP_inst|time_count[18]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[2]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|sequence_number[2]                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[16]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[16]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; renew_counter[12]                                                                                                                                              ; renew_counter[12]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; renew_counter[28]                                                                                                                                              ; renew_counter[28]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; renew_counter[6]                                                                                                                                               ; renew_counter[6]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.071 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[4]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|sequence_number[4]                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[12]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[12]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[14]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[14]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[18]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[18]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; renew_counter[14]                                                                                                                                              ; renew_counter[14]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; renew_counter[22]                                                                                                                                              ; renew_counter[22]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; renew_counter[0]                                                                                                                                               ; renew_counter[0]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; renew_counter[24]                                                                                                                                              ; renew_counter[24]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; delay[2]                                                                                                                                                       ; delay[2]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; DHCP:DHCP_inst|time_count[13]                                                                                                                                  ; DHCP:DHCP_inst|time_count[13]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.072 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[8]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|sequence_number[8]                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[30]                                                                                                                                              ; renew_counter[30]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[20]                                                                                                                                              ; renew_counter[20]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[18]                                                                                                                                              ; renew_counter[18]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[38]                                                                                                                                              ; renew_counter[38]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[3]                                                                                                                                               ; renew_counter[3]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[40]                                                                                                                                              ; renew_counter[40]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_timer[2]                                                                                                                                                 ; renew_timer[2]                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_timer[18]                                                                                                                                                ; renew_timer[18]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; delay[16]                                                                                                                                                      ; delay[16]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[30]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[30]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[28]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[28]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[10]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[10]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[20]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[20]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|ck_count[1]                                                                                                                                 ; Tx_MAC:Tx_MAC_inst|ck_count[1]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                            ;                                                                                                                                                                ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.774 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.725 ns                 ;
; 0.954 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.905 ns                 ;
; 0.966 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.917 ns                 ;
; 0.969 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.920 ns                 ;
; 1.266 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.217 ns                 ;
; 1.309 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.260 ns                 ;
; 1.322 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.273 ns                 ;
; 1.338 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.289 ns                 ;
; 1.544 ns                                ; I2C_Master:I2C_Master_inst|SDA_I                    ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.495 ns                 ;
; 1.550 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.503 ns                 ;
; 1.551 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.504 ns                 ;
; 1.555 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.508 ns                 ;
; 1.555 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.506 ns                 ;
; 1.561 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 1.513 ns                 ;
; 1.594 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.544 ns                 ;
; 1.598 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.548 ns                 ;
; 1.686 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.637 ns                 ;
; 1.720 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 1.672 ns                 ;
; 1.737 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.688 ns                 ;
; 1.771 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.722 ns                 ;
; 1.779 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.730 ns                 ;
; 1.789 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.737 ns                 ;
; 1.814 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.762 ns                 ;
; 1.838 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.789 ns                 ;
; 1.849 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.800 ns                 ;
; 1.859 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.810 ns                 ;
; 1.875 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.826 ns                 ;
; 1.885 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.836 ns                 ;
; 1.886 ns                                ; I2C_Master:I2C_Master_inst|SCL_I                    ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.837 ns                 ;
; 1.911 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.864 ns                 ;
; 1.916 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.867 ns                 ;
; 1.937 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.887 ns                 ;
; 1.958 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.908 ns                 ;
; 1.959 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.909 ns                 ;
; 1.967 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.918 ns                 ;
; 1.980 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.928 ns                 ;
; 1.982 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.930 ns                 ;
; 1.991 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.939 ns                 ;
; 1.991 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.942 ns                 ;
; 1.995 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.943 ns                 ;
; 1.995 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.943 ns                 ;
; 2.044 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.997 ns                 ;
; 2.058 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.010 ns                 ;
; 2.073 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.024 ns                 ;
; 2.073 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.024 ns                 ;
; 2.090 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.044 ns                 ;
; 2.139 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.090 ns                 ;
; 2.145 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.096 ns                 ;
; 2.146 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.097 ns                 ;
; 2.146 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.097 ns                 ;
; 2.153 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.104 ns                 ;
; 2.154 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.105 ns                 ;
; 2.156 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.107 ns                 ;
; 2.178 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.129 ns                 ;
; 2.230 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.181 ns                 ;
; 2.262 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.214 ns                 ;
; 2.277 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.229 ns                 ;
; 2.311 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.262 ns                 ;
; 2.357 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.308 ns                 ;
; 2.363 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.314 ns                 ;
; 2.364 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.315 ns                 ;
; 2.364 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.315 ns                 ;
; 2.414 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.365 ns                 ;
; 2.423 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.376 ns                 ;
; 2.427 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.380 ns                 ;
; 2.434 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.385 ns                 ;
; 2.448 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.399 ns                 ;
; 2.449 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.400 ns                 ;
; 2.457 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.408 ns                 ;
; 2.487 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.438 ns                 ;
; 2.487 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.438 ns                 ;
; 2.508 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.460 ns                 ;
; 2.529 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.480 ns                 ;
; 2.539 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.490 ns                 ;
; 2.546 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.497 ns                 ;
; 2.576 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.524 ns                 ;
; 2.608 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.560 ns                 ;
; 2.629 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.581 ns                 ;
; 2.635 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.589 ns                 ;
; 2.680 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.631 ns                 ;
; 2.746 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.697 ns                 ;
; 2.766 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.719 ns                 ;
; 2.783 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.731 ns                 ;
; 2.783 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.731 ns                 ;
; 2.787 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.740 ns                 ;
; 2.788 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.741 ns                 ;
; 2.797 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.749 ns                 ;
; 2.805 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.757 ns                 ;
; 2.817 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.768 ns                 ;
; 2.817 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.768 ns                 ;
; 2.832 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.786 ns                 ;
; 2.840 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.791 ns                 ;
; 2.883 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.834 ns                 ;
; 2.892 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.843 ns                 ;
; 2.964 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.915 ns                 ;
; 2.971 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.922 ns                 ;
; 3.022 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.976 ns                 ;
; 3.056 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.007 ns                 ;
; 3.108 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.059 ns                 ;
; 3.117 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.068 ns                 ;
; 3.123 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.074 ns                 ;
; 3.129 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.080 ns                 ;
; 3.130 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.081 ns                 ;
; 3.189 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.140 ns                 ;
; 3.264 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.218 ns                 ;
; 3.275 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.226 ns                 ;
; 3.341 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.291 ns                 ;
; 3.341 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.291 ns                 ;
; 3.341 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.291 ns                 ;
; 3.345 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.296 ns                 ;
; 3.390 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.341 ns                 ;
; 3.396 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.347 ns                 ;
; 3.396 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.347 ns                 ;
; 3.397 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.348 ns                 ;
; 3.397 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.348 ns                 ;
; 3.424 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.375 ns                 ;
; 3.428 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 3.381 ns                 ;
; 3.428 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 3.381 ns                 ;
; 3.428 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 3.381 ns                 ;
; 3.438 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.389 ns                 ;
; 3.444 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.395 ns                 ;
; 3.445 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.396 ns                 ;
; 3.445 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.396 ns                 ;
; 3.452 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.406 ns                 ;
; 3.500 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.451 ns                 ;
; 3.509 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.458 ns                 ;
; 3.573 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.524 ns                 ;
; 3.573 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.524 ns                 ;
; 3.573 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.524 ns                 ;
; 3.600 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.554 ns                 ;
; 3.619 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 3.572 ns                 ;
; 3.619 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 3.572 ns                 ;
; 3.619 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 3.572 ns                 ;
; 3.670 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.619 ns                 ;
; 3.733 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.682 ns                 ;
; 3.751 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.702 ns                 ;
; 3.751 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.702 ns                 ;
; 3.751 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.702 ns                 ;
; 3.836 ns                                ; I2C_Master:I2C_Master_inst|data[7][4]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.788 ns                 ;
; 3.859 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.810 ns                 ;
; 3.894 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.843 ns                 ;
; 4.000 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.949 ns                 ;
; 4.048 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 4.001 ns                 ;
; 4.072 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.023 ns                 ;
; 4.084 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.035 ns                 ;
; 4.120 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.069 ns                 ;
; 4.204 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.153 ns                 ;
; 4.218 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 4.172 ns                 ;
; 4.219 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.168 ns                 ;
; 4.224 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.173 ns                 ;
; 4.276 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.227 ns                 ;
; 4.276 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 4.229 ns                 ;
; 4.276 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 4.229 ns                 ;
; 4.276 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.227 ns                 ;
; 4.276 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 4.229 ns                 ;
; 4.276 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 4.229 ns                 ;
; 4.298 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.247 ns                 ;
; 4.428 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.377 ns                 ;
; 4.443 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.392 ns                 ;
; 4.498 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 4.452 ns                 ;
; 4.619 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.568 ns                 ;
; 4.638 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 4.591 ns                 ;
; 4.638 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 4.591 ns                 ;
; 4.638 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 4.591 ns                 ;
; 4.646 ns                                ; I2C_Master:I2C_Master_inst|data[7][0]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 4.598 ns                 ;
; 4.823 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.772 ns                 ;
; 4.838 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 4.787 ns                 ;
; 4.841 ns                                ; I2C_Master:I2C_Master_inst|data[7][2]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 4.793 ns                 ;
; 4.900 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.851 ns                 ;
; 4.906 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.857 ns                 ;
; 4.907 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.858 ns                 ;
; 4.907 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.858 ns                 ;
; 21.952 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.059 ns                 ;
; 22.086 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.193 ns                 ;
; 22.147 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.891 ns                 ; 1.256 ns                 ;
; 22.172 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.891 ns                 ; 1.281 ns                 ;
; 22.443 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.891 ns                 ; 1.552 ns                 ;
; 22.490 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.597 ns                 ;
; 22.496 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.603 ns                 ;
; 22.497 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.604 ns                 ;
; 22.497 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.604 ns                 ;
; 22.662 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.769 ns                 ;
; 22.671 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.778 ns                 ;
; 22.677 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.784 ns                 ;
; 22.678 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.785 ns                 ;
; 22.678 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.785 ns                 ;
; 22.843 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.950 ns                 ;
; 23.097 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.204 ns                 ;
; 23.278 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.385 ns                 ;
; 23.322 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.429 ns                 ;
; 23.503 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.610 ns                 ;
; 72.649 ns                               ; Tx_reset                                            ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -70.000 ns                 ; -70.082 ns                 ; 2.567 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_CLK125'                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                        ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[31]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|id[31]                           ; NWire_xmit:P_IQPWM|id[31]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; HB_counter[0]                                       ; HB_counter[0]                             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE                 ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[25]                      ; NWire_xmit:P_IQPWM|dly_cnt[25]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_LOW                  ; NWire_xmit:P_IQPWM|NW_state.NW_LOW        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23             ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_SYNC                    ; NWire_rcv:P_MIC|TB_state.TB_SYNC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_DB                      ; NWire_rcv:P_MIC|TB_state.TB_DB            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|iack                             ; NWire_xmit:P_IQPWM|iack                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_CALC                    ; NWire_rcv:P_MIC|TB_state.TB_CALC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_NEXT                    ; NWire_rcv:P_MIC|TB_state.TB_NEXT          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|irdy                          ; NWire_rcv:MDC[0].M_IQ|irdy                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|irdy                                ; NWire_rcv:P_MIC|irdy                      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.705 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[18]                 ; NWire_xmit:P_IQPWM|id[18]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.705 ns                                ; NWire_rcv:MDC[1].M_IQ|d0                            ; NWire_rcv:MDC[1].M_IQ|d1                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[28]               ; NWire_xmit:M_LRAudio|id[28]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[26]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24]               ; NWire_xmit:M_LRAudio|id[24]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[0]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[0]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[26]                         ; NWire_xmit:M_LRAudio|id[25]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22]               ; NWire_xmit:M_LRAudio|id[22]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[22]                         ; NWire_xmit:M_LRAudio|id[21]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[14]                         ; NWire_xmit:M_LRAudio|id[13]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[12]                         ; NWire_xmit:M_LRAudio|id[11]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]                ; NWire_xmit:M_LRAudio|id[9]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]                ; NWire_xmit:M_LRAudio|id[7]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[27]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[27]                           ; NWire_xmit:P_IQPWM|id[26]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[21]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[16]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[16]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[14]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[13]                           ; NWire_xmit:P_IQPWM|id[12]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[11]                           ; NWire_xmit:P_IQPWM|id[10]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[7]                            ; NWire_xmit:P_IQPWM|id[6]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|d0                            ; NWire_rcv:MDC[2].M_IQ|d1                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[3].M_IQ|d3                            ; NWire_rcv:MDC[3].M_IQ|rdata[47]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[30]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[30]                         ; NWire_xmit:M_LRAudio|id[29]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[28]                         ; NWire_xmit:M_LRAudio|id[27]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[25]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[20]               ; NWire_xmit:M_LRAudio|id[20]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[18]                         ; NWire_xmit:M_LRAudio|id[17]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[15]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[15]                         ; NWire_xmit:M_LRAudio|id[14]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[2]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[29]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[29]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[28]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[28]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[20]                 ; NWire_xmit:P_IQPWM|id[20]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[20]                           ; NWire_xmit:P_IQPWM|id[19]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[12]                           ; NWire_xmit:P_IQPWM|id[11]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[10]                           ; NWire_xmit:P_IQPWM|id[9]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[5]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[5]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[6]                            ; NWire_xmit:P_IQPWM|id[5]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[5]                            ; NWire_xmit:P_IQPWM|id[4]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[19]                         ; NWire_xmit:M_LRAudio|id[18]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[12]               ; NWire_xmit:M_LRAudio|id[12]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[11]                         ; NWire_xmit:M_LRAudio|id[10]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[5]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]                ; NWire_xmit:M_LRAudio|id[6]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[1]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[0]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[15]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[15]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[8]                            ; NWire_xmit:P_IQPWM|id[7]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[1]                  ; NWire_xmit:P_IQPWM|id[1]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[31]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|id[27]                         ; NWire_xmit:M_LRAudio|id[26]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[16]               ; NWire_xmit:M_LRAudio|id[16]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[3]                  ; NWire_xmit:P_IQPWM|id[3]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|id[3]                            ; NWire_xmit:P_IQPWM|id[2]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_rcv:P_MIC|d3                                  ; NWire_rcv:P_MIC|rdata[15]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.718 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[18]                     ; NWire_rcv:MDC[3].M_IQ|idata[18]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.718 ns                                ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.718 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[1]                      ; NWire_rcv:MDC[3].M_IQ|idata[1]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[10]                     ; NWire_rcv:MDC[3].M_IQ|idata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[1].M_IQ|d2                            ; NWire_rcv:MDC[1].M_IQ|d3                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[1].M_IQ|d2                            ; NWire_rcv:MDC[1].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[18]                     ; NWire_rcv:MDC[3].M_IQ|rdata[17]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[13]                     ; NWire_rcv:MDC[3].M_IQ|idata[13]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[19]                     ; NWire_rcv:MDC[3].M_IQ|idata[19]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[2].M_IQ|d1                            ; NWire_rcv:MDC[2].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[1].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[1].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[5]                      ; NWire_rcv:MDC[3].M_IQ|rdata[4]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[9]                      ; NWire_rcv:MDC[3].M_IQ|rdata[8]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[5]                      ; NWire_rcv:MDC[3].M_IQ|idata[5]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[0].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[0].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[13]                     ; NWire_rcv:MDC[3].M_IQ|rdata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[10]                     ; NWire_rcv:MDC[3].M_IQ|rdata[9]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[1].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[1].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[9]                      ; NWire_rcv:MDC[3].M_IQ|idata[9]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[0].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[0].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[2].M_IQ|d1                            ; NWire_rcv:MDC[2].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[1]                      ; NWire_rcv:MDC[3].M_IQ|rdata[0]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[23]                     ; NWire_rcv:MDC[3].M_IQ|idata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[19]                     ; NWire_rcv:MDC[3].M_IQ|rdata[18]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[2].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[29]                     ; NWire_rcv:MDC[3].M_IQ|idata[29]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[0].M_IQ|d2                            ; NWire_rcv:MDC[0].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.724 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[12]                     ; NWire_rcv:MDC[3].M_IQ|rdata[11]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.724 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[12]                     ; NWire_rcv:MDC[3].M_IQ|idata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.725 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[27]                     ; NWire_rcv:MDC[3].M_IQ|idata[27]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.725 ns                                ; NWire_rcv:MDC[1].M_IQ|d1                            ; NWire_rcv:MDC[1].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.727 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[22]                     ; NWire_rcv:MDC[3].M_IQ|idata[22]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.678 ns                 ;
; 0.731 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[24]                     ; NWire_rcv:MDC[1].M_IQ|rdata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][2]                  ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][2]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[39]                     ; NWire_rcv:MDC[3].M_IQ|rdata[38]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[31]                     ; NWire_rcv:MDC[3].M_IQ|rdata[30]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[13]                     ; NWire_rcv:MDC[0].M_IQ|rdata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; HB_counter[25]                                      ; HB_counter[25]                            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_xmit:M_LRAudio|data_cnt[4]                    ; NWire_xmit:M_LRAudio|data_cnt[4]          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][4]                  ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][4]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[1].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][10]                 ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][10]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[36]                     ; NWire_rcv:MDC[3].M_IQ|rdata[35]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[27]                     ; NWire_rcv:MDC[2].M_IQ|rdata[26]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[35]                     ; NWire_rcv:MDC[3].M_IQ|rdata[34]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[15]                     ; NWire_rcv:MDC[1].M_IQ|rdata[14]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[11]                     ; NWire_rcv:MDC[0].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW                ; NWire_xmit:M_LRAudio|NW_state.NW_WAIT     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][13]                 ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][13]                       ; NWire_rcv:P_MIC|DB_LEN[3][13]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][12]                       ; NWire_rcv:P_MIC|DB_LEN[3][12]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[40]                     ; NWire_rcv:MDC[1].M_IQ|rdata[39]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][6]                  ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][6]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][10]                 ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][10]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[36]                     ; NWire_rcv:MDC[0].M_IQ|rdata[35]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[43]                     ; NWire_rcv:MDC[2].M_IQ|rdata[42]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[44]                     ; NWire_rcv:MDC[3].M_IQ|rdata[43]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[13]                     ; NWire_rcv:MDC[2].M_IQ|rdata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[11]                     ; NWire_rcv:MDC[1].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[6]                      ; NWire_rcv:MDC[0].M_IQ|rdata[5]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[5]                      ; NWire_rcv:MDC[2].M_IQ|rdata[4]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[34]                     ; NWire_rcv:MDC[0].M_IQ|rdata[33]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[47]                     ; NWire_rcv:MDC[3].M_IQ|rdata[46]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[9]                      ; NWire_rcv:MDC[1].M_IQ|rdata[8]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[38]                     ; NWire_rcv:MDC[3].M_IQ|rdata[37]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[37]                     ; NWire_rcv:MDC[3].M_IQ|rdata[36]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[9]                      ; NWire_rcv:MDC[0].M_IQ|rdata[8]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|rdata[5]                            ; NWire_rcv:P_MIC|rdata[4]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[45]                     ; NWire_rcv:MDC[3].M_IQ|rdata[44]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[9]                      ; NWire_rcv:MDC[2].M_IQ|rdata[8]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_xmit:P_IQPWM|data_cnt[4]                      ; NWire_xmit:P_IQPWM|data_cnt[4]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][5]                        ; NWire_rcv:P_MIC|DB_LEN[3][5]              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[40]                     ; NWire_rcv:MDC[2].M_IQ|rdata[39]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[8]                      ; NWire_rcv:MDC[0].M_IQ|rdata[7]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[40]                     ; NWire_rcv:MDC[3].M_IQ|rdata[39]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[15]                     ; NWire_rcv:MDC[2].M_IQ|rdata[14]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[24]                     ; NWire_rcv:MDC[3].M_IQ|rdata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[7]                      ; NWire_rcv:MDC[0].M_IQ|rdata[6]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[3]                      ; NWire_rcv:MDC[0].M_IQ|rdata[2]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[43]                     ; NWire_rcv:MDC[1].M_IQ|rdata[42]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[7]                      ; NWire_rcv:MDC[3].M_IQ|rdata[6]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[14]                     ; NWire_rcv:MDC[2].M_IQ|rdata[13]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[11]                     ; NWire_rcv:MDC[2].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[6]                      ; NWire_rcv:MDC[2].M_IQ|rdata[5]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[14]                     ; NWire_rcv:MDC[0].M_IQ|rdata[13]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[26]                     ; NWire_rcv:MDC[1].M_IQ|rdata[25]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[10]                     ; NWire_rcv:MDC[2].M_IQ|rdata[9]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[29]                     ; NWire_rcv:MDC[2].M_IQ|rdata[28]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1            ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][13]                 ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[2].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[2].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][13]                 ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][13]                 ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[12]                     ; NWire_rcv:MDC[0].M_IQ|rdata[11]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[3]                      ; NWire_rcv:MDC[2].M_IQ|rdata[2]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia1                  ; NWire_rcv:P_MIC|irdy                      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.738 ns                                ; NWire_rcv:MDC[0].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[0].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.689 ns                 ;
; 0.740 ns                                ; NWire_rcv:MDC[3].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[3].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.691 ns                 ;
; 0.740 ns                                ; NWire_rcv:P_MIC|DBrise_cnt[4]                       ; NWire_rcv:P_MIC|DBrise_cnt[4]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.691 ns                 ;
; 0.745 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][2]                  ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][2]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.750 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][3]                  ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][3]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.701 ns                 ;
; 0.751 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][3]                  ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][3]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.751 ns                                ; NWire_xmit:M_LRAudio|bcnt[7]                        ; NWire_xmit:M_LRAudio|bcnt[7]              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.752 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][1]                  ; NWire_rcv:MDC[3].M_IQ|DB_LEN[3][1]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.703 ns                 ;
; 0.761 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_WAIT                 ; NWire_xmit:P_IQPWM|irdy                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.858 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[2]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.052 ns                  ; 0.806 ns                 ;
; 0.861 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[21]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.050 ns                  ; 0.811 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                           ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_MDIO_clk'                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                  ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; EEPROM:EEPROM_inst|CS                               ; EEPROM:EEPROM_inst|CS               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|SCK                              ; EEPROM:EEPROM_inst|SCK              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO2                                ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO                                 ; MDIO:MDIO_inst|MDIO                 ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[2]                          ; MDIO:MDIO_inst|address2[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_flag                          ; EEPROM:EEPROM_inst|IP_flag          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|previous_speed                       ; MDIO:MDIO_inst|previous_speed       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_ready                         ; EEPROM:EEPROM_inst|IP_ready         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|MAC_ready                        ; EEPROM:EEPROM_inst|MAC_ready        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write_done                           ; MDIO:MDIO_inst|write_done           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read_done                            ; MDIO:MDIO_inst|read_done            ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.705 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[13]                  ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[10]                  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; MDIO:MDIO_inst|temp_reg_data[6]                     ; MDIO:MDIO_inst|register_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[7]                   ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[8]                   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; MDIO:MDIO_inst|temp_address[1]                      ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; MDIO:MDIO_inst|temp_address[2]                      ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; MDIO:MDIO_inst|temp_reg_data[1]                     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[42]                 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[44]                 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[45]                 ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[14]                  ; EEPROM:EEPROM_inst|EEPROM_read[15]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[46]                 ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[4]                     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[43]                 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; MDIO:MDIO_inst|temp_address[3]                      ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; MDIO:MDIO_inst|temp_reg_data[0]                     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|register_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|register_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; EEPROM:EEPROM_inst|This_MAC[41]                     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.723 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|temp_reg_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.724 ns                                ; MDIO:MDIO_inst|preamble2[5]                         ; MDIO:MDIO_inst|preamble2[5]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.729 ns                                ; EEPROM:EEPROM_inst|This_MAC[18]                     ; EEPROM:EEPROM_inst|This_MAC[19]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.680 ns                 ;
; 0.731 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.734 ns                                ; EEPROM:EEPROM_inst|This_MAC[23]                     ; EEPROM:EEPROM_inst|This_MAC[24]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; EEPROM:EEPROM_inst|This_MAC[38]                     ; EEPROM:EEPROM_inst|This_MAC[39]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; EEPROM:EEPROM_inst|This_MAC[33]                     ; EEPROM:EEPROM_inst|This_MAC[34]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.744 ns                                ; EEPROM:EEPROM_inst|This_MAC[13]                     ; EEPROM:EEPROM_inst|This_MAC[14]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.744 ns                                ; EEPROM:EEPROM_inst|This_MAC[20]                     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.745 ns                                ; EEPROM:EEPROM_inst|This_MAC[12]                     ; EEPROM:EEPROM_inst|This_MAC[13]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.746 ns                                ; EEPROM:EEPROM_inst|This_MAC[43]                     ; EEPROM:EEPROM_inst|This_MAC[44]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; EEPROM:EEPROM_inst|This_MAC[44]                     ; EEPROM:EEPROM_inst|This_MAC[45]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.747 ns                                ; EEPROM:EEPROM_inst|This_MAC[14]                     ; EEPROM:EEPROM_inst|This_MAC[15]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.747 ns                                ; EEPROM:EEPROM_inst|This_MAC[46]                     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.747 ns                                ; EEPROM:EEPROM_inst|This_MAC[37]                     ; EEPROM:EEPROM_inst|This_MAC[38]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.748 ns                                ; EEPROM:EEPROM_inst|This_IP[20]                      ; EEPROM:EEPROM_inst|This_IP[21]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.749 ns                                ; EEPROM:EEPROM_inst|This_MAC[32]                     ; EEPROM:EEPROM_inst|This_MAC[33]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.761 ns                                ; EEPROM:EEPROM_inst|This_IP[22]                      ; EEPROM:EEPROM_inst|This_IP[23]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.764 ns                                ; EEPROM:EEPROM_inst|This_IP[18]                      ; EEPROM:EEPROM_inst|This_IP[19]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.764 ns                                ; EEPROM:EEPROM_inst|This_IP[6]                       ; EEPROM:EEPROM_inst|This_IP[7]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.792 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.743 ns                 ;
; 0.816 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.767 ns                 ;
; 0.889 ns                                ; EEPROM:EEPROM_inst|This_MAC[36]                     ; EEPROM:EEPROM_inst|This_MAC[37]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; MDIO:MDIO_inst|temp_reg_data[2]                     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.898 ns                                ; EEPROM:EEPROM_inst|This_IP[28]                      ; EEPROM:EEPROM_inst|This_IP[29]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.849 ns                 ;
; 0.904 ns                                ; EEPROM:EEPROM_inst|This_IP[29]                      ; EEPROM:EEPROM_inst|This_IP[30]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.910 ns                                ; EEPROM:EEPROM_inst|This_IP[14]                      ; EEPROM:EEPROM_inst|This_IP[15]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.861 ns                 ;
; 0.913 ns                                ; EEPROM:EEPROM_inst|This_IP[27]                      ; EEPROM:EEPROM_inst|This_IP[28]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.864 ns                 ;
; 0.913 ns                                ; EEPROM:EEPROM_inst|This_IP[4]                       ; EEPROM:EEPROM_inst|This_IP[5]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.864 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[30]                     ; EEPROM:EEPROM_inst|This_MAC[31]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[22]                     ; EEPROM:EEPROM_inst|This_MAC[23]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.916 ns                                ; EEPROM:EEPROM_inst|This_MAC[28]                     ; EEPROM:EEPROM_inst|This_MAC[29]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.917 ns                                ; EEPROM:EEPROM_inst|This_MAC[45]                     ; EEPROM:EEPROM_inst|This_MAC[46]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.927 ns                                ; EEPROM:EEPROM_inst|This_MAC[10]                     ; EEPROM:EEPROM_inst|This_MAC[11]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.878 ns                 ;
; 0.927 ns                                ; EEPROM:EEPROM_inst|This_MAC[40]                     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.878 ns                 ;
; 0.928 ns                                ; EEPROM:EEPROM_inst|This_MAC[21]                     ; EEPROM:EEPROM_inst|This_MAC[22]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.879 ns                 ;
; 0.929 ns                                ; EEPROM:EEPROM_inst|This_MAC[8]                      ; EEPROM:EEPROM_inst|This_MAC[9]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.929 ns                                ; EEPROM:EEPROM_inst|This_MAC[19]                     ; EEPROM:EEPROM_inst|This_MAC[20]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.931 ns                                ; EEPROM:EEPROM_inst|This_IP[13]                      ; EEPROM:EEPROM_inst|This_IP[14]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.882 ns                 ;
; 1.015 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 0.965 ns                 ;
; 1.032 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[2]                   ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.983 ns                 ;
; 1.033 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[1]                   ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.033 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[5]                   ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.034 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[11]                  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.985 ns                 ;
; 1.036 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[3]                   ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.987 ns                 ;
; 1.036 ns                                ; EEPROM:EEPROM_inst|This_IP[9]                       ; EEPROM:EEPROM_inst|This_IP[10]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.987 ns                 ;
; 1.040 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[6]                   ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.991 ns                 ;
; 1.040 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.991 ns                 ;
; 1.041 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[4]                   ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.992 ns                 ;
; 1.043 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[12]                  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.994 ns                 ;
; 1.048 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.055 ns                                ; EEPROM:EEPROM_inst|This_IP[12]                      ; EEPROM:EEPROM_inst|This_IP[13]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.006 ns                 ;
; 1.057 ns                                ; MDIO:MDIO_inst|preamble2[0]                         ; MDIO:MDIO_inst|preamble2[0]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.059 ns                                ; EEPROM:EEPROM_inst|This_IP[19]                      ; EEPROM:EEPROM_inst|This_IP[20]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; MDIO:MDIO_inst|preamble2[2]                         ; MDIO:MDIO_inst|preamble2[2]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; MDIO:MDIO_inst|preamble[2]                          ; MDIO:MDIO_inst|preamble[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; MDIO:MDIO_inst|preamble[4]                          ; MDIO:MDIO_inst|preamble[4]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; MDIO:MDIO_inst|preamble2[4]                         ; MDIO:MDIO_inst|preamble2[4]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; EEPROM:EEPROM_inst|This_MAC[35]                     ; EEPROM:EEPROM_inst|This_MAC[36]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.065 ns                                ; EEPROM:EEPROM_inst|This_MAC[29]                     ; EEPROM:EEPROM_inst|This_MAC[30]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.069 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.017 ns                 ;
; 1.070 ns                                ; MDIO:MDIO_inst|preamble[0]                          ; MDIO:MDIO_inst|preamble[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; MDIO:MDIO_inst|read_count[2]                        ; MDIO:MDIO_inst|read_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; MDIO:MDIO_inst|read_count[0]                        ; MDIO:MDIO_inst|read_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.072 ns                                ; EEPROM:EEPROM_inst|shift_count[2]                   ; EEPROM:EEPROM_inst|shift_count[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.073 ns                                ; MDIO:MDIO_inst|read_count[1]                        ; MDIO:MDIO_inst|read_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; EEPROM:EEPROM_inst|shift_count[4]                   ; EEPROM:EEPROM_inst|shift_count[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; EEPROM:EEPROM_inst|This_MAC[3]                      ; EEPROM:EEPROM_inst|This_MAC[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.074 ns                                ; MDIO:MDIO_inst|preamble2[1]                         ; MDIO:MDIO_inst|preamble2[1]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.077 ns                                ; MDIO:MDIO_inst|read_count[3]                        ; MDIO:MDIO_inst|read_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.078 ns                                ; MDIO:MDIO_inst|preamble[3]                          ; MDIO:MDIO_inst|preamble[3]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.078 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.079 ns                                ; MDIO:MDIO_inst|preamble[5]                          ; MDIO:MDIO_inst|preamble[5]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.030 ns                 ;
; 1.080 ns                                ; MDIO:MDIO_inst|preamble2[3]                         ; MDIO:MDIO_inst|preamble2[3]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.031 ns                 ;
; 1.081 ns                                ; MDIO:MDIO_inst|loop_count[0]                        ; MDIO:MDIO_inst|loop_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.032 ns                 ;
; 1.082 ns                                ; MDIO:MDIO_inst|preamble[1]                          ; MDIO:MDIO_inst|preamble[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.033 ns                 ;
; 1.083 ns                                ; MDIO:MDIO_inst|loop_count[3]                        ; MDIO:MDIO_inst|loop_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.034 ns                 ;
; 1.085 ns                                ; EEPROM:EEPROM_inst|This_IP[21]                      ; EEPROM:EEPROM_inst|This_IP[22]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.036 ns                 ;
; 1.087 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.038 ns                 ;
; 1.092 ns                                ; EEPROM:EEPROM_inst|shift_count[1]                   ; EEPROM:EEPROM_inst|shift_count[1]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.043 ns                 ;
; 1.092 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.043 ns                 ;
; 1.093 ns                                ; MDIO:MDIO_inst|preamble[6]                          ; MDIO:MDIO_inst|preamble[6]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.044 ns                 ;
; 1.096 ns                                ; MDIO:MDIO_inst|loop_count[2]                        ; MDIO:MDIO_inst|loop_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.047 ns                 ;
; 1.100 ns                                ; MDIO:MDIO_inst|loop_count[1]                        ; MDIO:MDIO_inst|loop_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.051 ns                 ;
; 1.101 ns                                ; MDIO:MDIO_inst|loop_count[4]                        ; MDIO:MDIO_inst|loop_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.052 ns                 ;
; 1.103 ns                                ; EEPROM:EEPROM_inst|This_IP[17]                      ; EEPROM:EEPROM_inst|This_IP[18]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.054 ns                 ;
; 1.116 ns                                ; MDIO:MDIO_inst|read_count[4]                        ; MDIO:MDIO_inst|read_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.067 ns                 ;
; 1.119 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.070 ns                 ;
; 1.119 ns                                ; EEPROM:EEPROM_inst|shift_count[5]                   ; EEPROM:EEPROM_inst|shift_count[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.070 ns                 ;
; 1.121 ns                                ; EEPROM:EEPROM_inst|shift_count[3]                   ; EEPROM:EEPROM_inst|shift_count[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.072 ns                 ;
; 1.135 ns                                ; EEPROM:EEPROM_inst|shift_count[0]                   ; EEPROM:EEPROM_inst|shift_count[0]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.086 ns                 ;
; 1.141 ns                                ; EEPROM:EEPROM_inst|This_MAC[9]                      ; EEPROM:EEPROM_inst|This_MAC[10]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.092 ns                 ;
; 1.147 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.098 ns                 ;
; 1.155 ns                                ; MDIO:MDIO_inst|mask[6]                              ; MDIO:MDIO_inst|mask[6]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.106 ns                 ;
; 1.163 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.114 ns                 ;
; 1.171 ns                                ; MDIO:MDIO_inst|previous_speed                       ; MDIO:MDIO_inst|write_done           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.122 ns                 ;
; 1.177 ns                                ; EEPROM:EEPROM_inst|SI                               ; EEPROM:EEPROM_inst|SI               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.128 ns                 ;
; 1.188 ns                                ; EEPROM:EEPROM_inst|This_IP[10]                      ; EEPROM:EEPROM_inst|This_IP[11]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.139 ns                 ;
; 1.191 ns                                ; EEPROM:EEPROM_inst|This_IP[5]                       ; EEPROM:EEPROM_inst|This_IP[6]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.142 ns                 ;
; 1.196 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.147 ns                 ;
; 1.223 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.174 ns                 ;
; 1.226 ns                                ; EEPROM:EEPROM_inst|This_MAC[11]                     ; EEPROM:EEPROM_inst|This_MAC[12]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.064 ns                  ; 1.162 ns                 ;
; 1.227 ns                                ; EEPROM:EEPROM_inst|This_IP[3]                       ; EEPROM:EEPROM_inst|This_IP[4]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.179 ns                 ;
; 1.228 ns                                ; EEPROM:EEPROM_inst|This_IP[25]                      ; EEPROM:EEPROM_inst|This_IP[26]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.179 ns                 ;
; 1.229 ns                                ; MDIO:MDIO_inst|address2[2]                          ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.180 ns                 ;
; 1.230 ns                                ; EEPROM:EEPROM_inst|This_IP[24]                      ; EEPROM:EEPROM_inst|This_IP[25]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.181 ns                 ;
; 1.231 ns                                ; EEPROM:EEPROM_inst|This_IP[0]                       ; EEPROM:EEPROM_inst|This_IP[1]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.182 ns                 ;
; 1.235 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[42] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.185 ns                 ;
; 1.253 ns                                ; EEPROM:EEPROM_inst|This_IP[30]                      ; EEPROM:EEPROM_inst|This_IP[31]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.204 ns                 ;
; 1.265 ns                                ; EEPROM:EEPROM_inst|This_IP[1]                       ; EEPROM:EEPROM_inst|This_IP[2]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.216 ns                 ;
; 1.265 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.216 ns                 ;
; 1.304 ns                                ; EEPROM:EEPROM_inst|This_MAC[15]                     ; EEPROM:EEPROM_inst|This_MAC[16]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.051 ns                  ; 1.253 ns                 ;
; 1.323 ns                                ; EEPROM:EEPROM_inst|This_IP[26]                      ; EEPROM:EEPROM_inst|This_IP[27]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.274 ns                 ;
; 1.323 ns                                ; EEPROM:EEPROM_inst|This_IP[7]                       ; EEPROM:EEPROM_inst|This_IP[8]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.274 ns                 ;
; 1.361 ns                                ; EEPROM:EEPROM_inst|This_MAC[6]                      ; EEPROM:EEPROM_inst|This_MAC[7]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.064 ns                  ; 1.297 ns                 ;
; 1.367 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.318 ns                 ;
; 1.387 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.337 ns                 ;
; 1.392 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.343 ns                 ;
; 1.422 ns                                ; EEPROM:EEPROM_inst|This_MAC[5]                      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.034 ns                  ; 1.388 ns                 ;
; 1.438 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.386 ns                 ;
; 1.445 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.395 ns                 ;
; 1.445 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.395 ns                 ;
; 1.445 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.395 ns                 ;
; 1.446 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.394 ns                 ;
; 1.448 ns                                ; EEPROM:EEPROM_inst|This_MAC[27]                     ; EEPROM:EEPROM_inst|This_MAC[28]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.037 ns                  ; 1.411 ns                 ;
; 1.450 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.053 ns                  ; 1.397 ns                 ;
; 1.450 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.398 ns                 ;
; 1.450 ns                                ; EEPROM:EEPROM_inst|shift_count[5]                   ; EEPROM:EEPROM_inst|EEPROM[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.401 ns                 ;
; 1.453 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.053 ns                  ; 1.400 ns                 ;
; 1.454 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.053 ns                  ; 1.401 ns                 ;
; 1.455 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.053 ns                  ; 1.402 ns                 ;
; 1.458 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.406 ns                 ;
; 1.459 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.409 ns                 ;
; 1.460 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.053 ns                  ; 1.407 ns                 ;
; 1.463 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.053 ns                  ; 1.410 ns                 ;
; 1.464 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[1]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.053 ns                  ; 1.411 ns                 ;
; 1.464 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.053 ns                  ; 1.411 ns                 ;
; 1.464 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|address2[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.415 ns                 ;
; 1.465 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.053 ns                  ; 1.412 ns                 ;
; 1.476 ns                                ; EEPROM:EEPROM_inst|This_MAC[25]                     ; EEPROM:EEPROM_inst|This_MAC[26]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.037 ns                  ; 1.439 ns                 ;
; 1.495 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.443 ns                 ;
; 1.498 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.449 ns                 ;
; 1.499 ns                                ; EEPROM:EEPROM_inst|This_MAC[16]                     ; EEPROM:EEPROM_inst|This_MAC[17]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.047 ns                  ; 1.452 ns                 ;
; 1.520 ns                                ; MDIO:MDIO_inst|read_count[4]                        ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.472 ns                 ;
; 1.526 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.477 ns                 ;
; 1.528 ns                                ; MDIO:MDIO_inst|mask[5]                              ; MDIO:MDIO_inst|mask[5]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.479 ns                 ;
; 1.529 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.480 ns                 ;
; 1.531 ns                                ; EEPROM:EEPROM_inst|This_MAC[17]                     ; EEPROM:EEPROM_inst|This_MAC[18]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.037 ns                  ; 1.494 ns                 ;
; 1.534 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.044 ns                  ; 1.490 ns                 ;
; 1.534 ns                                ; MDIO:MDIO_inst|mask[0]                              ; MDIO:MDIO_inst|mask[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.485 ns                 ;
; 1.536 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.044 ns                  ; 1.492 ns                 ;
; 1.536 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.487 ns                 ;
; 1.538 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.046 ns                  ; 1.492 ns                 ;
; 1.539 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.044 ns                  ; 1.495 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; -1.851 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[41]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.685 ns                 ;
; -1.841 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[25]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.695 ns                 ;
; -1.838 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[9]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.698 ns                 ;
; -1.835 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                   ; Rx_MAC:Rx_MAC_inst|To_IP[22]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 0.702 ns                 ;
; -1.701 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromPort[13]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.835 ns                 ;
; -1.701 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[45]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.835 ns                 ;
; -1.671 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|ToPort[12]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 0.852 ns                 ;
; -1.669 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                  ; Rx_MAC:Rx_MAC_inst|FromPort[14]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.867 ns                 ;
; -1.669 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[42]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.867 ns                 ;
; -1.666 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[46]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.870 ns                 ;
; -1.659 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[7]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.877 ns                 ;
; -1.658 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[21]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.878 ns                 ;
; -1.657 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[6]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.879 ns                 ;
; -1.657 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[3]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.879 ns                 ;
; -1.657 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                  ; Rx_MAC:Rx_MAC_inst|FromPort[8]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.879 ns                 ;
; -1.657 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[33]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.879 ns                 ;
; -1.657 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[34]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.879 ns                 ;
; -1.656 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[11]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.880 ns                 ;
; -1.656 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[13]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.880 ns                 ;
; -1.653 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[35]                   ; Rx_MAC:Rx_MAC_inst|FromIP[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 0.882 ns                 ;
; -1.643 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[23]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.893 ns                 ;
; -1.631 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                   ; Rx_MAC:Rx_MAC_inst|To_IP[10]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.905 ns                 ;
; -1.614 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|To_IP[9]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.922 ns                 ;
; -1.525 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[4]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.010 ns                 ;
; -1.484 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|ToPort[8]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 1.039 ns                 ;
; -1.464 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                   ; Rx_MAC:Rx_MAC_inst|Length[8]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.073 ns                 ;
; -1.416 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|ToPort[14]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 1.107 ns                 ;
; -1.362 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[8]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.173 ns                 ;
; -1.357 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[1]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.178 ns                 ;
; -1.349 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[38]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.184 ns                 ;
; -1.345 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                  ; Rx_MAC:Rx_MAC_inst|FromPort[6]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.188 ns                 ;
; -1.332 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                   ; Rx_MAC:Rx_MAC_inst|FromIP[16]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.205 ns                 ;
; -1.332 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.205 ns                 ;
; -1.325 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                   ; Rx_MAC:Rx_MAC_inst|ToPort[9]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.524 ns                   ; 1.199 ns                 ;
; -1.323 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[58][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.530 ns                   ; 1.207 ns                 ;
; -1.319 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[50][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.530 ns                   ; 1.211 ns                 ;
; -1.300 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[19]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.524 ns                   ; 1.224 ns                 ;
; -1.297 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[21]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.240 ns                 ;
; -1.288 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[39]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.249 ns                 ;
; -1.285 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|num_blocks[3]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.250 ns                 ;
; -1.281 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[16]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.252 ns                 ;
; -1.279 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|ToPort[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.254 ns                 ;
; -1.277 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[9]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.256 ns                 ;
; -1.273 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                   ; Rx_MAC:Rx_MAC_inst|To_IP[16]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.264 ns                 ;
; -1.254 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[13]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.281 ns                 ;
; -1.252 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                   ; Rx_MAC:Rx_MAC_inst|ToPort[15]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 1.271 ns                 ;
; -1.248 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                   ; Rx_MAC:Rx_MAC_inst|FromIP[30]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.289 ns                 ;
; -1.248 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[12]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.289 ns                 ;
; -1.247 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[14]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.290 ns                 ;
; -1.235 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[24]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.299 ns                 ;
; -1.225 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[18]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.308 ns                 ;
; -1.222 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|ToPort[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.311 ns                 ;
; -1.222 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                   ; Rx_MAC:Rx_MAC_inst|ToPort[10]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 1.301 ns                 ;
; -1.221 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[18]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.312 ns                 ;
; -1.204 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                   ; Rx_MAC:Rx_MAC_inst|ToPort[11]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 1.319 ns                 ;
; -1.191 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromPort[5]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.522 ns                   ; 1.331 ns                 ;
; -1.179 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                   ; Rx_MAC:Rx_MAC_inst|FromIP[25]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.524 ns                   ; 1.345 ns                 ;
; -1.174 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[32][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.532 ns                   ; 1.358 ns                 ;
; -1.174 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[48][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.532 ns                   ; 1.358 ns                 ;
; -1.174 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[56][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.357 ns                 ;
; -1.172 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[40][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.359 ns                 ;
; -1.170 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|To_IP[8]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.368 ns                 ;
; -1.162 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[37]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.524 ns                   ; 1.362 ns                 ;
; -1.160 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[28]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.371 ns                 ;
; -1.157 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                   ; Rx_MAC:Rx_MAC_inst|FromPort[0]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.377 ns                 ;
; -1.156 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[8]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.381 ns                 ;
; -1.147 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[24]~_Duplicate_2 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.391 ns                 ;
; -1.142 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[15]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.393 ns                 ;
; -1.137 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[2]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.398 ns                 ;
; -1.133 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[48][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.411 ns                 ;
; -1.133 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[32][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.411 ns                 ;
; -1.132 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                   ; Rx_MAC:Rx_MAC_inst|To_IP[28]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.405 ns                 ;
; -1.128 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[26]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.520 ns                   ; 1.392 ns                 ;
; -1.117 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[9]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.418 ns                 ;
; -1.113 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[31]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.418 ns                 ;
; -1.112 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[2]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.424 ns                 ;
; -1.112 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|num_blocks[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.429 ns                 ;
; -1.111 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[12]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.423 ns                 ;
; -1.109 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[44]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.428 ns                 ;
; -1.108 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[20]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.423 ns                 ;
; -1.107 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromPort[12]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.430 ns                 ;
; -1.107 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[30]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.427 ns                 ;
; -1.106 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|ToPort[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.425 ns                 ;
; -1.106 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|To_IP[7]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.432 ns                 ;
; -1.103 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|ToPort[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.431 ns                 ;
; -1.101 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[10]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.433 ns                 ;
; -1.101 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[17]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.433 ns                 ;
; -1.100 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[17]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.524 ns                   ; 1.424 ns                 ;
; -1.082 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[5]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.454 ns                 ;
; -1.080 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                   ; Rx_MAC:Rx_MAC_inst|FromPort[1]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.454 ns                 ;
; -1.080 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|ping_data[47][7]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 1.443 ns                 ;
; -1.077 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[26]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.456 ns                 ;
; -1.062 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[14]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.473 ns                 ;
; -1.052 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                  ; Rx_MAC:Rx_MAC_inst|FromPort[10]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.484 ns                 ;
; -1.050 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[27]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.481 ns                 ;
; -1.036 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|To_IP[30]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.498 ns                 ;
; -1.026 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[13]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.508 ns                 ;
; -1.013 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[27]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.520 ns                 ;
; -0.992 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[1]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.520 ns                   ; 1.528 ns                 ;
; -0.985 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromPort[11]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.552 ns                 ;
; -0.984 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[43]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.553 ns                 ;
; -0.977 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[31]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 1.546 ns                 ;
; -0.976 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|FromIP[28]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.525 ns                   ; 1.549 ns                 ;
; -0.959 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[0]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.539 ns                   ; 1.580 ns                 ;
; -0.946 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                   ; Rx_MAC:Rx_MAC_inst|FromIP[29]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.590 ns                 ;
; -0.945 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[13]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.591 ns                 ;
; -0.943 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|ping_data[34][1]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.595 ns                 ;
; -0.942 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|num_blocks[1]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.596 ns                 ;
; -0.937 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|To_IP[25]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.598 ns                 ;
; -0.930 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|To_IP[5]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.608 ns                 ;
; -0.925 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[31]~_Duplicate_1 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.010 ns                   ; 1.085 ns                 ;
; -0.918 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromPort[9]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.616 ns                 ;
; -0.918 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|To_IP[3]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.530 ns                   ; 1.612 ns                 ;
; -0.907 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[31]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.022 ns                   ; 1.115 ns                 ;
; -0.899 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|To_IP[20]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.638 ns                 ;
; -0.893 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[34]                   ; Rx_MAC:Rx_MAC_inst|FromIP[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.539 ns                   ; 1.646 ns                 ;
; -0.889 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|Length[7]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.646 ns                 ;
; -0.887 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[7][2]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.509 ns                   ; 1.622 ns                 ;
; -0.887 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[23][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.509 ns                   ; 1.622 ns                 ;
; -0.881 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[37]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.539 ns                   ; 1.658 ns                 ;
; -0.879 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[28]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.022 ns                   ; 1.143 ns                 ;
; -0.877 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|FromIP[26]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.660 ns                 ;
; -0.875 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[36][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.665 ns                 ;
; -0.875 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[27]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.022 ns                   ; 1.147 ns                 ;
; -0.873 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[52][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.667 ns                 ;
; -0.873 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[10]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.664 ns                 ;
; -0.872 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[29]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.015 ns                   ; 1.143 ns                 ;
; -0.865 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[29]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.670 ns                 ;
; -0.861 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[7]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.520 ns                   ; 1.659 ns                 ;
; -0.859 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                   ; Rx_MAC:Rx_MAC_inst|FromPort[2]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.518 ns                   ; 1.659 ns                 ;
; -0.857 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|ping_data[34][7]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.681 ns                 ;
; -0.854 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[30]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.022 ns                   ; 1.168 ns                 ;
; -0.838 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_2 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.527 ns                   ; 1.689 ns                 ;
; -0.829 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[26]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.022 ns                   ; 1.193 ns                 ;
; -0.828 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[5]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.705 ns                 ;
; -0.828 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[10]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.705 ns                 ;
; -0.826 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                   ; Rx_MAC:Rx_MAC_inst|FromIP[31]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.710 ns                 ;
; -0.826 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[19][5]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 1.697 ns                 ;
; -0.825 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[15]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.711 ns                 ;
; -0.818 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[5][6]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.529 ns                   ; 1.711 ns                 ;
; -0.818 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[37][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.529 ns                   ; 1.711 ns                 ;
; -0.817 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[25]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.720 ns                 ;
; -0.814 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[42][4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.721 ns                 ;
; -0.809 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[27][5]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.522 ns                   ; 1.713 ns                 ;
; -0.809 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[51][5]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.522 ns                   ; 1.713 ns                 ;
; -0.808 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|To_IP[26]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.732 ns                 ;
; -0.804 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[35]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.733 ns                 ;
; -0.804 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[5][2]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.737 ns                 ;
; -0.803 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                   ; Rx_MAC:Rx_MAC_inst|FromPort[3]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.734 ns                 ;
; -0.803 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|Length[14]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.542 ns                   ; 1.739 ns                 ;
; -0.797 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[44]                   ; Rx_MAC:Rx_MAC_inst|FromIP[12]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.734 ns                 ;
; -0.797 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[9]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.739 ns                 ;
; -0.796 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[0][2]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.546 ns                   ; 1.750 ns                 ;
; -0.794 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[20]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.527 ns                   ; 1.733 ns                 ;
; -0.769 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[30]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.765 ns                 ;
; -0.768 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|Length[5]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.767 ns                 ;
; -0.755 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[34][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.793 ns                 ;
; -0.755 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|num_blocks[2]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.793 ns                 ;
; -0.752 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[32]                   ; Rx_MAC:Rx_MAC_inst|FromIP[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.527 ns                   ; 1.775 ns                 ;
; -0.752 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|To_IP[1]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.786 ns                 ;
; -0.747 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.784 ns                 ;
; -0.747 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[11]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.790 ns                 ;
; -0.746 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                   ; Rx_MAC:Rx_MAC_inst|FromIP[27]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.791 ns                 ;
; -0.744 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|ping_data[18][7]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.793 ns                 ;
; -0.743 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|ping_data[58][7]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.794 ns                 ;
; -0.739 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[17]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.512 ns                   ; 1.773 ns                 ;
; -0.718 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                   ; Rx_MAC:Rx_MAC_inst|FromIP[20]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.532 ns                   ; 1.814 ns                 ;
; -0.716 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[0]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.520 ns                   ; 1.804 ns                 ;
; -0.704 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[26]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.830 ns                 ;
; -0.696 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|ping_data[9][7]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.524 ns                   ; 1.828 ns                 ;
; -0.694 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[5]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.520 ns                   ; 1.826 ns                 ;
; -0.689 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|To_IP[29]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.530 ns                   ; 1.841 ns                 ;
; -0.685 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[11]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.015 ns                   ; 1.330 ns                 ;
; -0.683 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[2]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.543 ns                   ; 1.860 ns                 ;
; -0.682 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[53][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.510 ns                   ; 1.828 ns                 ;
; -0.680 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[37][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.510 ns                   ; 1.830 ns                 ;
; -0.677 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[33]                   ; Rx_MAC:Rx_MAC_inst|FromIP[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.515 ns                   ; 1.838 ns                 ;
; -0.675 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[58][0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.860 ns                 ;
; -0.672 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[42][0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.863 ns                 ;
; -0.669 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[10]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.866 ns                 ;
; -0.662 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[15]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.869 ns                 ;
; -0.660 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[23]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.877 ns                 ;
; -0.660 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|ToPort[5]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.532 ns                   ; 1.872 ns                 ;
; -0.659 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[23]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.878 ns                 ;
; -0.659 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|IP_lease[6]~_Duplicate_2  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.542 ns                   ; 1.883 ns                 ;
; -0.658 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[21]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.532 ns                   ; 1.874 ns                 ;
; -0.656 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[28]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.523 ns                   ; 1.867 ns                 ;
; -0.651 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[9]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.529 ns                   ; 1.878 ns                 ;
; -0.644 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromPort[7]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.525 ns                   ; 1.881 ns                 ;
; -0.641 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[34][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.895 ns                 ;
; -0.640 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[40]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.542 ns                   ; 1.902 ns                 ;
; -0.637 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|ping_data[16][1]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.898 ns                 ;
; -0.636 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|ping_data[24][1]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.899 ns                 ;
; -0.629 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.518 ns                   ; 1.889 ns                 ;
; -0.628 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[32]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.512 ns                   ; 1.884 ns                 ;
; -0.628 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                   ; Rx_MAC:Rx_MAC_inst|FromIP[23]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.518 ns                   ; 1.890 ns                 ;
; -0.627 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[2][4]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.910 ns                 ;
; -0.626 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[18][4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.911 ns                 ;
; -0.621 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[19][3]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.516 ns                   ; 1.895 ns                 ;
; -0.620 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[27][3]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.516 ns                   ; 1.896 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Slack ; Required tsu ; Actual tsu ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A   ; None         ; 5.965 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.965 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.965 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.965 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.489 ns   ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 3.337 ns   ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 3.197 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.183 ns   ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 3.181 ns   ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 3.012 ns   ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 2.031 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.029 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.989 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.984 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.968 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.967 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.937 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.937 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.071 ns   ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 0.924 ns   ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 0.836 ns   ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 0.406 ns   ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.157 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.091 ns   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.150 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.214 ns  ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -0.502 ns  ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; -2.275 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -2.291 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.291 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.291 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.291 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.291 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.291 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.291 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.414 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -2.859 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -2.876 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -2.876 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -2.876 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -3.001 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -3.394 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; -3.434 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.434 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.434 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.434 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.434 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -5.396 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A   ; None         ; -5.551 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -5.730 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -5.771 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -6.037 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -6.109 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                                 ; To                                                                                                                                           ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; N/A   ; None         ; 20.081 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 20.062 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.949 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.861 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.834 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.724 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.655 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 17.528 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.501 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.391 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.322 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.328 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.256 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.062 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.025 ns  ; MDIO:MDIO_inst|MDIO2                                                                                                                                                                 ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.134 ns  ; MDIO:MDIO_inst|MDIO                                                                                                                                                                  ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 14.966 ns  ; NWire_xmit:ser_no|id[0]                                                                                                                                                              ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 14.749 ns  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q1                                                                                                                                                ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 14.728 ns  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                               ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 14.484 ns  ; EEPROM:EEPROM_inst|CS                                                                                                                                                                ; NODE_ADDR_CS                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 14.337 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 14.277 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 14.072 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.749 ns  ; Led_flash:Flash_LED9|LED                                                                                                                                                             ; RAM_A11                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 13.728 ns  ; EEPROM:EEPROM_inst|SCK                                                                                                                                                               ; SCK                                                                                                                                          ; PHY_CLK125 ;
; N/A   ; None         ; 13.530 ns  ; EEPROM:EEPROM_inst|SI                                                                                                                                                                ; SI                                                                                                                                           ; PHY_CLK125 ;
; N/A   ; None         ; 13.509 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.329 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.269 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.166 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.152 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.106 ns  ; NWire_xmit:CCxmit|id[0]                                                                                                                                                              ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.932 ns  ; Led_flash:Flash_LED11|LED                                                                                                                                                            ; RAM_A13                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 12.729 ns  ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                 ; NCONFIG                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 12.655 ns  ; I2C_Master:I2C_Master_inst|SCL_I                                                                                                                                                     ; ATLAS_A20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.605 ns  ; PHY_MDIO_clk                                                                                                                                                                         ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 12.491 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                               ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.352 ns  ; Led_control:Control_LED1|LED                                                                                                                                                         ; RAM_A6                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 12.331 ns  ; Led_control:Control_LED0|LED                                                                                                                                                         ; RAM_A0                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 12.195 ns  ; Tx_MAC:Tx_MAC_inst|TD[1]                                                                                                                                                             ; PHY_TX[1]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.163 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q1                                                                                                                                                ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.127 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ;
; N/A   ; None         ; 12.012 ns  ; Tx_MAC:Tx_MAC_inst|TD[0]                                                                                                                                                             ; PHY_TX[0]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.934 ns  ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; RAM_A4                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.505 ns  ; Tx_MAC:Tx_MAC_inst|TD[3]                                                                                                                                                             ; PHY_TX[3]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.383 ns  ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23                                                                                                                                              ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.335 ns  ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; RAM_A2                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.329 ns  ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; RAM_A1                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.199 ns  ; I2C_Master:I2C_Master_inst|SDA_I                                                                                                                                                     ; ATLAS_A21                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.173 ns  ; Tx_MAC:Tx_MAC_inst|TD[2]                                                                                                                                                             ; PHY_TX[2]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.859 ns  ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; RAM_A3                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 10.724 ns  ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q1                                                                                                                                               ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.480 ns  ; NWire_xmit:P_IQPWM|id[0]                                                                                                                                                             ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.409 ns  ; Led_flash:Flash_LED8|LED                                                                                                                                                             ; RAM_A10                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 10.189 ns  ; Led_flash:Flash_LED7|LED                                                                                                                                                             ; RAM_A7                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 9.861 ns   ; Led_flash:Flash_LED5|LED                                                                                                                                                             ; RAM_A5                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 9.773 ns   ; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                            ; PHY_TX_EN                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.384 ns   ; Led_flash:Flash_LED10|LED                                                                                                                                                            ; RAM_A12                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 8.922 ns   ; NWire_xmit:M_LRAudio|id[0]                                                                                                                                                           ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.797 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23                                                                                                                                            ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.463 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1                                                                                                                                             ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.209 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; PHY_TX_CLOCK                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 8.182 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;
; N/A   ; None         ; 6.736 ns   ; HB_counter[25]                                                                                                                                                                       ; HEART_BEAT                                                                                                                                   ; PHY_CLK125 ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Minimum Slack ; Required th ; Actual th ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A           ; None        ; 6.300 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 6.228 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 5.962 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 5.921 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 5.742 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 5.587 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A           ; None        ; 3.625 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.625 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.625 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.625 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.625 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.585 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; 3.192 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 3.067 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 3.067 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 3.067 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 3.050 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 2.605 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 2.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.466 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 0.693 ns  ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; 0.405 ns  ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.341 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.100 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.034 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; -0.215 ns ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; -0.645 ns ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; -0.733 ns ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -0.880 ns ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -1.746 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.746 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.776 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.777 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.793 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.798 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.838 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.840 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.821 ns ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.990 ns ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.992 ns ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -3.006 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A           ; None        ; -3.146 ns ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -3.298 ns ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -5.774 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.774 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.774 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.774 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ATLAS_C18                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C19                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C24                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A0                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A1                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A2                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A3                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A4                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A5                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A6                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A7                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A8                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A9                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A10                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A11                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A12                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A13                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEART_BEAT                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[0]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[1]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[2]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[3]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_EN                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDC                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_RESET_N                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SCK                              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SI                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NCONFIG                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDIO                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+--------------------------------------------------------------------------------------+
; Input Transition Times                                                               ;
+-----------------------------------+--------------+-----------------+-----------------+
; Pin                               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------+--------------+-----------------+-----------------+
; ATLAS_A12                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_INT_N                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_25MHZ                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_MDIO                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_CLK125                        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_DV                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE2                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX_CLOCK                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONFIG                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cycloneii_asmiblock2~ALTERA_DATA0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[0]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[2]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[1]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[3]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C23                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C22                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C15                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN2                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN0                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN1                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A6                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A5                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A4                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A11                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A9                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A8                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A10                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A7                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_C18                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C19                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C24                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A0                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A1                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A2                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A3                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A5                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A7                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A9                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A11                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; RAM_A12                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A13                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; HEART_BEAT                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; SCK                              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; SI                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.34 V              ; -0.00834 V          ; 0.106 V                              ; 0.015 V                              ; 6.53e-010 s                 ; 5.54e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.34 V             ; -0.00834 V         ; 0.106 V                             ; 0.015 V                             ; 6.53e-010 s                ; 5.54e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.0034 V           ; 0.118 V                              ; 0.019 V                              ; 8.67e-010 s                 ; 1.08e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.0034 V          ; 0.118 V                             ; 0.019 V                             ; 8.67e-010 s                ; 1.08e-009 s                ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_C18     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; ATLAS_A20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; ATLAS_A21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C19     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C24     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A5        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A7        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A9        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; RAM_A12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEART_BEAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; PHY_TX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; PHY_RESET_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 04 20:05:32 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Metis -c Metis --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PHY_RX_CLOCK" is an undefined clock
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" input frequency requirement of 48.0 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" input frequency requirement of 12.5 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" input frequency requirement of 0.8 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Rx_MAC:Rx_MAC_inst|PHY_100T_state" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -3.832 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "reset" and destination register "NWire_rcv:p_ser|DB_LEN[3][15]"
    Info: + Largest register to register requirement is 0.557 ns
        Info: + Setup relationship between source and destination is 0.833 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.702 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.036 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.367 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2211; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.314 ns) + CELL(0.680 ns) = 4.367 ns; Loc. = FF_X20_Y33_N27; Fanout = 4; REG Node = 'NWire_rcv:p_ser|DB_LEN[3][15]'
                Info: Total cell delay = 0.680 ns ( 15.57 % )
                Info: Total interconnect delay = 3.687 ns ( 84.43 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 445; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.350 ns) + CELL(0.680 ns) = 4.403 ns; Loc. = FF_X21_Y25_N13; Fanout = 942; REG Node = 'reset'
                Info: Total cell delay = 0.680 ns ( 15.44 % )
                Info: Total interconnect delay = 3.723 ns ( 84.56 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 4.389 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y25_N13; Fanout = 942; REG Node = 'reset'
        Info: 2: + IC(0.414 ns) + CELL(0.177 ns) = 0.591 ns; Loc. = LCCOMB_X21_Y25_N22; Fanout = 325; COMB Node = 'IF_rst~0'
        Info: 3: + IC(1.675 ns) + CELL(0.177 ns) = 2.443 ns; Loc. = LCCOMB_X21_Y35_N4; Fanout = 72; COMB Node = 'NWire_rcv:p_ser|DB_LEN[0][6]~1'
        Info: 4: + IC(1.151 ns) + CELL(0.795 ns) = 4.389 ns; Loc. = FF_X20_Y33_N27; Fanout = 4; REG Node = 'NWire_rcv:p_ser|DB_LEN[3][15]'
        Info: Total cell delay = 1.149 ns ( 26.18 % )
        Info: Total interconnect delay = 3.240 ns ( 73.82 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' along 1067 path(s). See Report window for details.
Info: Slack time is 8.901 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]" and destination register "ASMI_interface:ASMI_int_inst|address[23]"
    Info: Fmax is 45.05 MHz (period= 22.198 ns)
    Info: + Largest register to register requirement is 19.759 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 21.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.406 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.353 ns) + CELL(0.680 ns) = 4.406 ns; Loc. = FF_X35_Y14_N19; Fanout = 4; REG Node = 'ASMI_interface:ASMI_int_inst|address[23]'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.726 ns ( 84.57 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.407 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.354 ns) + CELL(0.680 ns) = 4.407 ns; Loc. = FF_X59_Y17_N13; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.727 ns ( 84.57 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 10.858 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X59_Y17_N13; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]'
        Info: 2: + IC(0.604 ns) + CELL(0.552 ns) = 1.156 ns; Loc. = LCCOMB_X60_Y17_N10; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.229 ns; Loc. = LCCOMB_X60_Y17_N12; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.302 ns; Loc. = LCCOMB_X60_Y17_N14; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.375 ns; Loc. = LCCOMB_X60_Y17_N16; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.448 ns; Loc. = LCCOMB_X60_Y17_N18; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~9'
        Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.521 ns; Loc. = LCCOMB_X60_Y17_N20; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~11'
        Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.594 ns; Loc. = LCCOMB_X60_Y17_N22; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~13'
        Info: 9: + IC(0.000 ns) + CELL(0.607 ns) = 2.201 ns; Loc. = LCCOMB_X60_Y17_N24; Fanout = 1; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~14'
        Info: 10: + IC(0.492 ns) + CELL(0.398 ns) = 3.091 ns; Loc. = LCCOMB_X60_Y17_N6; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~1'
        Info: 11: + IC(0.310 ns) + CELL(0.472 ns) = 3.873 ns; Loc. = LCCOMB_X60_Y17_N8; Fanout = 4; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~2'
        Info: 12: + IC(1.421 ns) + CELL(0.177 ns) = 5.471 ns; Loc. = LCCOMB_X53_Y15_N14; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|always0~0'
        Info: 13: + IC(1.659 ns) + CELL(0.565 ns) = 7.695 ns; Loc. = LCCOMB_X34_Y14_N0; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~1'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 7.768 ns; Loc. = LCCOMB_X34_Y14_N2; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~4'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 7.841 ns; Loc. = LCCOMB_X34_Y14_N4; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~7'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 7.914 ns; Loc. = LCCOMB_X34_Y14_N6; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~10'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 7.987 ns; Loc. = LCCOMB_X34_Y14_N8; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~13'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 8.060 ns; Loc. = LCCOMB_X34_Y14_N10; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~16'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 8.133 ns; Loc. = LCCOMB_X34_Y14_N12; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~19'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 8.206 ns; Loc. = LCCOMB_X34_Y14_N14; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~22'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 8.279 ns; Loc. = LCCOMB_X34_Y14_N16; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~25'
        Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 8.352 ns; Loc. = LCCOMB_X34_Y14_N18; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~28'
        Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 8.425 ns; Loc. = LCCOMB_X34_Y14_N20; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~31'
        Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 8.498 ns; Loc. = LCCOMB_X34_Y14_N22; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~34'
        Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 8.571 ns; Loc. = LCCOMB_X34_Y14_N24; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~37'
        Info: 26: + IC(0.000 ns) + CELL(0.073 ns) = 8.644 ns; Loc. = LCCOMB_X34_Y14_N26; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~40'
        Info: 27: + IC(0.000 ns) + CELL(0.073 ns) = 8.717 ns; Loc. = LCCOMB_X34_Y14_N28; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~43'
        Info: 28: + IC(0.000 ns) + CELL(0.607 ns) = 9.324 ns; Loc. = LCCOMB_X34_Y14_N30; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~45'
        Info: 29: + IC(0.437 ns) + CELL(0.177 ns) = 9.938 ns; Loc. = LCCOMB_X35_Y14_N2; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~47'
        Info: 30: + IC(0.455 ns) + CELL(0.465 ns) = 10.858 ns; Loc. = FF_X35_Y14_N19; Fanout = 4; REG Node = 'ASMI_interface:ASMI_int_inst|address[23]'
        Info: Total cell delay = 5.480 ns ( 50.47 % )
        Info: Total interconnect delay = 5.378 ns ( 49.53 % )
Info: Slack time is -834 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "EEPROM:EEPROM_inst|This_IP[2]" and destination register "Assigned_IP_valid"
    Info: + Largest register to register requirement is 2.639 ns
        Info: + Setup relationship between source and destination is 1.535 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.344 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.416 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 445; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.363 ns) + CELL(0.680 ns) = 4.416 ns; Loc. = FF_X48_Y18_N1; Fanout = 60; REG Node = 'Assigned_IP_valid'
                Info: Total cell delay = 0.680 ns ( 15.40 % )
                Info: Total interconnect delay = 3.736 ns ( 84.60 % )
            Info: - Longest clock path from clock "PHY_MDIO_clk" to source register is 3.072 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y42_N3; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.044 ns) + CELL(0.000 ns) = 1.044 ns; Loc. = CLKCTRL_G10; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.348 ns) + CELL(0.680 ns) = 3.072 ns; Loc. = FF_X51_Y18_N11; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[2]'
                Info: Total cell delay = 0.680 ns ( 22.14 % )
                Info: Total interconnect delay = 2.392 ns ( 77.86 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 3.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X51_Y18_N11; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[2]'
        Info: 2: + IC(0.463 ns) + CELL(0.398 ns) = 0.861 ns; Loc. = LCCOMB_X51_Y18_N30; Fanout = 1; COMB Node = 'Equal2~0'
        Info: 3: + IC(0.498 ns) + CELL(0.324 ns) = 1.683 ns; Loc. = LCCOMB_X50_Y18_N4; Fanout = 1; COMB Node = 'Equal2~4'
        Info: 4: + IC(0.557 ns) + CELL(0.491 ns) = 2.731 ns; Loc. = LCCOMB_X49_Y18_N6; Fanout = 1; COMB Node = 'Assigned_IP_valid~1'
        Info: 5: + IC(0.450 ns) + CELL(0.177 ns) = 3.358 ns; Loc. = LCCOMB_X48_Y18_N0; Fanout = 1; COMB Node = 'Assigned_IP_valid~2'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 3.473 ns; Loc. = FF_X48_Y18_N1; Fanout = 60; REG Node = 'Assigned_IP_valid'
        Info: Total cell delay = 1.505 ns ( 43.33 % )
        Info: Total interconnect delay = 1.968 ns ( 56.67 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' along 32 path(s). See Report window for details.
Info: Slack time is -2.861 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "IF_Mic_boost" and destination register "I2C_Master:I2C_Master_inst|state[1]"
    Info: + Largest register to register requirement is -0.251 ns
        Info: + Setup relationship between source and destination is 0.001 ns
            Info: + Latch edge is 0.001 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.012 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.393 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.340 ns) + CELL(0.680 ns) = 4.393 ns; Loc. = FF_X25_Y24_N25; Fanout = 17; REG Node = 'I2C_Master:I2C_Master_inst|state[1]'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.713 ns ( 84.52 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.405 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2211; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.352 ns) + CELL(0.680 ns) = 4.405 ns; Loc. = FF_X26_Y24_N15; Fanout = 3; REG Node = 'IF_Mic_boost'
                Info: Total cell delay = 0.680 ns ( 15.44 % )
                Info: Total interconnect delay = 3.725 ns ( 84.56 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 2.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y24_N15; Fanout = 3; REG Node = 'IF_Mic_boost'
        Info: 2: + IC(0.423 ns) + CELL(0.327 ns) = 0.750 ns; Loc. = LCCOMB_X26_Y24_N10; Fanout = 2; COMB Node = 'I2C_Master:I2C_Master_inst|setup[0]~0'
        Info: 3: + IC(0.270 ns) + CELL(0.177 ns) = 1.197 ns; Loc. = LCCOMB_X26_Y24_N28; Fanout = 3; COMB Node = 'I2C_Master:I2C_Master_inst|Selector1~0'
        Info: 4: + IC(0.463 ns) + CELL(0.177 ns) = 1.837 ns; Loc. = LCCOMB_X26_Y24_N18; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|Selector2~0'
        Info: 5: + IC(0.481 ns) + CELL(0.177 ns) = 2.495 ns; Loc. = LCCOMB_X25_Y24_N24; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|state[1]~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 2.610 ns; Loc. = FF_X25_Y24_N25; Fanout = 17; REG Node = 'I2C_Master:I2C_Master_inst|state[1]'
        Info: Total cell delay = 0.973 ns ( 37.28 % )
        Info: Total interconnect delay = 1.637 ns ( 62.72 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' along 19 path(s). See Report window for details.
Info: Slack time is -2.105 ns for clock "PHY_CLK125" between source register "IF_I_PWM[5]" and destination register "NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]"
    Info: + Largest register to register requirement is -1.252 ns
        Info: + Setup relationship between source and destination is 0.125 ns
            Info: + Latch edge is 0.166 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.041 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.137 ns
            Info: + Shortest clock path from clock "PHY_CLK125" to destination register is 3.270 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1260; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.375 ns) + CELL(0.680 ns) = 3.270 ns; Loc. = FF_X17_Y20_N21; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]'
                Info: Total cell delay = 1.698 ns ( 51.93 % )
                Info: Total interconnect delay = 1.572 ns ( 48.07 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.407 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2211; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.354 ns) + CELL(0.680 ns) = 4.407 ns; Loc. = FF_X18_Y20_N23; Fanout = 1; REG Node = 'IF_I_PWM[5]'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.727 ns ( 84.57 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 0.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X18_Y20_N23; Fanout = 1; REG Node = 'IF_I_PWM[5]'
        Info: 2: + IC(0.561 ns) + CELL(0.177 ns) = 0.738 ns; Loc. = LCCOMB_X17_Y20_N20; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.853 ns; Loc. = FF_X17_Y20_N21; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]'
        Info: Total cell delay = 0.292 ns ( 34.23 % )
        Info: Total interconnect delay = 0.561 ns ( 65.77 % )
Warning: Can't achieve timing requirement Clock Setup: 'PHY_CLK125' along 135 path(s). See Report window for details.
Info: Slack time is 31.312 ns for clock "PHY_MDIO_clk" between source register "write_PHY" and destination register "MDIO:MDIO_inst|preamble[0]"
    Info: + Largest register to register requirement is 36.874 ns
        Info: + Setup relationship between source and destination is 38.465 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with inverted offset of 200.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.351 ns
            Info: + Shortest clock path from clock "PHY_MDIO_clk" to destination register is 3.045 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y42_N3; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.044 ns) + CELL(0.000 ns) = 1.044 ns; Loc. = CLKCTRL_G10; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.321 ns) + CELL(0.680 ns) = 3.045 ns; Loc. = FF_X8_Y33_N11; Fanout = 3; REG Node = 'MDIO:MDIO_inst|preamble[0]'
                Info: Total cell delay = 0.680 ns ( 22.33 % )
                Info: Total interconnect delay = 2.365 ns ( 77.67 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.396 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 445; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.343 ns) + CELL(0.680 ns) = 4.396 ns; Loc. = FF_X15_Y32_N29; Fanout = 3; REG Node = 'write_PHY'
                Info: Total cell delay = 0.680 ns ( 15.47 % )
                Info: Total interconnect delay = 3.716 ns ( 84.53 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 5.562 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y32_N29; Fanout = 3; REG Node = 'write_PHY'
        Info: 2: + IC(1.002 ns) + CELL(0.496 ns) = 1.498 ns; Loc. = LCCOMB_X14_Y33_N12; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|loop_count[3]~5'
        Info: 3: + IC(0.351 ns) + CELL(0.491 ns) = 2.340 ns; Loc. = LCCOMB_X14_Y33_N4; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|preamble[0]~7'
        Info: 4: + IC(0.263 ns) + CELL(0.324 ns) = 2.927 ns; Loc. = LCCOMB_X14_Y33_N14; Fanout = 2; COMB Node = 'MDIO:MDIO_inst|preamble[0]~8'
        Info: 5: + IC(0.318 ns) + CELL(0.473 ns) = 3.718 ns; Loc. = LCCOMB_X14_Y33_N26; Fanout = 7; COMB Node = 'MDIO:MDIO_inst|preamble[0]~11'
        Info: 6: + IC(1.049 ns) + CELL(0.795 ns) = 5.562 ns; Loc. = FF_X8_Y33_N11; Fanout = 3; REG Node = 'MDIO:MDIO_inst|preamble[0]'
        Info: Total cell delay = 2.579 ns ( 46.37 % )
        Info: Total interconnect delay = 2.983 ns ( 53.63 % )
Info: No valid register-to-register data paths exist for clock "CLK_25MHZ"
Info: Slack time is 14.03 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|Rx_enable" and destination register "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]"
    Info: Fmax is 83.75 MHz (period= 11.94 ns)
    Info: + Largest register to register requirement is 19.733 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.027 ns
            Info: + Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 5.765 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N9; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.058 ns) + CELL(0.000 ns) = 3.750 ns; Loc. = CLKCTRL_G13; Fanout = 1475; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.335 ns) + CELL(0.680 ns) = 5.765 ns; Loc. = FF_X35_Y27_N19; Fanout = 3; REG Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]'
                Info: Total cell delay = 2.595 ns ( 45.01 % )
                Info: Total interconnect delay = 3.170 ns ( 54.99 % )
            Info: - Longest clock path from clock "PHY_RX_CLOCK" to source register is 5.792 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N9; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.058 ns) + CELL(0.000 ns) = 3.750 ns; Loc. = CLKCTRL_G13; Fanout = 1475; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.362 ns) + CELL(0.680 ns) = 5.792 ns; Loc. = FF_X37_Y24_N3; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
                Info: Total cell delay = 2.595 ns ( 44.80 % )
                Info: Total interconnect delay = 3.197 ns ( 55.20 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 5.703 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y24_N3; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
        Info: 2: + IC(1.244 ns) + CELL(0.437 ns) = 1.681 ns; Loc. = LCCOMB_X33_Y25_N20; Fanout = 9; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|_~0'
        Info: 3: + IC(0.929 ns) + CELL(0.404 ns) = 3.014 ns; Loc. = LCCOMB_X34_Y27_N22; Fanout = 4; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~0'
        Info: 4: + IC(0.305 ns) + CELL(0.327 ns) = 3.646 ns; Loc. = LCCOMB_X34_Y27_N8; Fanout = 4; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~1'
        Info: 5: + IC(0.348 ns) + CELL(0.472 ns) = 4.466 ns; Loc. = LCCOMB_X34_Y27_N2; Fanout = 4; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~2'
        Info: 6: + IC(0.499 ns) + CELL(0.177 ns) = 5.142 ns; Loc. = LCCOMB_X35_Y27_N12; Fanout = 2; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|cntr_cout[11]~0'
        Info: 7: + IC(0.269 ns) + CELL(0.177 ns) = 5.588 ns; Loc. = LCCOMB_X35_Y27_N18; Fanout = 1; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]~1'
        Info: 8: + IC(0.000 ns) + CELL(0.115 ns) = 5.703 ns; Loc. = FF_X35_Y27_N19; Fanout = 3; REG Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]'
        Info: Total cell delay = 2.109 ns ( 36.98 % )
        Info: Total interconnect delay = 3.594 ns ( 63.02 % )
Info: Minimum slack time is 586 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[0]" and destination memory "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0"
    Info: + Shortest register to memory delay is 1.004 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y16_N29; Fanout = 4; REG Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[0]'
        Info: 2: + IC(0.917 ns) + CELL(0.087 ns) = 1.004 ns; Loc. = M9K_X24_Y16_N0; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0'
        Info: Total cell delay = 0.087 ns ( 8.67 % )
        Info: Total interconnect delay = 0.917 ns ( 91.33 % )
    Info: - Smallest register to memory requirement is 0.418 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.425 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination memory is 4.813 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2211; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.334 ns) + CELL(1.106 ns) = 4.813 ns; Loc. = M9K_X24_Y16_N0; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0'
                Info: Total cell delay = 1.106 ns ( 22.98 % )
                Info: Total interconnect delay = 3.707 ns ( 77.02 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.388 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2211; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.335 ns) + CELL(0.680 ns) = 4.388 ns; Loc. = FF_X26_Y16_N29; Fanout = 4; REG Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[0]'
                Info: Total cell delay = 0.680 ns ( 15.50 % )
                Info: Total interconnect delay = 3.708 ns ( 84.50 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.254 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "ASMI_interface:ASMI_int_inst|NCONFIG" and destination register "ASMI_interface:ASMI_int_inst|NCONFIG"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X36_Y16_N17; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|NCONFIG~1'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X36_Y16_N17; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 21.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 21.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.436 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.383 ns) + CELL(0.680 ns) = 4.436 ns; Loc. = FF_X36_Y16_N17; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
                Info: Total cell delay = 0.680 ns ( 15.33 % )
                Info: Total interconnect delay = 3.756 ns ( 84.67 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.436 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.383 ns) + CELL(0.680 ns) = 4.436 ns; Loc. = FF_X36_Y16_N17; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
                Info: Total cell delay = 0.680 ns ( 15.33 % )
                Info: Total interconnect delay = 3.756 ns ( 84.67 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "Tx_MAC:Tx_MAC_inst|reset_CRC" and destination register "Tx_MAC:Tx_MAC_inst|reset_CRC"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X53_Y11_N9; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|reset_CRC'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X53_Y11_N8; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector21~13'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X53_Y11_N9; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|reset_CRC'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 41.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 41.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.393 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 445; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.340 ns) + CELL(0.680 ns) = 4.393 ns; Loc. = FF_X53_Y11_N9; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|reset_CRC'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.713 ns ( 84.52 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.393 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 445; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.340 ns) + CELL(0.680 ns) = 4.393 ns; Loc. = FF_X53_Y11_N9; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|reset_CRC'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.713 ns ( 84.52 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "I2C_Master:I2C_Master_inst|setup[2]" and destination register "I2C_Master:I2C_Master_inst|setup[2]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y24_N5; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X26_Y24_N4; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|setup[2]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X26_Y24_N5; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.393 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.340 ns) + CELL(0.680 ns) = 4.393 ns; Loc. = FF_X26_Y24_N5; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.713 ns ( 84.52 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to source register is 4.393 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.340 ns) + CELL(0.680 ns) = 4.393 ns; Loc. = FF_X26_Y24_N5; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.713 ns ( 84.52 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_CLK125" between source register "NWire_xmit:M_LRAudio|id[31]" and destination register "NWire_xmit:M_LRAudio|id[31]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X12_Y20_N17; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X12_Y20_N16; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio|id~32'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X12_Y20_N17; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_CLK125" to destination register is 3.276 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1260; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.381 ns) + CELL(0.680 ns) = 3.276 ns; Loc. = FF_X12_Y20_N17; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 51.83 % )
                Info: Total interconnect delay = 1.578 ns ( 48.17 % )
            Info: - Shortest clock path from clock "PHY_CLK125" to source register is 3.276 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1260; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.381 ns) + CELL(0.680 ns) = 3.276 ns; Loc. = FF_X12_Y20_N17; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 51.83 % )
                Info: Total interconnect delay = 1.578 ns ( 48.17 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_MDIO_clk" between source register "EEPROM:EEPROM_inst|CS" and destination register "EEPROM:EEPROM_inst|CS"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y32_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X11_Y32_N8; Fanout = 1; COMB Node = 'EEPROM:EEPROM_inst|CS~6'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X11_Y32_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_MDIO_clk" to destination register is 3.050 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y42_N3; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.044 ns) + CELL(0.000 ns) = 1.044 ns; Loc. = CLKCTRL_G10; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.326 ns) + CELL(0.680 ns) = 3.050 ns; Loc. = FF_X11_Y32_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 22.30 % )
                Info: Total interconnect delay = 2.370 ns ( 77.70 % )
            Info: - Shortest clock path from clock "PHY_MDIO_clk" to source register is 3.050 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y42_N3; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.044 ns) + CELL(0.000 ns) = 1.044 ns; Loc. = CLKCTRL_G10; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.326 ns) + CELL(0.680 ns) = 3.050 ns; Loc. = FF_X11_Y32_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 22.30 % )
                Info: Total interconnect delay = 2.370 ns ( 77.70 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is -1.851 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|PHY_output[105]" and destination register "Rx_MAC:Rx_MAC_inst|FromMAC[41]"
    Info: + Shortest register to register delay is 0.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X42_Y19_N21; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[105]'
        Info: 2: + IC(0.393 ns) + CELL(0.177 ns) = 0.570 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 1; COMB Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[41]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.685 ns; Loc. = FF_X42_Y19_N17; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[41]'
        Info: Total cell delay = 0.292 ns ( 42.63 % )
        Info: Total interconnect delay = 0.393 ns ( 57.37 % )
    Info: - Smallest register to register requirement is 2.536 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.585 ns
            Info: + Longest clock path from clock "PHY_RX_CLOCK" to destination register is 5.789 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N9; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.058 ns) + CELL(0.000 ns) = 3.750 ns; Loc. = CLKCTRL_G13; Fanout = 1475; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.359 ns) + CELL(0.680 ns) = 5.789 ns; Loc. = FF_X42_Y19_N17; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[41]'
                Info: Total cell delay = 2.595 ns ( 44.83 % )
                Info: Total interconnect delay = 3.194 ns ( 55.17 % )
            Info: - Shortest clock path from clock "PHY_RX_CLOCK" to source register is 3.204 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
                Info: 4: + IC(1.353 ns) + CELL(0.680 ns) = 3.204 ns; Loc. = FF_X42_Y19_N21; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[105]'
                Info: Total cell delay = 1.654 ns ( 51.62 % )
                Info: Total interconnect delay = 1.550 ns ( 48.38 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Warning: Can't achieve minimum setup and hold requirement PHY_RX_CLOCK along 563 path(s). See Report window for details.
Info: tsu for register "Rx_MAC:Rx_MAC_inst|PHY_byte[0]" (data pin = "PHY_DV", clock pin = "PHY_RX_CLOCK") is 5.965 ns
    Info: + Longest pin to register delay is 9.165 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_239; Fanout = 1; PIN Node = 'PHY_DV'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOIBUF_X1_Y43_N15; Fanout = 27; COMB Node = 'PHY_DV~input'
        Info: 3: + IC(4.353 ns) + CELL(0.177 ns) = 5.534 ns; Loc. = LCCOMB_X34_Y42_N4; Fanout = 4; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[3]~0'
        Info: 4: + IC(2.836 ns) + CELL(0.795 ns) = 9.165 ns; Loc. = FF_X48_Y32_N5; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[0]'
        Info: Total cell delay = 1.976 ns ( 21.56 % )
        Info: Total interconnect delay = 7.189 ns ( 78.44 % )
    Info: + Micro setup delay of destination is -0.021 ns
    Info: - Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 3.179 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
        Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
        Info: 4: + IC(1.328 ns) + CELL(0.680 ns) = 3.179 ns; Loc. = FF_X48_Y32_N5; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[0]'
        Info: Total cell delay = 1.654 ns ( 52.03 % )
        Info: Total interconnect delay = 1.525 ns ( 47.97 % )
Info: tco from clock "PHY_CLK125" to destination pin "PHY_MDC" through register "MDIO:MDIO_inst|read[0]" is 20.081 ns
    Info: + Longest clock path from clock "PHY_CLK125" to source register is 9.270 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.367 ns) + CELL(0.941 ns) = 6.216 ns; Loc. = FF_X33_Y42_N3; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(1.044 ns) + CELL(0.000 ns) = 7.260 ns; Loc. = CLKCTRL_G10; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.330 ns) + CELL(0.680 ns) = 9.270 ns; Loc. = FF_X11_Y31_N1; Fanout = 31; REG Node = 'MDIO:MDIO_inst|read[0]'
        Info: Total cell delay = 0.793 ns ( 8.55 % )
        Info: Total interconnect delay = 8.477 ns ( 91.45 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Longest register to pin delay is 10.550 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y31_N1; Fanout = 31; REG Node = 'MDIO:MDIO_inst|read[0]'
        Info: 2: + IC(0.903 ns) + CELL(0.491 ns) = 1.394 ns; Loc. = LCCOMB_X12_Y32_N4; Fanout = 2; COMB Node = 'MDIO:MDIO_inst|MDIO_inout~0'
        Info: 3: + IC(3.011 ns) + CELL(0.324 ns) = 4.729 ns; Loc. = LCCOMB_X33_Y42_N26; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|clock~0'
        Info: 4: + IC(1.784 ns) + CELL(4.037 ns) = 10.550 ns; Loc. = IOOBUF_X61_Y43_N16; Fanout = 1; COMB Node = 'PHY_MDC~output'
        Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 10.550 ns; Loc. = PIN_184; Fanout = 0; PIN Node = 'PHY_MDC'
        Info: Total cell delay = 4.852 ns ( 45.99 % )
        Info: Total interconnect delay = 5.698 ns ( 54.01 % )
Info: th for register "MDIO:MDIO_inst|previous_speed" (data pin = "MODE2", clock pin = "PHY_CLK125") is 6.300 ns
    Info: + Longest clock path from clock "PHY_CLK125" to destination register is 9.258 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.367 ns) + CELL(0.941 ns) = 6.216 ns; Loc. = FF_X33_Y42_N3; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(1.044 ns) + CELL(0.000 ns) = 7.260 ns; Loc. = CLKCTRL_G10; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.318 ns) + CELL(0.680 ns) = 9.258 ns; Loc. = FF_X14_Y33_N7; Fanout = 3; REG Node = 'MDIO:MDIO_inst|previous_speed'
        Info: Total cell delay = 0.793 ns ( 8.57 % )
        Info: Total interconnect delay = 8.465 ns ( 91.43 % )
    Info: + Micro hold delay of destination is 0.212 ns
    Info: - Shortest pin to register delay is 3.170 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; PIN Node = 'MODE2'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X0_Y21_N22; Fanout = 4; COMB Node = 'MODE2~input'
        Info: 3: + IC(1.627 ns) + CELL(0.410 ns) = 3.055 ns; Loc. = LCCOMB_X14_Y33_N6; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|previous_speed~2'
        Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 3.170 ns; Loc. = FF_X14_Y33_N7; Fanout = 3; REG Node = 'MDIO:MDIO_inst|previous_speed'
        Info: Total cell delay = 1.543 ns ( 48.68 % )
        Info: Total interconnect delay = 1.627 ns ( 51.32 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Fri Mar 04 20:05:39 2011
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


