Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 22 16:12:59 2020
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_3_wrapper_control_sets_placed.rpt
| Design       : design_3_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    89 |
|    Minimum number of control sets                        |    89 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   246 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    89 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    22 |
| >= 14 to < 16      |     3 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             355 |          100 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             179 |           61 |
| Yes          | No                    | No                     |             840 |          209 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             428 |          107 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                               Enable Signal                                                                                              |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                        |                                                                                                                                                          |                1 |              1 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                          |                1 |              2 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0][0]                                    | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                  | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[16][0]                 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[24][0]                 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | design_3_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                              |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[35][0]                 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                     | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                   | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[56][0]                | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_4[0]                                  | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_1[0]                                  | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_2[0]                                  | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_3[0]                                  | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_0[0]                                  | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                1 |              5 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                          |                3 |              6 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                          |                3 |              6 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                               | design_3_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                        |                1 |              6 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/waddr                                                                                                                       |                                                                                                                                                          |                2 |              6 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                          |                2 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                          |                2 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                          |                2 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                          |                4 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                      | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in |                                                                                                                                                          |                3 |             12 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                          |                4 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                          |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                   |                                                                                                                                                          |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in |                                                                                                                                                          |                4 |             14 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                          |                3 |             14 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                          |                2 |             14 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                          |                3 |             16 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                          |                9 |             22 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                          |                9 |             22 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             28 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                          |                6 |             28 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             28 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                          |                6 |             28 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                          |                5 |             28 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                          |                5 |             28 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/ar_hs                                                                                                                       |                                                                                                                                                          |               11 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_CS_fsm_reg[0]_0[0]                                                                                            | design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/ARESET                                                                      |                9 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/r_stage_reg[32]_0[0]                                                                |                                                                                                                                                          |                8 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                          |                8 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U1/greatest_common_fbkb_div_U/greatest_common_fbkb_div_u_0/r_stage_reg[32]_0[0]                                                                |                                                                                                                                                          |                8 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/p_0_in4_out                                                                                                                 |                                                                                                                                                          |                4 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/ap_CS_fsm_reg[0]                                                                                                 |                                                                                                                                                          |                8 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/p_0_in                                                                                                                      |                                                                                                                                                          |                5 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               13 |             32 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                          |               12 |             45 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                          |               11 |             45 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                          |                8 |             45 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                          |                7 |             45 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/ap_CS_fsm_state1                                                                                                                                                    |                                                                                                                                                          |               20 |             64 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U1/greatest_common_fbkb_div_U/start0_reg_n_0                                                                                                   |                                                                                                                                                          |               20 |             65 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 | design_3_i/greatest_common_fact_0/U0/greatest_common_fbkb_U2/greatest_common_fbkb_div_U/start0_reg_n_0                                                                                                   |                                                                                                                                                          |               17 |             65 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | design_3_i/greatest_common_fact_0/U0/greatest_common_factor_AXILiteS_s_axi_U/ARESET                                                                      |               32 |            113 |
|  design_3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          |                                                                                                                                                          |              101 |            358 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


