// Seed: 1475025935
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output uwire id_2
    , id_27,
    output wor id_3,
    input tri0 id_4,
    input wand id_5
    , id_28,
    output supply0 id_6
    , id_29,
    output wire id_7,
    input tri1 id_8,
    output wire id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wand id_15,
    input uwire id_16
    , id_30,
    input uwire id_17,
    output wire id_18,
    input wire id_19,
    output supply0 id_20,
    input supply1 id_21,
    input tri0 id_22,
    input wor id_23,
    output supply0 id_24,
    input tri id_25
);
  nor (
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_19,
      id_21,
      id_22,
      id_23,
      id_25,
      id_27,
      id_28,
      id_29,
      id_30,
      id_4,
      id_5,
      id_8);
  module_0();
endmodule
