// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module yuv_filter_yuv_scale (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_yuv_channels_ch1_dout,
        p_yuv_channels_ch1_empty_n,
        p_yuv_channels_ch1_read,
        p_yuv_channels_ch1_num_data_valid,
        p_yuv_channels_ch1_fifo_cap,
        p_yuv_channels_ch2_dout,
        p_yuv_channels_ch2_empty_n,
        p_yuv_channels_ch2_read,
        p_yuv_channels_ch2_num_data_valid,
        p_yuv_channels_ch2_fifo_cap,
        p_yuv_channels_ch3_dout,
        p_yuv_channels_ch3_empty_n,
        p_yuv_channels_ch3_read,
        p_yuv_channels_ch3_num_data_valid,
        p_yuv_channels_ch3_fifo_cap,
        p_yuv_width_dout,
        p_yuv_width_empty_n,
        p_yuv_width_read,
        p_yuv_width_num_data_valid,
        p_yuv_width_fifo_cap,
        p_yuv_height_dout,
        p_yuv_height_empty_n,
        p_yuv_height_read,
        p_yuv_height_num_data_valid,
        p_yuv_height_fifo_cap,
        p_scale_channels_ch1_din,
        p_scale_channels_ch1_full_n,
        p_scale_channels_ch1_write,
        p_scale_channels_ch1_num_data_valid,
        p_scale_channels_ch1_fifo_cap,
        p_scale_channels_ch2_din,
        p_scale_channels_ch2_full_n,
        p_scale_channels_ch2_write,
        p_scale_channels_ch2_num_data_valid,
        p_scale_channels_ch2_fifo_cap,
        p_scale_channels_ch3_din,
        p_scale_channels_ch3_full_n,
        p_scale_channels_ch3_write,
        p_scale_channels_ch3_num_data_valid,
        p_scale_channels_ch3_fifo_cap,
        p_scale_width_din,
        p_scale_width_full_n,
        p_scale_width_write,
        p_scale_width_num_data_valid,
        p_scale_width_fifo_cap,
        p_scale_height_din,
        p_scale_height_full_n,
        p_scale_height_write,
        p_scale_height_num_data_valid,
        p_scale_height_fifo_cap,
        Y_scale_dout,
        Y_scale_empty_n,
        Y_scale_read,
        Y_scale_num_data_valid,
        Y_scale_fifo_cap,
        U_scale_dout,
        U_scale_empty_n,
        U_scale_read,
        U_scale_num_data_valid,
        U_scale_fifo_cap,
        V_scale_dout,
        V_scale_empty_n,
        V_scale_read,
        V_scale_num_data_valid,
        V_scale_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] p_yuv_channels_ch1_dout;
input   p_yuv_channels_ch1_empty_n;
output   p_yuv_channels_ch1_read;
input  [2:0] p_yuv_channels_ch1_num_data_valid;
input  [2:0] p_yuv_channels_ch1_fifo_cap;
input  [7:0] p_yuv_channels_ch2_dout;
input   p_yuv_channels_ch2_empty_n;
output   p_yuv_channels_ch2_read;
input  [2:0] p_yuv_channels_ch2_num_data_valid;
input  [2:0] p_yuv_channels_ch2_fifo_cap;
input  [7:0] p_yuv_channels_ch3_dout;
input   p_yuv_channels_ch3_empty_n;
output   p_yuv_channels_ch3_read;
input  [2:0] p_yuv_channels_ch3_num_data_valid;
input  [2:0] p_yuv_channels_ch3_fifo_cap;
input  [15:0] p_yuv_width_dout;
input   p_yuv_width_empty_n;
output   p_yuv_width_read;
input  [2:0] p_yuv_width_num_data_valid;
input  [2:0] p_yuv_width_fifo_cap;
input  [15:0] p_yuv_height_dout;
input   p_yuv_height_empty_n;
output   p_yuv_height_read;
input  [2:0] p_yuv_height_num_data_valid;
input  [2:0] p_yuv_height_fifo_cap;
output  [7:0] p_scale_channels_ch1_din;
input   p_scale_channels_ch1_full_n;
output   p_scale_channels_ch1_write;
input  [31:0] p_scale_channels_ch1_num_data_valid;
input  [31:0] p_scale_channels_ch1_fifo_cap;
output  [7:0] p_scale_channels_ch2_din;
input   p_scale_channels_ch2_full_n;
output   p_scale_channels_ch2_write;
input  [31:0] p_scale_channels_ch2_num_data_valid;
input  [31:0] p_scale_channels_ch2_fifo_cap;
output  [7:0] p_scale_channels_ch3_din;
input   p_scale_channels_ch3_full_n;
output   p_scale_channels_ch3_write;
input  [31:0] p_scale_channels_ch3_num_data_valid;
input  [31:0] p_scale_channels_ch3_fifo_cap;
output  [15:0] p_scale_width_din;
input   p_scale_width_full_n;
output   p_scale_width_write;
input  [2:0] p_scale_width_num_data_valid;
input  [2:0] p_scale_width_fifo_cap;
output  [15:0] p_scale_height_din;
input   p_scale_height_full_n;
output   p_scale_height_write;
input  [2:0] p_scale_height_num_data_valid;
input  [2:0] p_scale_height_fifo_cap;
input  [7:0] Y_scale_dout;
input   Y_scale_empty_n;
output   Y_scale_read;
input  [2:0] Y_scale_num_data_valid;
input  [2:0] Y_scale_fifo_cap;
input  [7:0] U_scale_dout;
input   U_scale_empty_n;
output   U_scale_read;
input  [2:0] U_scale_num_data_valid;
input  [2:0] U_scale_fifo_cap;
input  [7:0] V_scale_dout;
input   V_scale_empty_n;
output   V_scale_read;
input  [2:0] V_scale_num_data_valid;
input  [2:0] V_scale_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_yuv_width_read;
reg p_yuv_height_read;
reg p_scale_width_write;
reg p_scale_height_write;
reg Y_scale_read;
reg U_scale_read;
reg V_scale_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_yuv_width_blk_n;
reg    p_yuv_height_blk_n;
reg    p_scale_width_blk_n;
reg    p_scale_height_blk_n;
reg    Y_scale_blk_n;
reg    U_scale_blk_n;
reg    V_scale_blk_n;
reg   [7:0] V_scale_1_reg_162;
reg    ap_block_state1;
reg   [7:0] U_scale_1_reg_167;
reg   [7:0] Y_scale_1_reg_172;
reg   [15:0] width_reg_177;
reg   [15:0] height_reg_182;
wire   [31:0] bound_fu_124_p2;
reg   [31:0] bound_reg_187;
wire    ap_CS_fsm_state2;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_start;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_done;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_idle;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_ready;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_yuv_channels_ch1_read;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_yuv_channels_ch2_read;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_yuv_channels_ch3_read;
wire   [7:0] grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch1_din;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch1_write;
wire   [7:0] grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch2_din;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch2_write;
wire   [7:0] grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch3_din;
wire    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch3_write;
reg    grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [15:0] bound_fu_124_p0;
wire   [15:0] bound_fu_124_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire   [31:0] bound_fu_124_p00;
wire   [31:0] bound_fu_124_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_start_reg = 1'b0;
end

yuv_filter_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_start),
    .ap_done(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_done),
    .ap_idle(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_idle),
    .ap_ready(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_ready),
    .p_yuv_channels_ch1_dout(p_yuv_channels_ch1_dout),
    .p_yuv_channels_ch1_empty_n(p_yuv_channels_ch1_empty_n),
    .p_yuv_channels_ch1_read(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_yuv_channels_ch1_read),
    .p_yuv_channels_ch1_num_data_valid(3'd0),
    .p_yuv_channels_ch1_fifo_cap(3'd0),
    .p_yuv_channels_ch2_dout(p_yuv_channels_ch2_dout),
    .p_yuv_channels_ch2_empty_n(p_yuv_channels_ch2_empty_n),
    .p_yuv_channels_ch2_read(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_yuv_channels_ch2_read),
    .p_yuv_channels_ch2_num_data_valid(3'd0),
    .p_yuv_channels_ch2_fifo_cap(3'd0),
    .p_yuv_channels_ch3_dout(p_yuv_channels_ch3_dout),
    .p_yuv_channels_ch3_empty_n(p_yuv_channels_ch3_empty_n),
    .p_yuv_channels_ch3_read(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_yuv_channels_ch3_read),
    .p_yuv_channels_ch3_num_data_valid(3'd0),
    .p_yuv_channels_ch3_fifo_cap(3'd0),
    .p_scale_channels_ch1_din(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch1_din),
    .p_scale_channels_ch1_full_n(p_scale_channels_ch1_full_n),
    .p_scale_channels_ch1_write(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch1_write),
    .p_scale_channels_ch1_num_data_valid(p_scale_channels_ch1_num_data_valid),
    .p_scale_channels_ch1_fifo_cap(p_scale_channels_ch1_fifo_cap),
    .p_scale_channels_ch2_din(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch2_din),
    .p_scale_channels_ch2_full_n(p_scale_channels_ch2_full_n),
    .p_scale_channels_ch2_write(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch2_write),
    .p_scale_channels_ch2_num_data_valid(p_scale_channels_ch2_num_data_valid),
    .p_scale_channels_ch2_fifo_cap(p_scale_channels_ch2_fifo_cap),
    .p_scale_channels_ch3_din(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch3_din),
    .p_scale_channels_ch3_full_n(p_scale_channels_ch3_full_n),
    .p_scale_channels_ch3_write(grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch3_write),
    .p_scale_channels_ch3_num_data_valid(p_scale_channels_ch3_num_data_valid),
    .p_scale_channels_ch3_fifo_cap(p_scale_channels_ch3_fifo_cap),
    .bound(bound_reg_187),
    .zext_ln164(Y_scale_1_reg_172),
    .zext_ln165(U_scale_1_reg_167),
    .zext_ln166(V_scale_1_reg_162)
);

yuv_filter_mul_16ns_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16ns_16ns_32_1_1_U62(
    .din0(bound_fu_124_p0),
    .din1(bound_fu_124_p1),
    .dout(bound_fu_124_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_start_reg <= 1'b1;
        end else if ((grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_ready == 1'b1)) begin
            grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        U_scale_1_reg_167 <= U_scale_dout;
        V_scale_1_reg_162 <= V_scale_dout;
        Y_scale_1_reg_172 <= Y_scale_dout;
        height_reg_182 <= p_yuv_height_dout;
        width_reg_177 <= p_yuv_width_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound_reg_187 <= bound_fu_124_p2;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        U_scale_blk_n = U_scale_empty_n;
    end else begin
        U_scale_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        U_scale_read = 1'b1;
    end else begin
        U_scale_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        V_scale_blk_n = V_scale_empty_n;
    end else begin
        V_scale_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        V_scale_read = 1'b1;
    end else begin
        V_scale_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        Y_scale_blk_n = Y_scale_empty_n;
    end else begin
        Y_scale_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        Y_scale_read = 1'b1;
    end else begin
        Y_scale_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_scale_height_blk_n = p_scale_height_full_n;
    end else begin
        p_scale_height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        p_scale_height_write = 1'b1;
    end else begin
        p_scale_height_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_scale_width_blk_n = p_scale_width_full_n;
    end else begin
        p_scale_width_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        p_scale_width_write = 1'b1;
    end else begin
        p_scale_width_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_yuv_height_blk_n = p_yuv_height_empty_n;
    end else begin
        p_yuv_height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        p_yuv_height_read = 1'b1;
    end else begin
        p_yuv_height_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_yuv_width_blk_n = p_yuv_width_empty_n;
    end else begin
        p_yuv_width_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        p_yuv_width_read = 1'b1;
    end else begin
        p_yuv_width_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (p_scale_height_full_n == 1'b0) | (p_scale_width_full_n == 1'b0) | (p_yuv_height_empty_n == 1'b0) | (p_yuv_width_empty_n == 1'b0) | (1'b0 == U_scale_empty_n) | (1'b0 == Y_scale_empty_n) | (1'b0 == V_scale_empty_n) | (ap_done_reg == 1'b1));
end

assign bound_fu_124_p0 = bound_fu_124_p00;

assign bound_fu_124_p00 = width_reg_177;

assign bound_fu_124_p1 = bound_fu_124_p10;

assign bound_fu_124_p10 = height_reg_182;

assign grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_start = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_ap_start_reg;

assign p_scale_channels_ch1_din = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch1_din;

assign p_scale_channels_ch1_write = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch1_write;

assign p_scale_channels_ch2_din = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch2_din;

assign p_scale_channels_ch2_write = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch2_write;

assign p_scale_channels_ch3_din = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch3_din;

assign p_scale_channels_ch3_write = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_scale_channels_ch3_write;

assign p_scale_height_din = p_yuv_height_dout;

assign p_scale_width_din = p_yuv_width_dout;

assign p_yuv_channels_ch1_read = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_yuv_channels_ch1_read;

assign p_yuv_channels_ch2_read = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_yuv_channels_ch2_read;

assign p_yuv_channels_ch3_read = grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98_p_yuv_channels_ch3_read;

endmodule //yuv_filter_yuv_scale
