
inv I1 ( .VS(GNDA), .VD(VDDA), .OUT(OUTL), .IN(INL));

inv_hv I2 ( .GNDHV(GNDHV), .VSUB(PSUB), .VDDHV(VDDHV), .OUT(OUTHV), 
    .IN(out[2]));

counter (* 
integer cds_net_set
[0:1] = { "power_vdd3i","ground_gnd3i" };
integer power_vdd3i = "VDDD";
integer ground_gnd3i = "GNDD";
*) I3 ( .out(out[7:0]), .reset(reset), .clk(clk), .enable(enable));

ioring3 I0 ( .GNDA(GNDA), .GNDD(GNDD), .GNDHV(GNDHV), .GNDOHV(GNDOHV), 
    .GNDOR(GNDOR), .GNDORA(GNDORA), .VDDA(VDDA), .VDDD(VDDD), 
    .VDDHV(VDDHV), .VDDOR(VDDOR), .VDDORA(VDDORA), .reset_core(reset), 
    .out2_core(out[2]), .out1_core(out[1]), .out0_core(out[0]), 
    .inl_core(INL), .enable_core(enable), .clk_core(clk), 
    .ENABLE(ENABLE), .CLK(CLK), .RESET(RESET), .PSUB(PSUB), 
    .OUTL(OUTL), .OUTHV(OUTHV), .OUT2(OUT2), .OUT1(OUT1), .OUT0(OUT0), 
    .INL(INL));

endmodule
