
---------- Begin Simulation Statistics ----------
final_tick                               385021118500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104043                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738536                       # Number of bytes of host memory used
host_op_rate                                   104043                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4254.05                       # Real time elapsed on the host
host_tick_rate                               90506930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   442602318                       # Number of instructions simulated
sim_ops                                     442604609                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.385021                       # Number of seconds simulated
sim_ticks                                385021118500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.401536                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               56560903                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64713855                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4608240                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         88760317                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           7703513                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        7707215                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3702                       # Number of indirect misses.
system.cpu0.branchPred.lookups              113250376                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       821528                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           352                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2831382                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 109760081                       # Number of branches committed
system.cpu0.commit.bw_lim_events             12257634                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12167857                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           439809948                       # Number of instructions committed
system.cpu0.commit.committedOps             439811488                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    705800441                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.623139                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.368258                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    489424679     69.34%     69.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    129027419     18.28%     87.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     32622581      4.62%     92.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     30875971      4.37%     96.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7219606      1.02%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2014218      0.29%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       607923      0.09%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1750410      0.25%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     12257634      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    705800441                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             9032766                       # Number of function calls committed.
system.cpu0.commit.int_insts                425534076                       # Number of committed integer instructions.
system.cpu0.commit.loads                    138984987                       # Number of loads committed
system.cpu0.commit.membars                       1885                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1885      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       241818617     54.98%     54.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4267412      0.97%     55.95% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          819658      0.19%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      138985339     31.60%     87.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      53918561     12.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        439811488                       # Class of committed instruction
system.cpu0.commit.refs                     192903916                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  439809948                       # Number of Instructions Simulated
system.cpu0.committedOps                    439811488                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.750851                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.750851                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             13298660                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1777364                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            56534894                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             458327419                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               364842337                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                327903971                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2836091                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4239334                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               389228                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  113250376                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 85265558                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    347330522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1855249                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     464558888                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          413                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                9226026                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.147070                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         357326255                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64264416                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.603291                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         709270287                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.654984                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.899888                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               376667679     53.11%     53.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               252593201     35.61%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                40513471      5.71%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32795057      4.62%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4235694      0.60%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  821909      0.12%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1459      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1640337      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1480      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           709270287                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       16                       # number of floating regfile reads
system.cpu0.idleCycles                       60771435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2831961                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               111301418                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.583514                       # Inst execution rate
system.cpu0.iew.exec_refs                   199672320                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  54631668                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1291375                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            145735653                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2848                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1579263                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            54811131                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          451979276                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            145040652                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1976305                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            449330337                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                  4189                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1731532                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2836091                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1741916                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         1702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7634008                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4155                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      1790528                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6750666                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       892200                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4155                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        16116                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2815845                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                182836003                       # num instructions consuming a value
system.cpu0.iew.wb_count                    446382255                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.900836                       # average fanout of values written-back
system.cpu0.iew.wb_producers                164705318                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.579686                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     446387043                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               547336855                       # number of integer regfile reads
system.cpu0.int_regfile_writes              284584978                       # number of integer regfile writes
system.cpu0.ipc                              0.571151                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.571151                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2750      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            244996016     54.29%     54.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4268425      0.95%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               819880      0.18%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           146464050     32.45%     87.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           54755506     12.13%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             451306643                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     18                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 34                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     193224                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000428                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  14757      7.64%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                137249     71.03%     78.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                41216     21.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             451497099                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1612077012                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    446382239                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        464151195                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 451974496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                451306643                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4780                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12167785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              250                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           138                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6019805                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    709270287                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.636297                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797857                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          373661081     52.68%     52.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          241767313     34.09%     86.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76254641     10.75%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14498105      2.04%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2407072      0.34%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             343013      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             207218      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             105680      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              26164      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      709270287                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.586081                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2709888                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          297027                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           145735653                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           54811131                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    795                       # number of misc regfile reads
system.cpu0.numCycles                       770041722                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                        3245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                3056236                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            280239561                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                 29413                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               368513210                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5352093                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                   15                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            554272455                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             455962655                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          293006688                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                324607582                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4774471                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2836091                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10186954                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                12767124                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       554272439                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         70214                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2517                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   732564                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2497                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1145511869                       # The number of ROB reads
system.cpu0.rob.rob_writes                  907428908                       # The number of ROB writes
system.cpu0.timesIdled                       12084826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  795                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.462302                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 132931                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              135007                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              544                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           133782                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               614                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            878                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             264                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 136000                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          164                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           156                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              428                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    134274                       # Number of branches committed
system.cpu1.commit.bw_lim_events                66729                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            781                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1956                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              930606                       # Number of instructions committed
system.cpu1.commit.committedOps                930847                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples      6701192                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.138908                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.952659                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      6513453     97.20%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        41954      0.63%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        16259      0.24%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        16369      0.24%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        10341      0.15%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         9659      0.14%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1219      0.02%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        25209      0.38%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        66729      1.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      6701192                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1074                       # Number of function calls committed.
system.cpu1.commit.int_insts                   930203                       # Number of committed integer instructions.
system.cpu1.commit.loads                       264528                       # Number of loads committed
system.cpu1.commit.membars                        340                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          340      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          401861     43.17%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             19      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              38      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         264684     28.43%     71.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        263893     28.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           930847                       # Class of committed instruction
system.cpu1.commit.refs                        528589                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     930606                       # Number of Instructions Simulated
system.cpu1.committedOps                       930847                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.261963                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.261963                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles              6201935                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  127                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              132684                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                934772                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  200732                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   259568                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   537                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  188                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                39070                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     136000                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   265491                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                      6412708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  294                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                        937552                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1306                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.020124                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            288480                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            133545                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.138732                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples           6701842                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.139964                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.588132                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 6150064     91.77%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  414577      6.19%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    7587      0.11%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   10797      0.16%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  118438      1.77%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     277      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      31      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      16      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      55      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             6701842                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          56184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 433                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  134480                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.137921                       # Inst execution rate
system.cpu1.iew.exec_refs                      529026                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    264180                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 748479                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts               265055                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               513                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              295                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              264338                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             932804                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               264846                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              278                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               932076                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  3606                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1016756                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   537                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1024774                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              62                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          527                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          277                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          298                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           135                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                   646491                       # num instructions consuming a value
system.cpu1.iew.wb_count                       931808                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.596949                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   385922                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.137882                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        931914                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 1327437                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 534022                       # number of integer regfile writes
system.cpu1.ipc                              0.137704                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.137704                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              443      0.05%      0.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               402709     43.19%     43.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  22      0.00%     43.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   38      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              265088     28.43%     71.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             264042     28.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                932354                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      47260                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.050689                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     36      0.08%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  9099     19.25%     19.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                38123     80.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                979157                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           8613792                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       931796                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           934754                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    931947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   932354                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                857                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                8                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            76                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples      6701842                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.139119                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.673640                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6284438     93.77%     93.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             211532      3.16%     96.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              82907      1.24%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              20231      0.30%     98.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              41119      0.61%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              43860      0.65%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              13747      0.21%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               4007      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        6701842                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.137962                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              340                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              80                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              265055                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             264338                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                         6758026                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   487261309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1788355                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               533056                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 13112                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  209813                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                     9                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups              1327631                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                933428                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             534826                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   279658                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4379724                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   537                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              4410366                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1770                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         1327619                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         13113                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               366                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   152358                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           365                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                     7566707                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1866257                       # The number of ROB writes
system.cpu1.timesIdled                            689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.338173                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 133084                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              135333                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              587                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           133784                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               695                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            870                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             175                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 135995                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           167                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              412                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    134295                       # Number of branches committed
system.cpu2.commit.bw_lim_events                68981                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            817                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1753                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              930606                       # Number of instructions committed
system.cpu2.commit.committedOps                930869                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples      6359836                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.146367                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.980882                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      6174634     97.09%     97.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        40669      0.64%     97.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        14891      0.23%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        16333      0.26%     98.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        10374      0.16%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         9166      0.14%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1271      0.02%     98.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        23517      0.37%     98.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        68981      1.08%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      6359836                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1073                       # Number of function calls committed.
system.cpu2.commit.int_insts                   930191                       # Number of committed integer instructions.
system.cpu2.commit.loads                       264530                       # Number of loads committed
system.cpu2.commit.membars                        364                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          364      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          401847     43.17%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             19      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              38      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         264697     28.44%     71.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        263892     28.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           930869                       # Class of committed instruction
system.cpu2.commit.refs                        528601                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     930606                       # Number of Instructions Simulated
system.cpu2.committedOps                       930869                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.898044                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.898044                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles              5867155                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  187                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              132766                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                934470                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  197739                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                   255341                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   516                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  333                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                39704                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     135995                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   265619                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      6070961                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  305                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                        937396                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   1382                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.021185                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            288785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            133779                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.146026                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples           6360455                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.147457                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.602226                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 5808169     91.32%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  414785      6.52%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    8330      0.13%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   10791      0.17%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  118030      1.86%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     261      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      23      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             6360455                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          58906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 417                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  134488                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.145182                       # Inst execution rate
system.cpu2.iew.exec_refs                      528993                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    264141                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                 823096                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts               265056                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               527                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              342                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              264293                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             932623                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts               264852                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              222                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               931974                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  3729                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1001429                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   516                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1009434                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              48                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          526                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          222                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           178                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                   654849                       # num instructions consuming a value
system.cpu2.iew.wb_count                       931709                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.593677                       # average fanout of values written-back
system.cpu2.iew.wb_producers                   388769                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.145140                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        931816                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 1327242                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 533923                       # number of integer regfile writes
system.cpu2.ipc                              0.144969                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144969                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              464      0.05%      0.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               402584     43.19%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  19      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   38      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              265093     28.44%     71.68% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             263986     28.32%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                932196                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      48764                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.052311                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     39      0.08%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  9535     19.55%     19.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                39188     80.36%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                980482                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads           8273592                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       931697                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           934369                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    931725                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   932196                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                898                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                7                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            81                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples      6360455                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.146561                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.692206                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            5945795     93.48%     93.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             209362      3.29%     96.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              80552      1.27%     98.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              20664      0.32%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              41910      0.66%     99.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              45034      0.71%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13040      0.21%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               4096      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        6360455                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.145216                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              374                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              90                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads              265056                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             264293                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu2.numCycles                         6419361                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   487599821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                1847803                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               533036                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                 13352                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  206982                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                   131                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups              1327316                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                933200                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             534666                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                   275432                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3986138                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   516                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              4017835                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1630                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         1327304                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         11887                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               361                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   155979                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           360                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                     7222957                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1865864                       # The number of ROB writes
system.cpu2.timesIdled                            735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.218448                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 133141                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              135556                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              599                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           134018                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               651                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            886                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             235                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 136330                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          128                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           166                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              432                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    134435                       # Number of branches committed
system.cpu3.commit.bw_lim_events                65267                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            818                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1685                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts              931158                       # Number of instructions committed
system.cpu3.commit.committedOps                931405                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      6718418                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.138635                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.948100                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      6527369     97.16%     97.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        43876      0.65%     97.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        17627      0.26%     98.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        16973      0.25%     98.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        10158      0.15%     98.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        10044      0.15%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1360      0.02%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        25744      0.38%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        65267      0.97%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      6718418                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1108                       # Number of function calls committed.
system.cpu3.commit.int_insts                   930738                       # Number of committed integer instructions.
system.cpu3.commit.loads                       264592                       # Number of loads committed
system.cpu3.commit.membars                        343                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          343      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          402330     43.20%     43.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             19      0.00%     43.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              38      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     43.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         264758     28.43%     71.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        263905     28.33%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           931405                       # Class of committed instruction
system.cpu3.commit.refs                        528675                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                     931158                       # Number of Instructions Simulated
system.cpu3.committedOps                       931405                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.275413                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.275413                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles              6210587                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  176                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              132794                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                935118                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  204758                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                   265247                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   551                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  265                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                37900                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     136330                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   265789                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      6428948                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  320                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                        938473                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   1436                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.020124                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            289359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            133792                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.138529                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples           6719043                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.139752                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.587768                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 6166844     91.78%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  414623      6.17%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    8012      0.12%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   10534      0.16%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  118643      1.77%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     280      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      24      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      32      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      51      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             6719043                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          55516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 442                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  134591                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.137632                       # Inst execution rate
system.cpu3.iew.exec_refs                      528982                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    264146                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                 634899                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts               265060                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               571                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              269                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              264313                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             933091                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               264836                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              221                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               932398                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  3534                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1069484                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   551                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1077110                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              36                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          468                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          230                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          284                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           158                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                   642222                       # num instructions consuming a value
system.cpu3.iew.wb_count                       932154                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.597396                       # average fanout of values written-back
system.cpu3.iew.wb_producers                   383661                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.137596                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        932271                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 1327870                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 534323                       # number of integer regfile writes
system.cpu3.ipc                              0.137449                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.137449                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              460      0.05%      0.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               403028     43.21%     43.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  19      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   38      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     43.27% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              265069     28.42%     71.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             263993     28.31%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                932619                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      45974                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.049296                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     37      0.08%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  8965     19.50%     19.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                36970     80.42%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                978119                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads           8630231                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       932142                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           934766                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    932173                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   932619                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                918                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                2                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           100                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples      6719043                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.138802                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.672465                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6299198     93.75%     93.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             213758      3.18%     96.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              85048      1.27%     98.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              20049      0.30%     98.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              39741      0.59%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              42282      0.63%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              14527      0.22%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               4438      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        6719043                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.137665                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              421                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              92                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads              265060                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             264313                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    117                       # number of misc regfile reads
system.cpu3.numCycles                         6774559                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   487245243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                1726473                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               533470                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                 12446                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  213460                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                    37                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups              1327790                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                933654                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             535026                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                   284694                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4451026                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   551                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4480573                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1556                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         1327778                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         13292                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               412                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   147038                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           412                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                     7585487                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1866806                       # The number of ROB writes
system.cpu3.timesIdled                            700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       420554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        836448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12423                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4836                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24796162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       493700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49602126                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         498536                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             288535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137345                       # Transaction distribution
system.membus.trans_dist::CleanEvict           278390                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              503                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131407                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        288535                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             9                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1256374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1256374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35665344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35665344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              648                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            420713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  420713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              420713                       # Request fanout histogram
system.membus.respLayer1.occupancy         2250589500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1522896504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                119                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           60                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      6357619650                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   24869270154.733761                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           57     95.00%     95.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      1.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            2      3.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 138011527500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             60                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     3563939500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 381457179000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       264703                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          264703                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       264703                       # number of overall hits
system.cpu2.icache.overall_hits::total         264703                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          916                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           916                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          916                       # number of overall misses
system.cpu2.icache.overall_misses::total          916                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     57318500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     57318500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     57318500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     57318500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       265619                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       265619                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       265619                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       265619                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003449                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003449                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003449                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003449                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62574.781659                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62574.781659                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62574.781659                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62574.781659                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          823                       # number of writebacks
system.cpu2.icache.writebacks::total              823                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           62                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           62                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          854                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          854                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          854                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          854                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     52820500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     52820500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     52820500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     52820500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003215                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003215                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003215                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003215                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61850.702576                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61850.702576                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61850.702576                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61850.702576                       # average overall mshr miss latency
system.cpu2.icache.replacements                   823                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       264703                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         264703                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          916                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          916                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     57318500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     57318500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       265619                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       265619                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003449                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003449                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62574.781659                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62574.781659                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           62                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          854                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          854                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     52820500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     52820500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003215                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003215                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61850.702576                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61850.702576                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.971183                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             265557                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              854                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           310.956674                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        354303000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.971183                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.967849                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.967849                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           532092                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          532092                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data        53755                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           53755                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data        53755                       # number of overall hits
system.cpu2.dcache.overall_hits::total          53755                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       474475                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        474475                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       474475                       # number of overall misses
system.cpu2.dcache.overall_misses::total       474475                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 102575412492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 102575412492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 102575412492                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 102575412492                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       528230                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       528230                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       528230                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       528230                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.898236                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.898236                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.898236                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.898236                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 216187.180551                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 216187.180551                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 216187.180551                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 216187.180551                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1280                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.111111                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        32922                       # number of writebacks
system.cpu2.dcache.writebacks::total            32922                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       441153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       441153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       441153                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       441153                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        33322                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33322                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        33322                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33322                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   8718379500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8718379500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   8718379500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8718379500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063082                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063082                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063082                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063082                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 261640.342717                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 261640.342717                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 261640.342717                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 261640.342717                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 32922                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data        49555                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          49555                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       214957                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       214957                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  39189921000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39189921000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       264512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       264512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.812655                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.812655                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 182315.165359                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 182315.165359                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       198140                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       198140                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        16817                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        16817                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   4562165000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4562165000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.063577                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.063577                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 271282.927990                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 271282.927990                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         4200                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          4200                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       259518                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       259518                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  63385491492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  63385491492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       263718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       263718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.984074                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.984074                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 244243.141100                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 244243.141100                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       243013                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       243013                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        16505                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16505                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4156214500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4156214500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062586                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062586                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 251815.480158                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 251815.480158                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          100                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1908000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1908000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.392157                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.392157                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        19080                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        19080                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           56                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           44                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.172549                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.172549                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24261.363636                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24261.363636                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           93                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           93                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           78                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       616500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       616500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.456140                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.456140                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7903.846154                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7903.846154                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           74                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           74                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       562500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       562500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.432749                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.432749                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7601.351351                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7601.351351                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       267500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       267500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       247500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       247500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           43                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             43                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          124                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          124                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       902000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       902000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.742515                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.742515                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  7274.193548                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  7274.193548                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          123                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          123                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       778000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       778000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.736527                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.736527                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  6325.203252                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  6325.203252                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.044100                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              87692                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            33391                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.626217                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        354314500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.044100                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.845128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.845128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1091037                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1091037                       # Number of data accesses
system.cpu3.numPwrStateTransitions                117                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           59                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6462252923.728813                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   25069374894.514904                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           56     94.92%     94.92% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.69%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            2      3.39%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 138011217500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             59                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     3748196000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 381272922500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       264820                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          264820                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       264820                       # number of overall hits
system.cpu3.icache.overall_hits::total         264820                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          969                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           969                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          969                       # number of overall misses
system.cpu3.icache.overall_misses::total          969                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     55157500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     55157500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     55157500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     55157500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       265789                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       265789                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       265789                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       265789                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003646                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003646                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003646                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003646                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56922.084623                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56922.084623                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56922.084623                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56922.084623                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    22.166667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          865                       # number of writebacks
system.cpu3.icache.writebacks::total              865                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           72                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          897                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          897                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          897                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          897                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     50758000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     50758000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     50758000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     50758000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003375                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003375                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003375                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003375                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 56586.399108                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56586.399108                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 56586.399108                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56586.399108                       # average overall mshr miss latency
system.cpu3.icache.replacements                   865                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       264820                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         264820                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          969                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          969                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     55157500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     55157500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       265789                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       265789                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003646                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003646                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56922.084623                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56922.084623                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          897                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          897                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     50758000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     50758000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003375                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003375                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 56586.399108                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56586.399108                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.969827                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             265717                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              897                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           296.228540                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        360960000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.969827                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999057                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999057                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           532475                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          532475                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        64648                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           64648                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        64648                       # number of overall hits
system.cpu3.dcache.overall_hits::total          64648                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       463590                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        463590                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       463590                       # number of overall misses
system.cpu3.dcache.overall_misses::total       463590                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 108584260992                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 108584260992                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 108584260992                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 108584260992                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data       528238                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       528238                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data       528238                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       528238                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.877616                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.877616                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.877616                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.877616                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 234224.769715                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 234224.769715                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 234224.769715                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 234224.769715                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          913                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.705882                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        32919                       # number of writebacks
system.cpu3.dcache.writebacks::total            32919                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       430224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       430224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       430224                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       430224                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        33366                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33366                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        33366                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33366                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   9332175000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9332175000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   9332175000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9332175000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.063165                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.063165                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.063165                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.063165                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 279691.152670                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 279691.152670                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 279691.152670                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 279691.152670                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 32919                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        58801                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          58801                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       205712                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       205712                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  38301148500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  38301148500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       264513                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       264513                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.777701                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.777701                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 186188.207300                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186188.207300                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       188870                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       188870                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        16842                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        16842                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   4671107000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4671107000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.063672                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.063672                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 277348.711554                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 277348.711554                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         5847                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          5847                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       257878                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       257878                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  70283112492                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  70283112492                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       263725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       263725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.977829                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.977829                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 272544.042113                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 272544.042113                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       241354                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       241354                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        16524                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16524                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   4661068000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4661068000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062656                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062656                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 282078.673445                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 282078.673445                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          160                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          105                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1402000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1402000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.396226                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.396226                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 13352.380952                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13352.380952                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           63                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           63                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           42                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       818500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       818500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.158491                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.158491                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 19488.095238                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19488.095238                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           93                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           93                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           90                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       556000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       556000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.491803                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.491803                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6177.777778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6177.777778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           86                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           86                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       488000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       488000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.469945                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.469945                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5674.418605                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5674.418605                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       245000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       245000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       227000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       227000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           39                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             39                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          127                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          127                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       841000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       841000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          166                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          166                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.765060                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.765060                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  6622.047244                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  6622.047244                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          127                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          127                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       714000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       714000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.765060                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.765060                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  5622.047244                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  5622.047244                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.441370                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              98627                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            33412                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.951844                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        360971500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.441370                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.888793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.888793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1091116                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1091116                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          325000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   272111.879564                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       726000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   385019493500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED      1625000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70948174                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70948174                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70948174                       # number of overall hits
system.cpu0.icache.overall_hits::total       70948174                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14317384                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14317384                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14317384                       # number of overall misses
system.cpu0.icache.overall_misses::total     14317384                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 188876973499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 188876973499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 188876973499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 188876973499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     85265558                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     85265558                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     85265558                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     85265558                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167915                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167915                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167915                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167915                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13192.142748                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13192.142748                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13192.142748                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13192.142748                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1904                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.419355                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13508220                       # number of writebacks
system.cpu0.icache.writebacks::total         13508220                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       809132                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       809132                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       809132                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       809132                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     13508252                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     13508252                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     13508252                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     13508252                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 167842004500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 167842004500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 167842004500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 167842004500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158426                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158426                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158426                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158426                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12425.146088                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12425.146088                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12425.146088                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12425.146088                       # average overall mshr miss latency
system.cpu0.icache.replacements              13508220                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70948174                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70948174                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14317384                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14317384                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 188876973499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 188876973499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     85265558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     85265558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167915                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167915                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13192.142748                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13192.142748                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       809132                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       809132                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     13508252                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     13508252                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 167842004500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 167842004500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158426                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158426                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12425.146088                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12425.146088                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999851                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           84456426                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13508252                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.252210                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999851                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        184039368                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       184039368                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    174070496                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       174070496                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    174070496                       # number of overall hits
system.cpu0.dcache.overall_hits::total      174070496                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15456542                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15456542                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15456542                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15456542                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 332714194062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 332714194062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 332714194062                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 332714194062                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    189527038                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    189527038                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    189527038                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    189527038                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.081553                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081553                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.081553                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081553                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21525.784620                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21525.784620                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21525.784620                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21525.784620                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        37102                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          535                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1913                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.394668                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.875000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11190262                       # number of writebacks
system.cpu0.dcache.writebacks::total         11190262                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4265985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4265985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4265985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4265985                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11190557                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11190557                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11190557                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11190557                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 166654656880                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 166654656880                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 166654656880                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 166654656880                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059045                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059045                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059045                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059045                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14892.436264                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14892.436264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14892.436264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14892.436264                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11190262                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    122532302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      122532302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     13077770                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     13077770                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 225015786000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 225015786000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    135610072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    135610072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.096437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.096437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17205.975178                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17205.975178                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2892567                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2892567                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10185203                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10185203                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 145275703500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 145275703500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075107                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075107                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14263.407759                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14263.407759                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     51538194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      51538194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2378772                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2378772                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 107698408062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 107698408062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     53916966                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     53916966                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.044119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45274.792230                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45274.792230                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1373418                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1373418                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1005354                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1005354                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  21378953380                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21378953380                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21265.100034                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21265.100034                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          983                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          983                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          681                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          681                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      4586500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4586500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.409255                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.409255                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6734.948605                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6734.948605                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          644                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          644                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.022236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.022236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 32013.513514                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32013.513514                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1516                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1516                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           94                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           94                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       740500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       740500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1610                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1610                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.058385                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.058385                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7877.659574                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7877.659574                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           91                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           91                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       650500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       650500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.056522                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.056522                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7148.351648                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7148.351648                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          302                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            302                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           50                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           50                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       400000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       400000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          352                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          352                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.142045                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.142045                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data         8000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total         8000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           50                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           50                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       350000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       350000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.142045                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.142045                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         7000                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         7000                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999541                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          185264077                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11190511                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.555462                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999541                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        390251839                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       390251839                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13454311                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10924160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 336                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 367                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  35                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24379599                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13454311                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10924160                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                336                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 32                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                316                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 42                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                367                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 35                       # number of overall hits
system.l2.overall_hits::total                24379599                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53941                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            265960                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             32962                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               538                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             32956                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             32932                       # number of demand (read+write) misses
system.l2.demand_misses::total                 420349                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53941                       # number of overall misses
system.l2.overall_misses::.cpu0.data           265960                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              530                       # number of overall misses
system.l2.overall_misses::.cpu1.data            32962                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              538                       # number of overall misses
system.l2.overall_misses::.cpu2.data            32956                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              530                       # number of overall misses
system.l2.overall_misses::.cpu3.data            32932                       # number of overall misses
system.l2.overall_misses::total                420349                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4804389500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28416319000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     46824000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9207474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     47700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   8666574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     44968000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9280411500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60514661000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4804389500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28416319000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     46824000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9207474500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     47700000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   8666574500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     44968000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9280411500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60514661000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        13508252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11190120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           32994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           32998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           32967                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24799948                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13508252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11190120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          32994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          32998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          32967                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24799948                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.023767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.612009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.999030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.629977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.998727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.590858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.998938                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016950                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.023767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.612009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.999030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.629977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.998727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.590858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.998938                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016950                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89067.490406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106844.333734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88347.169811                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 279336.038469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88661.710037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 262974.101833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 84845.283019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 281805.280578                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 143962.899876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89067.490406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106844.333734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88347.169811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 279336.038469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88661.710037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 262974.101833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 84845.283019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 281805.280578                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 143962.899876                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137345                       # number of writebacks
system.l2.writebacks::total                    137345                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            123                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 421                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           123                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                421                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        53933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       265960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        32943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        32932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        32906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            419928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        53933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       265960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        32943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        32932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        32906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           419928                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4264553502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  25756719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     36637500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8876591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     35273500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8335799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     32607000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8949625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56287805502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4264553502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  25756719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     36637500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8876591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     35273500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8335799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     32607000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8949625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56287805502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.023767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.510393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.998454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.474239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.998000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.453735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.998150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.023767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.510393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.998454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.474239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.998000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.453735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.998150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016933                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79071.320008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96844.333734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82890.271493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 269453.024922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87095.061728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 253121.553504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80115.479115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 271975.475597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 134041.563082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79071.320008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96844.333734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82890.271493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 269453.024922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87095.061728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 253121.553504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80115.479115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 271975.475597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 134041.563082                       # average overall mshr miss latency
system.l2.replacements                         913555                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1732731                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1732731                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1732731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1732731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23061499                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23061499                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23061499                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23061499                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   32                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.764706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.689655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.694444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.735537                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1475                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1694.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1359.550562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       524500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       405499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       503000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       363500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1796499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.764706                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.689655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.694444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.735537                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20173.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20274.950000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20120                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20194.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20185.382022                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       135500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        41000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       176500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.719298                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15055.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3727.272727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4304.878049                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       263000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       138500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       235500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       799500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.538462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20230.769231                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        23550                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21039.473684                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           924734                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                924737                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          82101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          16428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          16428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131391                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9879054000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4475936000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4130578000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4635632500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23121200500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1006835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        16436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        16428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        16429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1056128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.081544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.999878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.999939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.124408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 120328.059342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 272358.281611                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 251435.232530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 282178.749696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 175972.482895                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        82101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        16428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9058044000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4311596000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   3966298000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4471352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21807290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.081544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.999878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.999939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.124408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110328.059342                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 262358.281611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 241435.232530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 272178.749696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 165972.482895                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13454311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13455330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4804389500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     46824000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     47700000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     44968000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4943881500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     13508252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13510869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.612009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.629977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.590858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89067.490406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88347.169811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88661.710037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 84845.283019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89016.393885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           88                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          133                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          123                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           352                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        53933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        55187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4264553502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     36637500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     35273500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     32607000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4369071502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.510393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.474239                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.453735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79071.320008                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82890.271493                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87095.061728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80115.479115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79168.490804                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9999426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           30                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9999532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       183859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        16528                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        16528                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        16504                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          233419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  18537265000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4731538500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   4535996500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   4644779000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32449579000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10183285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        16570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        16538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10232951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.018055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.998188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.997465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.997944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.022811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100823.266742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 286274.110600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 274443.157067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 281433.531265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 139018.584605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           24                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           69                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       183859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        16509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        16504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        16478                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       233350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  16698675000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4564995000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   4369501000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   4478272500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30111443500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.997041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.996017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.996372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90823.266742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 276515.536980                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 264754.059622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 271772.818303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 129039.826441                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               9                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.461538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.562500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       116500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       175000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.461538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.562500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19444.444444                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999757                       # Cycle average of tags in use
system.l2.tags.total_refs                    49593816                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    913626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     54.282404                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.916981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.216657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.616737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.077146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.008497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.074632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.013224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.069940                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.623703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.081510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.290887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 397668610                       # Number of tag accesses
system.l2.tags.data_accesses                397668610                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3451712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      17021312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       2107648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       2105984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26875264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3451712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3531968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8790080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8790080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          53933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         265958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          32943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          32932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          32906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              419926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137345                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137345                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8964994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         44208775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            73471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          5475939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            67321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          5474110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            67653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          5469788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69802052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8964994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        73471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        67321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        67653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9173440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22830124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22830124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22830124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8964994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        44208775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           73471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         5475939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           67321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         5474110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           67653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         5469788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             92632176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    123034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     53933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    249400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     32865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     32893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     32868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002500212000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7346                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7346                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              846374                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116064                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      419926                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137345                       # Number of write requests accepted
system.mem_ctrls.readBursts                    419926                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137345                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16713                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14311                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7349                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  31496292500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2016065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             39056536250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     78113.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                96863.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   160378                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  111063                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                419926                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137345                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  257866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   20255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   28232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   26599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   23356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       254776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.186266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.088718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.495672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       143060     56.15%     56.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        92663     36.37%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4906      1.93%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3278      1.29%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1683      0.66%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1394      0.55%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1188      0.47%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1438      0.56%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5166      2.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       254776                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.879935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.423136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.658869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            119      1.62%      1.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1758     23.93%     25.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2196     29.89%     55.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           643      8.75%     64.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           941     12.81%     77.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           924     12.58%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          406      5.53%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          183      2.49%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           80      1.09%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           48      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           23      0.31%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            8      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7346                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.744623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.717076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.970281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4609     62.74%     62.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.41%     63.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2681     36.50%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7346                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25805632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1069632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7872384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26875264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8790080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        67.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     69.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  385017074000                       # Total gap between requests
system.mem_ctrls.avgGap                     690897.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3451712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     15961600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        28288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2103360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      2105152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        26048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      2103552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7872384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8964993.955260144547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 41456427.279066257179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 73471.294536276197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 5462973.065463161096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 67320.982550207831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 5467627.355614780448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 67653.431846752064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 5463471.739407978021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20446629.085360158235                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        53933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       265958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        32943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        32932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        32906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137345                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2032532000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  14914426750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     18124000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7508351500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     18215250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   6967012750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     15467500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   7582406500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9196285616500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37686.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56078.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41004.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data    227919.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44975.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data    211557.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38003.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data    230426.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66957556.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            530166420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            281786340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           771327060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          330629580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30392718720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      55908733290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     100767071040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       188982432450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.836537                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 261232796000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12856480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110931842500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1288948500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            685088580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2107613760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311461740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30392718720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     136597860900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32818332000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       204202024200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.365776                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  83779051750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12856480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 288385586750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                119                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           60                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      6354913225                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24869949898.637627                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           57     95.00%     95.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            2      3.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 138011451000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             60                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     3726325000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 381294793500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       264564                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          264564                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       264564                       # number of overall hits
system.cpu1.icache.overall_hits::total         264564                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          927                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           927                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          927                       # number of overall misses
system.cpu1.icache.overall_misses::total          927                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     56767000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     56767000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     56767000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     56767000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       265491                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       265491                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       265491                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       265491                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003492                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003492                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003492                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003492                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61237.324703                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61237.324703                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61237.324703                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61237.324703                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          834                       # number of writebacks
system.cpu1.icache.writebacks::total              834                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           61                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           61                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          866                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          866                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     52213000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     52213000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     52213000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     52213000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003262                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003262                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003262                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003262                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60292.147806                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60292.147806                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60292.147806                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60292.147806                       # average overall mshr miss latency
system.cpu1.icache.replacements                   834                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       264564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         264564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          927                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          927                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     56767000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     56767000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       265491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       265491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003492                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003492                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61237.324703                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61237.324703                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           61                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     52213000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     52213000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003262                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003262                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60292.147806                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60292.147806                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.969567                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             265430                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              866                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           306.501155                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347356000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.969567                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999049                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999049                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           531848                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          531848                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        58371                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           58371                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        58371                       # number of overall hits
system.cpu1.dcache.overall_hits::total          58371                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       469870                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        469870                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       469870                       # number of overall misses
system.cpu1.dcache.overall_misses::total       469870                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 108298947496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 108298947496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 108298947496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 108298947496                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       528241                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       528241                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       528241                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       528241                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.889499                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.889499                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.889499                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.889499                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 230487.044280                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 230487.044280                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 230487.044280                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 230487.044280                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          741                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        32917                       # number of writebacks
system.cpu1.dcache.writebacks::total            32917                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       436561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       436561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       436561                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       436561                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        33309                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33309                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        33309                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33309                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9259184500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9259184500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9259184500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9259184500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063056                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063056                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063056                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063056                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 277978.459275                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 277978.459275                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 277978.459275                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 277978.459275                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 32917                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        53453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          53453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       211065                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       211065                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  40003090000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40003090000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       264518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       264518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.797923                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.797923                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 189529.718333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 189529.718333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       194258                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       194258                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16807                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16807                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4757659500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4757659500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.063538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.063538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 283076.069495                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 283076.069495                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         4918                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4918                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       258805                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       258805                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68295857496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68295857496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       263723                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       263723                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.981352                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.981352                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 263889.250579                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 263889.250579                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       242303                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       242303                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        16502                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16502                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4501525000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4501525000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062573                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062573                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 272786.631923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 272786.631923                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          148                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          103                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          103                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2057000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2057000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.410359                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.410359                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19970.873786                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19970.873786                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       814000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       814000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.155378                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.155378                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 20871.794872                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20871.794872                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           90                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           90                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           79                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       640500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       640500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.467456                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.467456                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8107.594937                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8107.594937                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           76                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           76                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       575500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       575500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.449704                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.449704                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7572.368421                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7572.368421                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       264000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       264000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       253000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       253000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           43                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             43                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          113                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          113                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       770000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       770000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          156                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          156                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.724359                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.724359                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  6814.159292                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  6814.159292                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          113                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          113                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       657000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       657000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.724359                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.724359                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  5814.159292                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  5814.159292                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.397358                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              92251                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.764489                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347367500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.397358                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.887417                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.887417                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1091004                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1091004                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 385021118500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23745032                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1870076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23067031                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          776210                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             533                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            810                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           50                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1056454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1056453                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13510869                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10234165                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     40524724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33571176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        99507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        99549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        99555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74402267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1729054208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1432344384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       108800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4218304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       107328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4218880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       112768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4216704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3174381376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          915777                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8891840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25715919                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020517                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.150654                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25208618     98.03%     98.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 497164      1.93%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2889      0.01%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4314      0.02%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2934      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25715919                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49600830988                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          50192468                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1349341                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          50243960                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1407344                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16788671876                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20263175899                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          50158472                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1345386                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
