$date
	Tue Dec 02 23:06:07 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tester $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$scope module t1 $end
$var wire 1 & clk $end
$var wire 4 ' in [3:0] $end
$var wire 1 ( load $end
$var wire 4 ) out [3:0] $end
$var wire 1 * reset $end
$var reg 4 + buff [3:0] $end
$scope module t1 $end
$var wire 1 & clk $end
$var wire 1 , d $end
$var wire 1 * reset $end
$var reg 1 - q $end
$upscope $end
$scope module t2 $end
$var wire 1 & clk $end
$var wire 1 . d $end
$var wire 1 * reset $end
$var reg 1 / q $end
$upscope $end
$scope module t3 $end
$var wire 1 & clk $end
$var wire 1 0 d $end
$var wire 1 * reset $end
$var reg 1 1 q $end
$upscope $end
$scope module t4 $end
$var wire 1 & clk $end
$var wire 1 2 d $end
$var wire 1 * reset $end
$var reg 1 3 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
01
00
0/
0.
0-
0,
bx +
1*
b0 )
1(
b0 '
0&
1%
1$
b0 #
0"
b0 !
$end
#5
1.
b0 +
0$
0(
b10 #
b10 '
1"
1&
#10
1,
1$
1(
b11 #
b11 '
0"
0&
#15
1"
1&
0%
0*
#20
1-
1/
b11 !
b11 )
0"
0&
#25
b11 +
1"
1&
#30
11
0/
0-
b100 !
b100 )
0,
0.
10
0"
0&
0$
0(
b100 #
b100 '
#35
b100 +
1"
1&
#40
0"
0&
#45
1"
1&
#50
0"
0&
#55
1"
1&
#60
0"
0&
#65
1"
1&
#70
01
b0 !
b0 )
00
0"
0&
1$
1(
b0 #
b0 '
#75
b0 +
1"
1&
#80
0"
0&
#85
1"
1&
#90
0"
0&
#95
1"
1&
#100
0"
0&
#105
1"
1&
#110
0"
0&
#115
1"
1&
#120
0"
0&
#125
1"
1&
#130
1-
b1 !
b1 )
1,
0"
0&
b1 #
b1 '
#135
b1 +
1"
1&
#140
0"
0&
#145
1"
1&
#150
0"
0&
#155
1"
1&
#160
0"
0&
#165
1"
1&
#170
0"
0&
#175
1"
1&
#180
0"
0&
#185
1"
1&
#190
0"
0&
#195
b0 +
0-
b0 !
b0 )
1"
1&
1%
1*
#200
0"
0&
#205
1"
1&
0%
0*
#210
1-
b1 !
b1 )
0"
0&
#215
b1 +
1"
1&
#220
0"
0&
#225
1"
1&
