`timescale 1ps / 1ps
module sign_ext(in, out);
	input logic	[31:0] in
	output logic [63:0] out
	
	assign out = in;

endmodule