/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_18z | ~(celloutsig_1_8z[4]);
  assign celloutsig_0_9z = _00_ | ~(celloutsig_0_2z);
  assign celloutsig_0_12z = in_data[81] | ~(celloutsig_0_8z);
  assign celloutsig_1_4z = 1'h0 | ~(celloutsig_1_2z[5]);
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_1z);
  assign celloutsig_0_0z = in_data[88] ^ in_data[42];
  assign celloutsig_1_18z = celloutsig_1_10z ^ celloutsig_1_4z;
  assign celloutsig_0_21z = _01_ ^ celloutsig_0_14z;
  assign celloutsig_0_2z = ~(in_data[29] ^ celloutsig_0_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[5] ^ celloutsig_1_4z);
  assign celloutsig_1_1z = in_data[157:150] + in_data[170:163];
  reg [9:0] _14_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 10'h000;
    else _14_ <= { in_data[59:56], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign { _02_[9:2], _00_, _01_ } = _14_;
  assign celloutsig_0_24z = _02_[8:2] & { in_data[12:10], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_1_10z = in_data[163:160] === { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_8z = { _02_[5:2], _00_, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z } >= { _02_[4:2], _00_, _01_, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_7z } >= { celloutsig_0_19z[2:0], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_11z = { celloutsig_0_6z[1:0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z } || _02_[7:2];
  assign celloutsig_0_15z = { _02_[9:2], _00_, _01_, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_0z } || { in_data[50:45], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_16z = { _02_[5:3], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_13z } || { _02_[3:2], _00_, _01_, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_5z = { 2'h0, celloutsig_1_3z[2:0] } < { 3'h0, celloutsig_1_3z[2:1] };
  assign celloutsig_0_7z = { in_data[54:45], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } !== { in_data[48:47], celloutsig_0_1z, _02_[9:2], _00_, _01_, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[133:127] !== in_data[147:141];
  assign celloutsig_1_7z = celloutsig_1_1z[7:1] !== { 3'h0, celloutsig_1_3z[2:0], celloutsig_1_4z };
  assign celloutsig_0_18z = ~ { celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_4z = | { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = | { in_data[79:69], celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_2z & celloutsig_0_9z;
  assign celloutsig_0_10z = | _02_[5:3];
  assign celloutsig_0_14z = | { celloutsig_0_13z, _02_[9:4] };
  assign celloutsig_1_2z = in_data[131:124] >> in_data[164:157];
  assign celloutsig_1_8z = { celloutsig_1_1z[3:0], celloutsig_1_7z, 3'h0, celloutsig_1_3z[2:0] } >> { 3'h0, celloutsig_1_3z[2], 3'h0, celloutsig_1_3z[2:0], celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } <<< { _02_[5:4], celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_18z } <<< { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_23z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_20z } <<< { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } ^ { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_1_3z[2:0] = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ^ celloutsig_1_1z[3:1];
  assign _02_[1:0] = { _00_, _01_ };
  assign celloutsig_1_3z[5:3] = 3'h0;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
