<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='62' type='const bool'/>
<offset>240</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='60'>/// Whether a combination of subregisters can cover every register in the
  /// class. See also the CoveredBySubRegs description in Target.td.</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='256' u='r' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='169' u='r' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE'/>
