
AVRASM ver. 2.1.9  work4a.asm Mon Jul 06 14:33:03 2009

work4a.asm(989): Including file 'work4a.vec'
work4a.asm(990): Including file 'work4a.inc'


                 ;CodeVisionAVR C Compiler V1.25.9 Evaluation
                 ;(C) Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com

                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 7.372800 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : No
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On

                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60

                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F

                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31

                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM

                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM

                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM

                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM

                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM

                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM

                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM

                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM

                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM

                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM

                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM

                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM

                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM

                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM

                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM

                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM

                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM

                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM

                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM

                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM

                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM

                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM

                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM

                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM

                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM

                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM

                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM

                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM

                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM

                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM

                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM

                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM

                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM

                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM

                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM

                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM

                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM

                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM

                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM

                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM

                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM

                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM

                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM

                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM

                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM

                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM

                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM

                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM

                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM

                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM

                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM

                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM

                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM

                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM

                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM

                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM

                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM

                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM

                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM

                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM

                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM

                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM

                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM

                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM

                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM

                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM

                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM

                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM

                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM

                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM

                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM

                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM

                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM

                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM

                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM

                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM

                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM

                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM

                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM


                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM

                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM

                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM

                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM

                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM

                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM

                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM

                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM


                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM

                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM

                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM

                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM

                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM

                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM

                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM

                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM

                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM

                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM

                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM

                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM

                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM

                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM

                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM

                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM

                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM

                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM

                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM

                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM

                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM

                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM

                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM

                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM

                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM

                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM

                 	.CSEG
                 	.ORG 0

                 	.INCLUDE "work4a.vec"

                 ;INTERRUPT VECTORS
000000 c031      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00

                 	.INCLUDE "work4a.inc"

                 _0xB:
000013 0000      	.DB  0x0,0x0
000014 0000      	.DB  0x0,0x0
000015 0000      	.DB  0x0,0x0
000016 0000      	.DB  0x0,0x0
                 _tbl10_G2:
000017 2710
000018 03e8
000019 0064
00001a 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00001b 0001      	.DB  0x1,0x0
                 _tbl16_G2:
00001c 1000
00001d 0100
00001e 0010
00001f 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 _200:
000020 0000      	.DW  0x00
                 _0:
000021 4241
000022 4443
000023 2500
000024 2563      	.DB  0x41,0x42,0x43,0x44,0x0,0x25,0x63,0x25
000025 0d69
000026 000a      	.DB  0x69,0xD,0xA,0x0

                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000027 0002      	.DW  0x0002

                 __GLOBAL_INI_TBL:
000028 0002      	.DW  0x02
000029 0002      	.DW  0x02
00002a 004e      	.DW  __REG_BIT_VARS*2

00002b 0005      	.DW  0x05
00002c 0160      	.DW  _channel
00002d 0042      	.DW  _0*2

00002e 0002      	.DW  0x02
00002f 0165      	.DW  _p_S47
000030 0040      	.DW  _200*2

000031 0000      	.DW  0
                 _0xCF:

                 __RESET:
000032 94f8      	CLI
000033 27ee      	CLR  R30
000034 bbec      	OUT  EECR,R30

                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000035 e0f1      	LDI  R31,1
000036 bffb      	OUT  GICR,R31
000037 bfeb      	OUT  GICR,R30
000038 bfe5      	OUT  MCUCR,R30

                 ;DISABLE WATCHDOG
000039 e1f8      	LDI  R31,0x18
00003a bdf1      	OUT  WDTCR,R31
00003b bde1      	OUT  WDTCR,R30

                 ;CLEAR R2-R14
00003c e08d      	LDI  R24,13
00003d e0a2      	LDI  R26,2
00003e 27bb      	CLR  R27
                 __CLEAR_REG:
00003f 93ed      	ST   X+,R30
000040 958a      	DEC  R24
000041 f7e9      	BRNE __CLEAR_REG

                 ;CLEAR SRAM
000042 e080      	LDI  R24,LOW(0x400)
000043 e094      	LDI  R25,HIGH(0x400)
000044 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000045 93ed      	ST   X+,R30
000046 9701      	SBIW R24,1
000047 f7e9      	BRNE __CLEAR_SRAM

                 ;GLOBAL VARIABLES INITIALIZATION
000048 e5e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000049 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004a 9185      	LPM  R24,Z+
00004b 9195      	LPM  R25,Z+
00004c 9700      	SBIW R24,0
00004d f061      	BREQ __GLOBAL_INI_END
00004e 91a5      	LPM  R26,Z+
00004f 91b5      	LPM  R27,Z+
000050 9005      	LPM  R0,Z+
000051 9015      	LPM  R1,Z+
000052 01bf      	MOVW R22,R30
000053 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000054 9005      	LPM  R0,Z+
000055 920d      	ST   X+,R0
000056 9701      	SBIW R24,1
000057 f7e1      	BRNE __GLOBAL_INI_LOOP
000058 01fb      	MOVW R30,R22
000059 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:

                 ;STACK POINTER INITIALIZATION
00005a e5ef      	LDI  R30,LOW(0x45F)
00005b bfed      	OUT  SPL,R30
00005c e0e4      	LDI  R30,HIGH(0x45F)
00005d bfee      	OUT  SPH,R30

                 ;DATA STACK POINTER INITIALIZATION
00005e e6c0      	LDI  R28,LOW(0x160)
00005f e0d1      	LDI  R29,HIGH(0x160)

000060 c0a6      	RJMP _main

                 	.ESEG
                 	.ORG 0

                 	.DSEG
                 	.ORG 0x160
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V1.24.6 Evaluation
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2005 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 e-mail:office@hpinfotech.com
                 ;       8
                 ;       9 Project :
                 ;      10 Version :
                 ;      11 Date    : 30.10.2005
                 ;      12 Author  : Freeware, for evaluation and non-commercial use only
                 ;      13 Company :
                 ;      14 Comments:
                 ;      15
                 ;      16
                 ;      17 Chip type           : ATmega8
                 ;      18 Program type        : Application
                 ;      19 Clock frequency     : 7,3728 MHz
                 ;      20 Memory model        : Small
                 ;      21 External SRAM size  : 0
                 ;      22 Data Stack size     : 256
                 ;      23
                 ;      24 02.09.06 - Double LED is connected to PB0, PD7, switch is connected to PB1
                 ;      25 19.10.06 - Low output at PD2 as DTR output signal
                 ;      26 20.10.06 - Monitoring PD3 and activate device on High input
                 ;      27 04.04.07 - 4 channel mode (adc0 as A, adc1 as B ... adc3 as D) swtches consequently
                 ;      28 27.03.08 - XTAL 7.3728MHz added  (CKOPT=1;SUT=10;SKSEL=1111)
                 ;      29 14.10.08 - button() function for clear button press detection
                 ;      30
                 ;      31 *****************************************************/
                 ;      32
                 ;      33 #include <mega8.h>
                 ;      34 	#ifndef __SLEEP_DEFINED__
                 	#ifndef __SLEEP_DEFINED__
                 ;      35 	#define __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 ;      36 	.EQU __se_bit=0x80
                 	.EQU __se_bit=0x80
                 ;      37 	.EQU __sm_mask=0x70
                 	.EQU __sm_mask=0x70
                 ;      38 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powerdown=0x20
                 ;      39 	.EQU __sm_powersave=0x30
                 	.EQU __sm_powersave=0x30
                 ;      40 	.EQU __sm_standby=0x60
                 	.EQU __sm_standby=0x60
                 ;      41 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_ext_standby=0x70
                 ;      42 	.EQU __sm_adc_noise_red=0x10
                 	.EQU __sm_adc_noise_red=0x10
                 ;      43 	.SET power_ctrl_reg=mcucr
                 	.SET power_ctrl_reg=mcucr
                 ;      44 	#endif
                 	#endif
                 ;      45
                 ;      46 // Standard Input/Output functions
                 ;      47 #include <stdio.h>
                 ;      48 #include <delay.h>
                 ;      49
                 ;      50 bit sample=0, firsttime=1;
                 ;      51 char channel[]="ABCD";
                 _channel:
000160           	.BYTE 0x5
                 ;      52
                 ;      53
                 ;      54 void button(void)
                 ;      55 {

                 	.CSEG
                 _button:
                 ;      56 unsigned int b=0, i=0;
                 ;      57
                 ;      58 for (i=0; i<100; i++){
000061 d280      	RCALL __SAVELOCR4
                 ;	b -> R16,R17
                 ;	i -> R18,R19
000062 e000      	LDI  R16,0
000063 e010      	LDI  R17,0
000064 e020      	LDI  R18,0
000065 e030      	LDI  R19,0
000066 e020
000067 e030      	__GETWRN 18,19,0
                 _0x4:
000068 3624
000069 e0e0
00006a 073e      	__CPWRN 18,19,100
00006b f468      	BRSH _0x5
                 ;      59 b += !PINB.1;
00006c e0e0      	LDI  R30,0
00006d 9bb1      	SBIS 0x16,1
00006e e0e1      	LDI  R30,1
00006f e0f0      	LDI  R31,0
000070 0f0e
000071 1f1f      	__ADDWRR 16,17,30,31
                 ;      60 delay_ms(1);
000072 e0e1      	LDI  R30,LOW(1)
000073 e0f0      	LDI  R31,HIGH(1)
000074 d1c7      	RCALL SUBOPT_0x0
000075 d1fb      	RCALL _delay_ms
                 ;      61 }
000076 5f2f
000077 4f3f      	__ADDWRN 18,19,1
000078 cfef      	RJMP _0x4
                 _0x5:
                 ;      62 b /= 100;
000079 01d8      	MOVW R26,R16
00007a e6e4      	LDI  R30,LOW(100)
00007b e0f0      	LDI  R31,HIGH(100)
00007c d219      	RCALL __DIVW21U
00007d 018f      	MOVW R16,R30
                 ;      63 if (b == 1){
00007e e0e1      	LDI  R30,LOW(1)
00007f e0f0      	LDI  R31,HIGH(1)
000080 17e0      	CP   R30,R16
000081 07f1      	CPC  R31,R17
000082 f4c1      	BRNE _0x6
                 ;      64             sample ^= 1;
000083 e0e0      	LDI  R30,0
000084 fc20      	SBRC R2,0
000085 e0e1      	LDI  R30,1
000086 e0a1      	LDI  R26,LOW(1)
000087 27ea      	EOR  R30,R26
000088 d252      	RCALL __BSTB1
000089 f820      	BLD  R2,0
                 ;      65             PORTB.0 ^= 1;
00008a e0e0      	LDI  R30,0
00008b 99c0      	SBIC 0x18,0
00008c e0e1      	LDI  R30,1
00008d 27ea      	EOR  R30,R26
00008e f411      	BRNE _0x7
00008f 98c0      	CBI  0x18,0
000090 c001      	RJMP _0x8
                 _0x7:
000091 9ac0      	SBI  0x18,0
                 _0x8:
                 ;      66             PORTD.7 ^= 1;
000092 e0e0      	LDI  R30,0
000093 9997      	SBIC 0x12,7
000094 e0e1      	LDI  R30,1
000095 e0a1      	LDI  R26,LOW(1)
000096 27ea      	EOR  R30,R26
000097 f411      	BRNE _0x9
000098 9897      	CBI  0x12,7
000099 c001      	RJMP _0xA
                 _0x9:
00009a 9a97      	SBI  0x12,7
                 _0xA:
                 ;      67             }
                 ;      68 }
                 _0x6:
00009b d24d      	RCALL __LOADLOCR4
00009c 9624      	ADIW R28,4
00009d 9508      	RET
                 ;      69
                 ;      70 unsigned int read_adc(void)
                 ;      71 {
                 _read_adc:
                 ;      72 unsigned int counter0 = 6, counter1 = 16; //counter0 = 6
                 ;      73 unsigned long int result0=0, result1=0;
                 ;      74
                 ;      75 // set freerunning
                 ;      76 ADCSRA |= 0x20;
00009e 9728      	SBIW R28,8
00009f e088      	LDI  R24,8
0000a0 e0a0      	LDI  R26,LOW(0)
0000a1 e0b0      	LDI  R27,HIGH(0)
0000a2 e2e6      	LDI  R30,LOW(_0xB*2)
0000a3 e0f0      	LDI  R31,HIGH(_0xB*2)
0000a4 d249      	RCALL __INITLOCB
0000a5 d23c      	RCALL __SAVELOCR4
                 ;	counter0 -> R16,R17
                 ;	counter1 -> R18,R19
                 ;	result0 -> Y+8
                 ;	result1 -> Y+4
0000a6 e006      	LDI  R16,6
0000a7 e010      	LDI  R17,0
0000a8 e120      	LDI  R18,16
0000a9 e030      	LDI  R19,0
0000aa 9a35      	SBI  0x6,5
                 ;      77
                 ;      78 // Start the AD conversion
                 ;      79 ADCSRA |= 0x40;
0000ab 9a36      	SBI  0x6,6
                 ;      80
                 ;      81 while (counter0){
                 _0xC:
0000ac 2e00      	MOV  R0,R16
0000ad 2a01      	OR   R0,R17
0000ae f129      	BREQ _0xE
                 ;      82
                 ;      83 while (counter1){
                 _0xF:
0000af 2e02      	MOV  R0,R18
0000b0 2a03      	OR   R0,R19
0000b1 f069      	BREQ _0x11
                 ;      84
                 ;      85 // Wait for the AD conversion to complete
                 ;      86 while ((ADCSRA & 0x10)==0);
                 _0x12:
0000b2 9b34      	SBIS 0x6,4
0000b3 cffe      	RJMP _0x12
                 ;      87 ADCSRA |= 0x10;
0000b4 9a34      	SBI  0x6,4
                 ;      88 result1 += ADCW;
0000b5 b1e4      	IN   R30,0x4
0000b6 b1f5      	IN   R31,0x4+1
0000b7 d187      	RCALL SUBOPT_0x1
0000b8 2766      	CLR  R22
0000b9 2777      	CLR  R23
0000ba d1c6      	RCALL __ADDD12
0000bb d188      	RCALL SUBOPT_0x2
                 ;      89 counter1--;
0000bc 5021
0000bd 4030      	__SUBWRN 18,19,1
                 ;      90 }
0000be cff0      	RJMP _0xF
                 _0x11:
                 ;      91 result1 >>= 2;
0000bf d17f      	RCALL SUBOPT_0x1
0000c0 e0e2      	LDI  R30,LOW(2)
0000c1 d1c8      	RCALL __LSRD12
0000c2 d181      	RCALL SUBOPT_0x2
                 ;      92
                 ;      93 result0 += result1;
0000c3 81ec
0000c4 81fd
0000c5 816e
0000c6 817f      	__GETD1S 4
0000c7 d181      	RCALL SUBOPT_0x3
0000c8 d1b8      	RCALL __ADDD12
0000c9 d184      	RCALL SUBOPT_0x4
                 ;      94 result1 = 0;
0000ca e0e0
0000cb 83ec
0000cc 83ed
0000cd 83ee
0000ce 83ef      	__CLRD1S 4
                 ;      95 counter1 = 16;
0000cf e120
0000d0 e030      	__GETWRN 18,19,16
                 ;      96 counter0--;
0000d1 5001
0000d2 4010      	__SUBWRN 16,17,1
                 ;      97 }
0000d3 cfd8      	RJMP _0xC
                 _0xE:
                 ;      98 ADCSRA ^=0x20;
0000d4 b1e6      	IN   R30,0x6
0000d5 e2a0      	LDI  R26,LOW(32)
0000d6 27ea      	EOR  R30,R26
0000d7 b9e6      	OUT  0x6,R30
                 ;      99 result0 /= 6;
0000d8 d170      	RCALL SUBOPT_0x3
0000d9 e0e6
0000da e0f0
0000db e060
0000dc e070      	__GETD1N 0x6
0000dd d1cb      	RCALL __DIVD21U
0000de d16f      	RCALL SUBOPT_0x4
                 ;     100 return result0;
0000df 85e8
0000e0 85f9
0000e1 856a
0000e2 857b      	__GETD1S 8
0000e3 d205      	RCALL __LOADLOCR4
0000e4 962c      	ADIW R28,12
0000e5 9508      	RET
                 ;     101 }
                 ;     102
                 ;     103 // Declare your global variables here
                 ;     104
                 ;     105 void init_devices(void){
                 _init_devices:
                 ;     106 // all unused legs - pull-up inputs
                 ;     107
                 ;     108 PORTB=0b11111110; //pb0 - LED (output, low), pb1 - Switch (input, pull-up)
0000e6 efee      	LDI  R30,LOW(254)
0000e7 bbe8      	OUT  0x18,R30
                 ;     109 DDRB= 0b00000001;
0000e8 e0e1      	LDI  R30,LOW(1)
0000e9 bbe7      	OUT  0x17,R30
                 ;     110
                 ;     111 PORTC=0b11110000;
0000ea efe0      	LDI  R30,LOW(240)
0000eb bbe5      	OUT  0x15,R30
                 ;     112 DDRC= 0b00000000;
0000ec e0e0      	LDI  R30,LOW(0)
0000ed bbe4      	OUT  0x14,R30
                 ;     113
                 ;     114 PORTD=0b01111011; //pd7 - LED (output, low), pd3 - input (input, pull-up), pd2 - DSR (output, low).
0000ee e7eb      	LDI  R30,LOW(123)
0000ef bbe2      	OUT  0x12,R30
                 ;     115 DDRD= 0b10000100;
0000f0 e8e4      	LDI  R30,LOW(132)
0000f1 bbe1      	OUT  0x11,R30
                 ;     116
                 ;     117
                 ;     118 // Timer/Counter 0 initialization
                 ;     119 // Clock source: System Clock
                 ;     120 // Prescale: 1024 kHz
                 ;     121 //TCCR0 = 0x00; //stop
                 ;     122 //TCNT0 = 0xB8;//B8; //set count
                 ;     123 //TCCR0 = 0x02; //start timer
                 ;     124
                 ;     125
                 ;     126 // External Interrupt(s) initialization
                 ;     127 // INT0: Off
                 ;     128 // INT1: Off
                 ;     129 MCUCR=0x00;
0000f2 e0e0      	LDI  R30,LOW(0)
0000f3 bfe5      	OUT  0x35,R30
                 ;     130
                 ;     131 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     132 //TIMSK=0x01;
                 ;     133
                 ;     134 // USART initialization
                 ;     135 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ;     136 // USART Receiver: Off
                 ;     137 // USART Transmitter: On
                 ;     138 // USART Mode: Asynchronous
                 ;     139 // USART Baud rate: 19200
                 ;     140 //UCSRA=0x00;
                 ;     141 //UCSRB=0x08;
                 ;     142 //UCSRC=0x86;
                 ;     143 //UBRRH=0x00;
                 ;     144 //UBRRL=0x0C;
                 ;     145
                 ;     146 //same for external 7.3728 XTAL, 38400 bod
                 ;     147 UCSRA=0x00;
0000f4 b9eb      	OUT  0xB,R30
                 ;     148 UCSRB=0x08;
0000f5 e0e8      	LDI  R30,LOW(8)
0000f6 b9ea      	OUT  0xA,R30
                 ;     149 UCSRC=0x86;
0000f7 e8e6      	LDI  R30,LOW(134)
0000f8 bde0      	OUT  0x20,R30
                 ;     150 UBRRH=0x00;
0000f9 e0e0      	LDI  R30,LOW(0)
0000fa bde0      	OUT  0x20,R30
                 ;     151 //UBRRL=0x17;
                 ;     152 UBRRL=0x0B;
0000fb e0eb      	LDI  R30,LOW(11)
0000fc b9e9      	OUT  0x9,R30
                 ;     153
                 ;     154
                 ;     155 // Analog Comparator initialization
                 ;     156 // Analog Comparator: Off
                 ;     157 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     158 ACSR=0x80;
0000fd e8e0      	LDI  R30,LOW(128)
0000fe b9e8      	OUT  0x8,R30
                 ;     159 SFIOR=0x00;
0000ff e0e0      	LDI  R30,LOW(0)
000100 bfe0      	OUT  0x30,R30
                 ;     160
                 ;     161 // ADC initialization
                 ;     162 // ADC Clock frequency: 125,000 kHz
                 ;     163 // ADC Voltage Reference: internal
                 ;     164 ADMUX=0xC0; //internal reference; ADC1
000101 ece0      	LDI  R30,LOW(192)
000102 b9e7      	OUT  0x7,R30
                 ;     165 //ADMUX=0xCE; //1.23v bg, internal ref.
                 ;     166 //ADMUX=0x40; //AVCC
                 ;     167 //ADCSRA=0x8D; // INT
                 ;     168
                 ;     169 //enable ADC with 125,000 kHz (4mhz/32)
                 ;     170 //ADCSRA=0x85;//without int
                 ;     171 //ADCSRA=0x8D;//with int
                 ;     172 //enable ADC with 115,000 kHz (7.3728mhz/64)
                 ;     173 ADCSRA=0x86;//without int
000103 e8e6      	LDI  R30,LOW(134)
000104 b9e6      	OUT  0x6,R30
                 ;     174 //ADCSRA=0x8E;//with int
                 ;     175
                 ;     176
                 ;     177 // Global enable interrupts
                 ;     178 #asm("sei")
000105 9478      	sei
                 ;     179 }
000106 9508      	RET
                 ;     180
                 ;     181
                 ;     182 void main(void){
                 _main:
                 ;     183
                 ;     184 init_devices();
000107 dfde      	RCALL _init_devices
                 ;     185
                 ;     186 while (1)
                 _0x15:
                 ;     187 {
                 ;     188
                 ;     189   if (!PIND.3){
000108 9983      	SBIC 0x10,3
000109 c02e      	RJMP _0x18
                 ;     190
                 ;     191           if (firsttime){
00010a fe21      	SBRS R2,1
00010b c005      	RJMP _0x19
                 ;     192           PORTB.0 = 1;
00010c 9ac0      	SBI  0x18,0
                 ;     193           PORTD.7 = 0;
00010d 9897      	CBI  0x12,7
                 ;     194           PORTD.2 = 0;
00010e 9892      	CBI  0x12,2
                 ;     195           firsttime=0;
00010f 94e8      	CLT
000110 f821      	BLD  R2,1
                 ;     196           }
                 ;     197
                 ;     198           if (sample){
                 _0x19:
000111 fe20      	SBRS R2,0
000112 c01f      	RJMP _0x20
                 ;     199
                 ;     200                 printf("%c%i\r\n",channel[ADMUX&7],read_adc());
000113 e4e7
000114 e0f0      	__POINTW1FN _0,5
000115 d126      	RCALL SUBOPT_0x0
000116 b1e7      	IN   R30,0x7
000117 70e7      	ANDI R30,LOW(0x7)
000118 e0f0      	LDI  R31,0
000119 5ae0      	SUBI R30,LOW(-_channel)
00011a 4ffe      	SBCI R31,HIGH(-_channel)
00011b 81e0      	LD   R30,Z
00011c 27ff      	CLR  R31
00011d 2766      	CLR  R22
00011e 2777      	CLR  R23
00011f d1b6      	RCALL __PUTPARD1
000120 df7d      	RCALL _read_adc
000121 2766      	CLR  R22
000122 2777      	CLR  R23
000123 d1b2      	RCALL __PUTPARD1
000124 e088      	LDI  R24,8
000125 d0fa      	RCALL _printf
000126 962a      	ADIW R28,10
                 ;     201
                 ;     202                 ADMUX++;
000127 b1e7      	IN   R30,0x7
000128 5fef      	SUBI R30,-LOW(1)
000129 b9e7      	OUT  0x7,R30
                 ;     203                 if (ADMUX == 0xC4) ADMUX = 0xC0;
00012a b1e7      	IN   R30,0x7
00012b 3ce4      	CPI  R30,LOW(0xC4)
00012c f411      	BRNE _0x21
00012d ece0      	LDI  R30,LOW(192)
00012e b9e7      	OUT  0x7,R30
                 ;     204                 // Delay needed for the stabilization of the ADC input voltage
                 ;     205                 delay_us(10);
                 _0x21:
00012f e189
000130 958a
000131 f7f1      	__DELAY_USB 25
                 ;     206           }
                 ;     207
                 ;     208           if (!PINB.1) {
                 _0x20:
000132 99b1      	SBIC 0x16,1
000133 c003      	RJMP _0x22
                 ;     209                 button();
000134 df2c      	RCALL _button
                 ;     210                 while (!PINB.1);
                 _0x23:
000135 9bb1      	SBIS 0x16,1
000136 cffe      	RJMP _0x23
                 ;     211           }
                 ;     212   }else{
                 _0x22:
000137 c007      	RJMP _0x26
                 _0x18:
                 ;     213   sample = 0;
000138 94e8      	CLT
000139 f820      	BLD  R2,0
                 ;     214   PORTB.0 = 0;
00013a 98c0      	CBI  0x18,0
                 ;     215   PORTD.7 = 0;
00013b 9897      	CBI  0x12,7
                 ;     216   PORTD.2 = 1;
00013c 9a92      	SBI  0x12,2
                 ;     217   firsttime=1;
00013d 9468      	SET
00013e f821      	BLD  R2,1
                 ;     218   }
                 _0x26:
                 ;     219
                 ;     220 }
00013f cfc8      	RJMP _0x15
                 ;     221 }
                 _0x2D:
000140 cfff      	RJMP _0x2D
                 ;     222
                 ;     223
                 ;     224
                 ;     225
                 ;     226
                 ;     227
                 ;     228
                 ;     229
                 ;     230

                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 _getchar:
000141 9b5f           sbis usr,rxc
000142 cffe           rjmp _getchar
000143 b1ec           in   r30,udr
000144 9508      	RET
                 _putchar:
000145 9b5d           sbis usr,udre
000146 cffe           rjmp _putchar
000147 81e8           ld   r30,y
000148 b9ec           out  udr,r30
000149 9621      	ADIW R28,1
00014a 9508      	RET
                 __put_G2:
00014b d198      	RCALL __SAVELOCR2
00014c 81ac      	LDD  R26,Y+4
00014d 81bd      	LDD  R27,Y+4+1
00014e d17f      	RCALL __GETW1P
00014f 9730      	SBIW R30,0
000150 f0d1      	BREQ _0x3B
000151 81aa      	LDD  R26,Y+2
000152 81bb      	LDD  R27,Y+2+1
000153 d17a      	RCALL __GETW1P
000154 018f      	MOVW R16,R30
000155 9730      	SBIW R30,0
000156 f049      	BREQ _0x3D
000157 3002
000158 e0e0
000159 071e      	__CPWRN 16,17,2
00015a f078      	BRLO _0x3E
00015b 01f8      	MOVW R30,R16
00015c 9731      	SBIW R30,1
00015d 018f      	MOVW R16,R30
00015e 93ed      	ST   X+,R30
00015f 93fc      	ST   X,R31
                 _0x3D:
000160 81ac      	LDD  R26,Y+4
000161 81bd      	LDD  R27,Y+4+1
000162 91ed      	LD   R30,X+
000163 91fd      	LD   R31,X+
000164 9631      	ADIW R30,1
000165 93fe      	ST   -X,R31
000166 93ee      	ST   -X,R30
000167 9731      	SBIW R30,1
000168 81ae      	LDD  R26,Y+6
000169 83a0      	STD  Z+0,R26
                 _0x3E:
00016a c003      	RJMP _0x3F
                 _0x3B:
00016b 81ee      	LDD  R30,Y+6
00016c 93ea      	ST   -Y,R30
00016d dfd7      	RCALL _putchar
                 _0x3F:
00016e d17c      	RCALL __LOADLOCR2
00016f 9627      	ADIW R28,7
000170 9508      	RET
                 __print_G2:
000171 9724      	SBIW R28,4
000172 d16d      	RCALL __SAVELOCR6
000173 e010      	LDI  R17,0
                 _0x40:
000174 89e8      	LDD  R30,Y+16
000175 89f9      	LDD  R31,Y+16+1
000176 9631      	ADIW R30,1
000177 8be8      	STD  Y+16,R30
000178 8bf9      	STD  Y+16+1,R31
000179 d0d9      	RCALL SUBOPT_0x5
00017a f409      	BRNE PC+2
00017b c0a1      	RJMP _0x42
00017c 2fe1      	MOV  R30,R17
00017d 30e0      	CPI  R30,0
00017e f431      	BRNE _0x46
00017f 3235      	CPI  R19,37
000180 f411      	BRNE _0x47
000181 e011      	LDI  R17,LOW(1)
000182 c001      	RJMP _0x48
                 _0x47:
000183 d0d4      	RCALL SUBOPT_0x6
                 _0x48:
000184 c097      	RJMP _0x45
                 _0x46:
000185 30e1      	CPI  R30,LOW(0x1)
000186 f481      	BRNE _0x49
000187 3235      	CPI  R19,37
000188 f411      	BRNE _0x4A
000189 d0ce      	RCALL SUBOPT_0x6
00018a c090      	RJMP _0xCD
                 _0x4A:
00018b e012      	LDI  R17,LOW(2)
00018c e020      	LDI  R18,LOW(0)
00018d e000      	LDI  R16,LOW(0)
00018e 323b      	CPI  R19,43
00018f f411      	BRNE _0x4B
000190 e22b      	LDI  R18,LOW(43)
000191 c08a      	RJMP _0x45
                 _0x4B:
000192 3230      	CPI  R19,32
000193 f411      	BRNE _0x4C
000194 e220      	LDI  R18,LOW(32)
000195 c086      	RJMP _0x45
                 _0x4C:
000196 c002      	RJMP _0x4D
                 _0x49:
000197 30e2      	CPI  R30,LOW(0x2)
000198 f431      	BRNE _0x4E
                 _0x4D:
000199 3330      	CPI  R19,48
00019a f419      	BRNE _0x4F
00019b 6100      	ORI  R16,LOW(16)
00019c e015      	LDI  R17,LOW(5)
00019d c07e      	RJMP _0x45
                 _0x4F:
00019e c003      	RJMP _0x50
                 _0x4E:
00019f 30e5      	CPI  R30,LOW(0x5)
0001a0 f009      	BREQ PC+2
0001a1 c07a      	RJMP _0x45
                 _0x50:
0001a2 2fe3      	MOV  R30,R19
0001a3 36e3      	CPI  R30,LOW(0x63)
0001a4 f429      	BRNE _0x55
0001a5 d0ba      	RCALL SUBOPT_0x7
0001a6 91ec      	LD   R30,X
0001a7 93ea      	ST   -Y,R30
0001a8 d0be      	RCALL SUBOPT_0x8
0001a9 c071      	RJMP _0x56
                 _0x55:
0001aa 37e3      	CPI  R30,LOW(0x73)
0001ab f471      	BRNE _0x58
0001ac d0b3      	RCALL SUBOPT_0x7
0001ad d120      	RCALL __GETW1P
0001ae d0bf      	RCALL SUBOPT_0x9
                 _0x59:
0001af 81ae      	LDD  R26,Y+6
0001b0 81bf      	LDD  R27,Y+6+1
0001b1 91ed      	LD   R30,X+
0001b2 83ae      	STD  Y+6,R26
0001b3 83bf      	STD  Y+6+1,R27
0001b4 2f3e      	MOV  R19,R30
0001b5 30e0      	CPI  R30,0
0001b6 f011      	BREQ _0x5B
0001b7 d0a0      	RCALL SUBOPT_0x6
0001b8 cff6      	RJMP _0x59
                 _0x5B:
0001b9 c061      	RJMP _0x56
                 _0x58:
0001ba 37e0      	CPI  R30,LOW(0x70)
0001bb f461      	BRNE _0x5D
0001bc d0a3      	RCALL SUBOPT_0x7
0001bd d110      	RCALL __GETW1P
0001be d0af      	RCALL SUBOPT_0x9
                 _0x5E:
0001bf 81ee      	LDD  R30,Y+6
0001c0 81ff      	LDD  R31,Y+6+1
0001c1 9631      	ADIW R30,1
0001c2 d0ab      	RCALL SUBOPT_0x9
0001c3 d08f      	RCALL SUBOPT_0x5
0001c4 f011      	BREQ _0x60
0001c5 d092      	RCALL SUBOPT_0x6
0001c6 cff8      	RJMP _0x5E
                 _0x60:
0001c7 c053      	RJMP _0x56
                 _0x5D:
0001c8 36e4      	CPI  R30,LOW(0x64)
0001c9 f011      	BREQ _0x63
0001ca 36e9      	CPI  R30,LOW(0x69)
0001cb f411      	BRNE _0x64
                 _0x63:
0001cc 6001      	ORI  R16,LOW(1)
0001cd c002      	RJMP _0x65
                 _0x64:
0001ce 37e5      	CPI  R30,LOW(0x75)
0001cf f419      	BRNE _0x66
                 _0x65:
0001d0 e2ee      	LDI  R30,LOW(_tbl10_G2*2)
0001d1 e0f0      	LDI  R31,HIGH(_tbl10_G2*2)
0001d2 c009      	RJMP _0xCE
                 _0x66:
0001d3 35e8      	CPI  R30,LOW(0x58)
0001d4 f411      	BRNE _0x69
0001d5 6002      	ORI  R16,LOW(2)
0001d6 c003      	RJMP _0x6A
                 _0x69:
0001d7 37e8      	CPI  R30,LOW(0x78)
0001d8 f009      	BREQ PC+2
0001d9 c041      	RJMP _0x7C
                 _0x6A:
0001da e3e8      	LDI  R30,LOW(_tbl16_G2*2)
0001db e0f0      	LDI  R31,HIGH(_tbl16_G2*2)
                 _0xCE:
0001dc 83ee      	STD  Y+6,R30
0001dd 83ff      	STD  Y+6+1,R31
0001de ff00      	SBRS R16,0
0001df c00f      	RJMP _0x6C
0001e0 d07f      	RCALL SUBOPT_0x7
0001e1 914d      	LD   R20,X+
0001e2 915c      	LD   R21,X
0001e3 5040      	SUBI R20,0
0001e4 4050      	SBCI R21,0
0001e5 f424      	BRGE _0x6D
0001e6 01fa      	MOVW R30,R20
0001e7 d09e      	RCALL __ANEGW1
0001e8 01af      	MOVW R20,R30
0001e9 e22d      	LDI  R18,LOW(45)
                 _0x6D:
0001ea 3020      	CPI  R18,0
0001eb f011      	BREQ _0x6E
0001ec 932a      	ST   -Y,R18
0001ed d079      	RCALL SUBOPT_0x8
                 _0x6E:
0001ee c003      	RJMP _0x6F
                 _0x6C:
0001ef d070      	RCALL SUBOPT_0x7
0001f0 914d      	LD   R20,X+
0001f1 915c      	LD   R21,X
                 _0x6F:
                 _0x71:
0001f2 e330      	LDI  R19,LOW(48)
0001f3 81ee      	LDD  R30,Y+6
0001f4 81ff      	LDD  R31,Y+6+1
0001f5 9632      	ADIW R30,2
0001f6 d077      	RCALL SUBOPT_0x9
0001f7 9732      	SBIW R30,2
0001f8 d0d9      	RCALL __GETW1PF
0001f9 87e8      	STD  Y+8,R30
0001fa 87f9      	STD  Y+8+1,R31
                 _0x73:
0001fb 85e8      	LDD  R30,Y+8
0001fc 85f9      	LDD  R31,Y+8+1
0001fd 174e      	CP   R20,R30
0001fe 075f      	CPC  R21,R31
0001ff f030      	BRLO _0x75
000200 5f3f      	SUBI R19,-LOW(1)
000201 85a8      	LDD  R26,Y+8
000202 85b9      	LDD  R27,Y+8+1
000203 1b4a
000204 0b5b      	__SUBWRR 20,21,26,27
000205 cff5      	RJMP _0x73
                 _0x75:
000206 fd04      	SBRC R16,4
000207 c006      	RJMP _0x77
000208 3331      	CPI  R19,49
000209 f420      	BRSH _0x77
00020a 85a8      	LDD  R26,Y+8
00020b 85b9      	LDD  R27,Y+8+1
00020c 9711      	SBIW R26,1
00020d f449      	BRNE _0x76
                 _0x77:
00020e 6100      	ORI  R16,LOW(16)
00020f 333a      	CPI  R19,58
000210 f028      	BRLO _0x79
000211 ff01      	SBRS R16,1
000212 c002      	RJMP _0x7A
000213 5f39      	SUBI R19,-LOW(7)
000214 c001      	RJMP _0x7B
                 _0x7A:
000215 5d39      	SUBI R19,-LOW(39)
                 _0x7B:
                 _0x79:
000216 d041      	RCALL SUBOPT_0x6
                 _0x76:
000217 85a8      	LDD  R26,Y+8
000218 85b9      	LDD  R27,Y+8+1
000219 9712      	SBIW R26,2
00021a f6b8      	BRSH _0x71
                 _0x7C:
                 _0x56:
                 _0xCD:
00021b e010      	LDI  R17,LOW(0)
                 _0x45:
00021c cf57      	RJMP _0x40
                 _0x42:
00021d d0c9      	RCALL __LOADLOCR6
00021e 9662      	ADIW R28,18
00021f 9508      	RET
                 _printf:
000220 92ff      	PUSH R15
000221 2ef8      	MOV  R15,R24
000222 9722      	SBIW R28,2
000223 d0c0      	RCALL __SAVELOCR2
000224 01de      	MOVW R26,R28
000225 d057      	RCALL __ADDW2R15
000226 018d      	MOVW R16,R26
000227 e0e0      	LDI  R30,0
000228 83ea      	STD  Y+2,R30
000229 83eb      	STD  Y+2+1,R30
00022a 01de      	MOVW R26,R28
00022b 9614      	ADIW R26,4
00022c d050      	RCALL __ADDW2R15
00022d d0a0      	RCALL __GETW1P
00022e d00d      	RCALL SUBOPT_0x0
00022f 931a      	ST   -Y,R17
000230 930a      	ST   -Y,R16
000231 01fe      	MOVW R30,R28
000232 9636      	ADIW R30,6
000233 d008      	RCALL SUBOPT_0x0
000234 e0e0      	LDI  R30,LOW(0)
000235 e0f0      	LDI  R31,HIGH(0)
000236 d005      	RCALL SUBOPT_0x0
000237 df39      	RCALL __print_G2
000238 d0b2      	RCALL __LOADLOCR2
000239 9624      	ADIW R28,4
00023a 90ff      	POP  R15
00023b 9508      	RET

                 	.DSEG
                 _p_S47:
000165           	.BYTE 0x2

                 	.CSEG

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 19 TIMES, CODE SIZE REDUCTION:16 WORDS
                 SUBOPT_0x0:
00023c 93fa      	ST   -Y,R31
00023d 93ea      	ST   -Y,R30
00023e 9508      	RET

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
00023f 81ac
000240 81bd
000241 818e
000242 819f      	__GETD2S 4
000243 9508      	RET

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
000244 83ec
000245 83fd
000246 836e
000247 837f      	__PUTD1S 4
000248 9508      	RET

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
000249 85a8
00024a 85b9
00024b 858a
00024c 859b      	__GETD2S 8
00024d 9508      	RET

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
00024e 87e8
00024f 87f9
000250 876a
000251 877b      	__PUTD1S 8
000252 9508      	RET

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
000253 9731      	SBIW R30,1
000254 91e4      	LPM  R30,Z
000255 2f3e      	MOV  R19,R30
000256 30e0      	CPI  R30,0
000257 9508      	RET

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:26 WORDS
                 SUBOPT_0x6:
000258 933a      	ST   -Y,R19
000259 85ed      	LDD  R30,Y+13
00025a 85fe      	LDD  R31,Y+13+1
00025b dfe0      	RCALL SUBOPT_0x0
00025c 01fe      	MOVW R30,R28
00025d 963d      	ADIW R30,13
00025e dfdd      	RCALL SUBOPT_0x0
00025f ceeb      	RJMP __put_G2

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x7:
000260 85ae      	LDD  R26,Y+14
000261 85bf      	LDD  R27,Y+14+1
000262 9714      	SBIW R26,4
000263 87ae      	STD  Y+14,R26
000264 87bf      	STD  Y+14+1,R27
000265 9614      	ADIW R26,4
000266 9508      	RET

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x8:
000267 85ed      	LDD  R30,Y+13
000268 85fe      	LDD  R31,Y+13+1
000269 dfd2      	RCALL SUBOPT_0x0
00026a 01fe      	MOVW R30,R28
00026b 963d      	ADIW R30,13
00026c dfcf      	RCALL SUBOPT_0x0
00026d cedd      	RJMP __put_G2

                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x9:
00026e 83ee      	STD  Y+6,R30
00026f 83ff      	STD  Y+6+1,R31
000270 9508      	RET

                 _delay_ms:
000271 91e9      	ld   r30,y+
000272 91f9      	ld   r31,y+
000273 9630      	adiw r30,0
000274 f039      	breq __delay_ms1
                 __delay_ms0:
000275 e383
000276 e097
000277 9701
000278 f7f1      	__DELAY_USW 0x733
000279 95a8      	wdr
00027a 9731      	sbiw r30,1
00027b f7c9      	brne __delay_ms0
                 __delay_ms1:
00027c 9508      	ret

                 __ADDW2R15:
00027d 2400      	CLR  R0
00027e 0daf      	ADD  R26,R15
00027f 1db0      	ADC  R27,R0
000280 9508      	RET

                 __ADDD12:
000281 0fea      	ADD  R30,R26
000282 1ffb      	ADC  R31,R27
000283 1f68      	ADC  R22,R24
000284 1f79      	ADC  R23,R25
000285 9508      	RET

                 __ANEGW1:
000286 95f1      	NEG  R31
000287 95e1      	NEG  R30
000288 40f0      	SBCI R31,0
000289 9508      	RET

                 __LSRD12:
00028a 23ee      	TST  R30
00028b 2e0e      	MOV  R0,R30
00028c 01fd      	MOVW R30,R26
00028d 01bc      	MOVW R22,R24
00028e f031      	BREQ __LSRD12R
                 __LSRD12L:
00028f 9576      	LSR  R23
000290 9567      	ROR  R22
000291 95f7      	ROR  R31
000292 95e7      	ROR  R30
000293 940a      	DEC  R0
000294 f7d1      	BRNE __LSRD12L
                 __LSRD12R:
000295 9508      	RET

                 __DIVW21U:
000296 2400      	CLR  R0
000297 2411      	CLR  R1
000298 e190      	LDI  R25,16
                 __DIVW21U1:
000299 0faa      	LSL  R26
00029a 1fbb      	ROL  R27
00029b 1c00      	ROL  R0
00029c 1c11      	ROL  R1
00029d 1a0e      	SUB  R0,R30
00029e 0a1f      	SBC  R1,R31
00029f f418      	BRCC __DIVW21U2
0002a0 0e0e      	ADD  R0,R30
0002a1 1e1f      	ADC  R1,R31
0002a2 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0002a3 60a1      	SBR  R26,1
                 __DIVW21U3:
0002a4 959a      	DEC  R25
0002a5 f799      	BRNE __DIVW21U1
0002a6 01fd      	MOVW R30,R26
0002a7 01d0      	MOVW R26,R0
0002a8 9508      	RET

                 __DIVD21U:
0002a9 933f      	PUSH R19
0002aa 934f      	PUSH R20
0002ab 935f      	PUSH R21
0002ac 2400      	CLR  R0
0002ad 2411      	CLR  R1
0002ae 2744      	CLR  R20
0002af 2755      	CLR  R21
0002b0 e230      	LDI  R19,32
                 __DIVD21U1:
0002b1 0faa      	LSL  R26
0002b2 1fbb      	ROL  R27
0002b3 1f88      	ROL  R24
0002b4 1f99      	ROL  R25
0002b5 1c00      	ROL  R0
0002b6 1c11      	ROL  R1
0002b7 1f44      	ROL  R20
0002b8 1f55      	ROL  R21
0002b9 1a0e      	SUB  R0,R30
0002ba 0a1f      	SBC  R1,R31
0002bb 0b46      	SBC  R20,R22
0002bc 0b57      	SBC  R21,R23
0002bd f428      	BRCC __DIVD21U2
0002be 0e0e      	ADD  R0,R30
0002bf 1e1f      	ADC  R1,R31
0002c0 1f46      	ADC  R20,R22
0002c1 1f57      	ADC  R21,R23
0002c2 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
0002c3 60a1      	SBR  R26,1
                 __DIVD21U3:
0002c4 953a      	DEC  R19
0002c5 f759      	BRNE __DIVD21U1
0002c6 01fd      	MOVW R30,R26
0002c7 01bc      	MOVW R22,R24
0002c8 01d0      	MOVW R26,R0
0002c9 01ca      	MOVW R24,R20
0002ca 915f      	POP  R21
0002cb 914f      	POP  R20
0002cc 913f      	POP  R19
0002cd 9508      	RET

                 __GETW1P:
0002ce 91ed      	LD   R30,X+
0002cf 91fc      	LD   R31,X
0002d0 9711      	SBIW R26,1
0002d1 9508      	RET

                 __GETW1PF:
0002d2 9005      	LPM  R0,Z+
0002d3 91f4      	LPM  R31,Z
0002d4 2de0      	MOV  R30,R0
0002d5 9508      	RET

                 __PUTPARD1:
0002d6 937a      	ST   -Y,R23
0002d7 936a      	ST   -Y,R22
0002d8 93fa      	ST   -Y,R31
0002d9 93ea      	ST   -Y,R30
0002da 9508      	RET

                 __BSTB1:
0002db 94e8      	CLT
0002dc 23ee      	TST  R30
0002dd f009      	BREQ PC+2
0002de 9468      	SET
0002df 9508      	RET

                 __SAVELOCR6:
0002e0 935a      	ST   -Y,R21
                 __SAVELOCR5:
0002e1 934a      	ST   -Y,R20
                 __SAVELOCR4:
0002e2 933a      	ST   -Y,R19
                 __SAVELOCR3:
0002e3 932a      	ST   -Y,R18
                 __SAVELOCR2:
0002e4 931a      	ST   -Y,R17
0002e5 930a      	ST   -Y,R16
0002e6 9508      	RET

                 __LOADLOCR6:
0002e7 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0002e8 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0002e9 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0002ea 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0002eb 8119      	LDD  R17,Y+1
0002ec 8108      	LD   R16,Y
0002ed 9508      	RET

                 __INITLOCB:
                 __INITLOCW:
0002ee 0fac      	ADD R26,R28
0002ef 1fbd      	ADC R27,R29
                 __INITLOC0:
0002f0 9005      	LPM  R0,Z+
0002f1 920d      	ST   X+,R0
0002f2 958a      	DEC  R24
0002f3 f7e1      	BRNE __INITLOC0
0002f4 9508      	RET

                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  26 r1 :   9 r2 :   7 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4
r16:  24 r17:  16 r18:  16 r19:  29 r20:  16 r21:  13 r22:  17 r23:  13
r24:  22 r25:   9 r26:  48 r27:  21 r28:  17 r29:   2 r30: 183 r31:  52
x  :  18 y  :  99 z  :  13
Registers used: 23 out of 35 (65.7%)

ATmega8 instruction use summary:
adc   :  10 add   :   6 adiw  :  17 and   :   0 andi  :   1 asr   :   0
bclr  :   0 bld   :   4 brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0
break :   0 breq  :  14 brge  :   1 brhc  :   0 brhs  :   0 brid  :   0
brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 brne  :  30 brpl  :   0
brsh  :   3 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0
bst   :   0 cbi   :   6 cbr   :   0 clc   :   0 clh   :   0 cli   :   1
cln   :   0 clr   :  16 cls   :   0 clt   :   3 clv   :   0 clz   :   0
com   :   0 cp    :   2 cpc   :   4 cpi   :  25 cpse  :   0 dec   :   6
eor   :   4 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0
in    :   7 inc   :   0 ld    :  15 ldd   :  51 ldi   :  99 lds   :   0
lpm   :  11 lsl   :   2 lsr   :   1 mov   :   9 movw  :  24 mul   :   0
muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   2 ori   :   4
out   :  28 pop   :   4 push  :   4 rcall :  70 ret   :  30 reti  :   0
rjmp  :  68 rol   :  10 ror   :   3 sbc   :   5 sbci  :   6 sbi   :   7
sbic  :   4 sbis  :   5 sbiw  :  18 sbr   :   2 sbrc  :   2 sbrs  :   4
sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0
set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  26
std   :  27 sts   :   0 sub   :   3 subi  :   9 swap  :   0 tst   :   2
wdr   :   1
Instructions used: 57 out of 109 (52.3%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0005ea   1452     62   1514    8192  18.5%
[.dseg] 0x000060 0x000167      0      7      7    1024   0.7%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
