Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Wed Jan 31 08:30:40 2018
| Host             : ux305 running 64-bit Debian GNU/Linux testing/unstable
| Command          : report_power -file iq_demod_only_wrapper_power_routed.rpt -pb iq_demod_only_wrapper_power_summary_routed.pb -rpx iq_demod_only_wrapper_power_routed.rpx
| Design           : iq_demod_only_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.111 |
| Dynamic (W)              | 1.975 |
| Device Static (W)        | 0.136 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 60.7  |
| Junction Temperature (C) | 49.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.054 |        8 |       --- |             --- |
| Slice Logic             |     0.012 |    27320 |       --- |             --- |
|   LUT as Logic          |     0.008 |     9224 |     17600 |           52.41 |
|   CARRY4                |     0.003 |     1580 |      4400 |           35.91 |
|   Register              |     0.001 |    15044 |     35200 |           42.74 |
|   F7/F8 Muxes           |    <0.001 |        5 |     17600 |            0.03 |
|   LUT as Shift Register |    <0.001 |      111 |      6000 |            1.85 |
|   Others                |     0.000 |      883 |       --- |             --- |
| Signals                 |     0.024 |    20965 |       --- |             --- |
| Block RAM               |     0.017 |      4.5 |        60 |            7.50 |
| PLL                     |     0.102 |        1 |         2 |           50.00 |
| DSPs                    |     0.082 |       58 |        80 |           72.50 |
| I/O                     |     0.159 |       35 |       100 |           35.00 |
| PS7                     |     1.525 |        1 |       --- |             --- |
| Static Power            |     0.136 |          |           |                 |
| Total                   |     2.111 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.204 |       0.196 |      0.009 |
| Vccaux    |       1.800 |     0.068 |       0.056 |      0.012 |
| Vcco33    |       3.300 |     0.047 |       0.046 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.722 |      0.036 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+--------------------------------------------------+-----------------+
| Clock        | Domain                                           | Constraint (ns) |
+--------------+--------------------------------------------------+-----------------+
| adc_clk      | adc_clk_p_i                                      |             8.0 |
| clk_fpga_0   | processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| dac_2clk_out | redpitaya_adc_dac_clk_0/inst/dac_2clk_out        |             4.0 |
| dac_2ph_out  | redpitaya_adc_dac_clk_0/inst/dac_2ph_out         |             4.0 |
| dac_clk_fb   | redpitaya_adc_dac_clk_0/inst/dac_clk_fb          |             8.0 |
| dac_clk_out  | redpitaya_adc_dac_clk_0/inst/dac_clk_out         |             8.0 |
+--------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| iq_demod_only_wrapper                          |     1.975 |
|   ad9767_0                                     |     0.004 |
|     inst                                       |     0.004 |
|   adc1_offset                                  |    <0.001 |
|     U0                                         |    <0.001 |
|       add_constHandComm                        |    <0.001 |
|       add_constLogic                           |    <0.001 |
|       wb_add_const_inst                        |    <0.001 |
|   cordicAtan_0                                 |     0.054 |
|     U0                                         |     0.053 |
|       cordic_comm_inst                         |    <0.001 |
|       cordic_top_inst                          |     0.053 |
|         generate_cordic[0].cordic_impl_inst    |     0.002 |
|         generate_cordic[10].cordic_impl_inst   |     0.002 |
|         generate_cordic[11].cordic_impl_inst   |     0.002 |
|         generate_cordic[12].cordic_impl_inst   |     0.002 |
|         generate_cordic[13].cordic_impl_inst   |     0.002 |
|         generate_cordic[14].cordic_impl_inst   |     0.002 |
|         generate_cordic[15].cordic_impl_inst   |     0.002 |
|         generate_cordic[16].cordic_impl_inst   |     0.002 |
|         generate_cordic[17].cordic_impl_inst   |     0.002 |
|         generate_cordic[18].cordic_impl_inst   |     0.002 |
|         generate_cordic[19].cordic_impl_inst   |     0.002 |
|         generate_cordic[1].cordic_impl_inst    |     0.001 |
|         generate_cordic[20].cordic_impl_inst   |     0.002 |
|         generate_cordic[21].cordic_impl_inst   |     0.002 |
|         generate_cordic[22].cordic_impl_inst   |     0.002 |
|         generate_cordic[23].cordic_impl_inst   |     0.002 |
|         generate_cordic[24].cordic_impl_inst   |     0.002 |
|         generate_cordic[25].cordic_impl_inst   |     0.002 |
|         generate_cordic[26].cordic_impl_inst   |     0.002 |
|         generate_cordic[27].cordic_impl_inst   |     0.002 |
|         generate_cordic[28].cordic_impl_inst   |     0.001 |
|         generate_cordic[29].cordic_impl_inst   |    <0.001 |
|         generate_cordic[2].cordic_impl_inst    |     0.001 |
|         generate_cordic[3].cordic_impl_inst    |     0.001 |
|         generate_cordic[4].cordic_impl_inst    |     0.001 |
|         generate_cordic[5].cordic_impl_inst    |     0.002 |
|         generate_cordic[6].cordic_impl_inst    |     0.002 |
|         generate_cordic[7].cordic_impl_inst    |     0.002 |
|         generate_cordic[8].cordic_impl_inst    |     0.002 |
|         generate_cordic[9].cordic_impl_inst    |     0.002 |
|       handle_comm                              |    <0.001 |
|   dds_ampl                                     |    <0.001 |
|     U0                                         |    <0.001 |
|       add_constHandComm                        |    <0.001 |
|       add_constLogic                           |    <0.001 |
|       wb_add_const_inst                        |    <0.001 |
|   dds_nco                                      |     0.006 |
|     U0                                         |     0.006 |
|       handle_comm                              |    <0.001 |
|       nco_inst1                                |     0.006 |
|         rom_12.rom12_inst                      |     0.005 |
|       wb_nco_inst                              |    <0.001 |
|   dds_offset                                   |    <0.001 |
|     U0                                         |    <0.001 |
|       add_constHandComm                        |    <0.001 |
|       add_constLogic                           |    <0.001 |
|       wb_add_const_inst                        |    <0.001 |
|   demod_mixer                                  |     0.004 |
|     U0                                         |     0.004 |
|   demod_nco                                    |     0.012 |
|     U0                                         |     0.012 |
|       handle_comm                              |    <0.001 |
|       nco_inst1                                |     0.012 |
|         rom_12.rom12_inst                      |     0.011 |
|       wb_nco_inst                              |    <0.001 |
|   fir16RealbitsOneInTwoMult_v1_0_0             |     0.104 |
|     U0                                         |     0.104 |
|       fir16bitsOneInTwoMult_v1_0_S00_AXI_inst  |    <0.001 |
|       fir_top_inst                             |     0.104 |
|         cpt_ram                                |    <0.001 |
|         generate_fir[0].fir_glob_inst          |     0.003 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.003 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[10].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[11].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.001 |
|           reset_delay                          |    <0.001 |
|         generate_fir[12].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[13].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[14].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[15].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[16].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[17].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[18].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[19].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[1].fir_glob_inst          |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[20].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[21].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[22].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[23].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[24].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[25].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[26].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[27].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[28].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[29].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[2].fir_glob_inst          |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[30].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[31].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[32].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[33].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[34].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[35].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[36].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[37].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[38].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[39].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[3].fir_glob_inst          |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[40].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[41].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[42].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[43].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[44].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[45].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[46].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[47].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[48].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[49].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[4].fir_glob_inst          |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[50].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[51].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[52].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[53].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[54].fir_glob_inst         |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[5].fir_glob_inst          |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[6].fir_glob_inst          |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[7].fir_glob_inst          |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[8].fir_glob_inst          |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         generate_fir[9].fir_glob_inst          |     0.002 |
|           coeff_reg_delay                      |    <0.001 |
|           fir_proc_inst                        |     0.002 |
|             multiplier_i                       |     0.002 |
|           reset_delay                          |    <0.001 |
|         ram1                                   |     0.001 |
|           BRAM_TDP_MACRO_inst                  |     0.001 |
|       handle_comm                              |    <0.001 |
|   ltc2145_0                                    |    <0.001 |
|     U0                                         |    <0.001 |
|       ltc2145_capture_inst                     |    <0.001 |
|   proc_sys_reset_0                             |    <0.001 |
|     U0                                         |    <0.001 |
|       EXT_LPF                                  |    <0.001 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|       SEQ                                      |    <0.001 |
|         SEQ_COUNTER                            |    <0.001 |
|   processing_system7_0                         |     1.526 |
|     inst                                       |     1.526 |
|   ps7_0_axi_periph                             |     0.002 |
|     s00_couplers                               |     0.002 |
|       auto_pc                                  |     0.002 |
|         inst                                   |     0.002 |
|           gen_axilite.gen_b2s_conv.axilite_b2s |     0.002 |
|             RD.ar_channel_0                    |    <0.001 |
|               ar_cmd_fsm_0                     |    <0.001 |
|               cmd_translator_0                 |    <0.001 |
|                 incr_cmd_0                     |    <0.001 |
|                 wrap_cmd_0                     |    <0.001 |
|             RD.r_channel_0                     |    <0.001 |
|               rd_data_fifo_0                   |    <0.001 |
|               transaction_fifo_0               |    <0.001 |
|             SI_REG                             |    <0.001 |
|               ar_pipe                          |    <0.001 |
|               aw_pipe                          |    <0.001 |
|               b_pipe                           |    <0.001 |
|               r_pipe                           |    <0.001 |
|             WR.aw_channel_0                    |    <0.001 |
|               aw_cmd_fsm_0                     |    <0.001 |
|               cmd_translator_0                 |    <0.001 |
|                 incr_cmd_0                     |    <0.001 |
|                 wrap_cmd_0                     |    <0.001 |
|             WR.b_channel_0                     |    <0.001 |
|               bid_fifo_0                       |    <0.001 |
|               bresp_fifo_0                     |    <0.001 |
|     xbar                                       |    <0.001 |
|       inst                                     |    <0.001 |
|         gen_sasd.crossbar_sasd_0               |    <0.001 |
|           addr_arbiter_inst                    |    <0.001 |
|           gen_decerr.decerr_slave_inst         |    <0.001 |
|           reg_slice_r                          |    <0.001 |
|           splitter_ar                          |    <0.001 |
|           splitter_aw                          |    <0.001 |
|   redpitaya_adc_dac_clk_0                      |     0.104 |
|     inst                                       |     0.104 |
|   twoInMult_0                                  |     0.001 |
|     U0                                         |     0.001 |
|   xlconstant_0                                 |     0.000 |
|   xlslice_0                                    |     0.000 |
|   xlslice_1                                    |     0.000 |
+------------------------------------------------+-----------+


