// Seed: 876449554
module module_0 #(
    parameter id_4 = 32'd18
) (
    input  tri0 id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  parameter id_4 = 1;
  logic [7:0] id_5;
  assign id_5[-1] = -1 & id_1;
  wor [id_4 : -1 'b0] id_6 = 1'b0;
  assign id_6 = id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output wor id_2,
    input wand id_3,
    output supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply1 id_12
);
  id_14 :
  assert property (@(posedge id_6) id_10 - id_3)
  else $clog2(79);
  ;
  wire  id_15;
  logic id_16 = -id_7;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
