TOOL:	xrun	19.09-s003: Started on Nov 01, 2020 at 23:05:41 CET
xrun
	-f dut.f
		mtm_Alu.vp
	-f tb.f
		mtm_Alu_tb.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	-xmlibdirname INCA_libs_gui
	+access+r
	+gui
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
	-covtest lab01
	-l xrun_gui.log
	-s
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
Recompiling... reason: file './mtm_Alu_tb.sv' is newer than expected.
	expected: Sun Nov  1 22:48:54 2020
	actual:   Sun Nov  1 23:05:17 2020
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xmvlog: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
file: mtm_Alu_tb.sv
			assign op_set = op_set_bit;
			                         |
xmvlog: *W,ENUMERR (mtm_Alu_tb.sv,150|28): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	module worklib.mtm_Alu_tb:sv
		errors: 0, warnings: 1
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xmelab: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mtm_Alu_tb

	Extracting FSMs for coverage:
		worklib.mtm_Alu
		worklib.mtm_Alu_tb
	Total FSMs extracted = 0
	Building instance overlay tables: ....
			assign op_set = op_set_bit;
			                         |
xmelab: *W,ENUMERR (./mtm_Alu_tb.sv,150|28): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
................ Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
INCLUDE $PDK_DIR/cds/cds.lib
|
xmvlog_cg: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
		worklib.mtm_Alu_tb:sv <0x49605516>
			streams:  29, words: 56334
	bit [31:0] B_queue[$];
	                 |
xmelab: *W,COVUTA (./mtm_Alu_tb.sv,28|18): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory and reference ports. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
			ignore_bins null_ops = {rst_n};
			                            |
xmelab: *W,CUVBVE (./mtm_Alu_tb.sv,76|31): Bin value type mismatch with coverpoint type.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:             141     141
		Scalar wires:            7       -
		Vectored wires:          2       -
		Always blocks:          12      12
		Initial blocks:          6       6
		Pseudo assignments:      2       2
		Covergroup Instances:    0       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.mtm_Alu_tb:sv
INCLUDE $PDK_DIR/cds/cds.lib
|
xmsim: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
xcelium> 
xcelium> source /cad/XCELIUM1909/tools/xcelium/files/xmsimrc
xcelium> 
-------------------------------------
Relinquished control to SimVision...
# Restoring simulation environment...
xcelium> input -quiet .reinvoke.sim
xcelium> file delete .reinvoke.sim
xcelium> run
PASSED: B: c0895e81  A: b1f05663  op: 1  err_flags: 0  C: f1f95ee3  flags: 1
EXPECTED: err_flags: 0  C: f1f95ee3  flags: 1 

PASSED: B: 89375212  A: 6d7cd0d  op: 100  err_flags: 0  C: 900f1f1f  flags: 1
EXPECTED: err_flags: 0  C: 900f1f1f  flags: 1 

PASSED: B: 462df78c  A: e33724c6  op: 100  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: bbd27277  A: 47ecdb8f  op: 100  err_flags: 0  C: 3bf4e06  flags: 1000
EXPECTED: err_flags: 0  C: 3bf4e06  flags: 1000 

PASSED: B: 0  A: 2e58495c  op: 1  err_flags: 0  C: 2e58495c  flags: 0
EXPECTED: err_flags: 0  C: 2e58495c  flags: 0 

PASSED: B: b1ef6263  A: c03b2280  op: 0  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

FAILED: B: cb203e96  A: 86bc380d  op: 101  err_flags: 0  C: 44640689  flags: 0
EXPECTED: err_flags: 0  C: 44640689  flags: 100 

FAILED: B: 81174a02  A: effe91d  op: 101  err_flags: 0  C: 721760e5  flags: 100
EXPECTED: err_flags: 0  C: 721760e5  flags: 0 

PASSED: B: e5730aca  A: 7968bdf2  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: 0  A: 0  op: 1  err_flags: 0  C: 0  flags: 10
EXPECTED: err_flags: 0  C: 0  flags: 10 

PASSED: B: 634bf9c6  A: de7502bc  op: 100  err_flags: 0  C: 41c0fc82  flags: 1000
EXPECTED: err_flags: 0  C: 41c0fc82  flags: 1000 

PASSED: B: 42f24185  A: ffffffff  op: 111  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: aaa4b15  A: 6c9c4bd9  op: 100  err_flags: 0  C: 774696ee  flags: 0
EXPECTED: err_flags: 0  C: 774696ee  flags: 0 

PASSED: B: ffffffff  A: ffffffff  op: 0  err_flags: 0  C: ffffffff  flags: 1
EXPECTED: err_flags: 0  C: ffffffff  flags: 1 

PASSED: B: ffffffff  A: adcbc05b  op: 0  err_flags: 0  C: adcbc05b  flags: 1
EXPECTED: err_flags: 0  C: adcbc05b  flags: 1 

PASSED: B: 0  A: ffffffff  op: 1  err_flags: 0  C: ffffffff  flags: 1
EXPECTED: err_flags: 0  C: ffffffff  flags: 1 

PASSED: B: e12ccec2  A: 0  op: 101  err_flags: 0  C: e12ccec2  flags: 1
EXPECTED: err_flags: 0  C: e12ccec2  flags: 1 

PASSED: B: bf05007e  A: 1cd9e739  op: 101  err_flags: 0  C: a22b1945  flags: 1
EXPECTED: err_flags: 0  C: a22b1945  flags: 1 

PASSED: B: bc148878  A: 248b4b49  op: 100  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: 0  A: c71a0c8e  op: 0  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

FAILED: B: 39961773  A: 9799a82f  op: 101  err_flags: 0  C: a1fc6f44  flags: 1101
EXPECTED: err_flags: 0  C: a1fc6f44  flags: 1001 

PASSED: B: 7bf8fdf7  A: f3091ae6  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: ed536cda  A: da8ae2b5  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: e8740cd0  A: 55f6adab  op: 100  err_flags: 0  C: 3e6aba7b  flags: 1000
EXPECTED: err_flags: 0  C: 3e6aba7b  flags: 1000 

PASSED: B: fedf72fd  A: 2b0eed56  op: 100  err_flags: 0  C: 29ee6053  flags: 1000
EXPECTED: err_flags: 0  C: 29ee6053  flags: 1000 

PASSED: B: 5b6fb9b6  A: 0  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

FAILED: B: 49c65d93  A: acb7ca59  op: 101  err_flags: 0  C: 9d0e933a  flags: 1101
EXPECTED: err_flags: 0  C: 9d0e933a  flags: 1001 

PASSED: B: b6a4266d  A: 653b49ca  op: 100  err_flags: 0  C: 1bdf7037  flags: 1000
EXPECTED: err_flags: 0  C: 1bdf7037  flags: 1000 

PASSED: B: 2749b04  A: ffffffff  op: 1  err_flags: 0  C: ffffffff  flags: 1
EXPECTED: err_flags: 0  C: ffffffff  flags: 1 

PASSED: B: 0  A: 0  op: 1  err_flags: 0  C: 0  flags: 10
EXPECTED: err_flags: 0  C: 0  flags: 10 

PASSED: B: 8477e408  A: fea7a6fd  op: 1  err_flags: 0  C: fef7e6fd  flags: 1
EXPECTED: err_flags: 0  C: fef7e6fd  flags: 1 

PASSED: B: ed3408da  A: 334ea766  op: 0  err_flags: 0  C: 21040042  flags: 0
EXPECTED: err_flags: 0  C: 21040042  flags: 0 

PASSED: B: 2f3ab35e  A: 6a8e05d5  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: ffffffff  A: 603921c0  op: 100  err_flags: 0  C: 603921bf  flags: 1000
EXPECTED: err_flags: 0  C: 603921bf  flags: 1000 

PASSED: B: 6e5f0fdc  A: 3c03ff78  op: 100  err_flags: 0  C: aa630f54  flags: 101
EXPECTED: err_flags: 0  C: aa630f54  flags: 101 

PASSED: B: ffffffff  A: fd28e4fa  op: 1  err_flags: 0  C: ffffffff  flags: 1
EXPECTED: err_flags: 0  C: ffffffff  flags: 1 

PASSED: B: 43779186  A: 0  op: 1  err_flags: 0  C: 43779186  flags: 0
EXPECTED: err_flags: 0  C: 43779186  flags: 0 

FAILED: B: 60b175c1  A: cc01b498  op: 101  err_flags: 0  C: 94afc129  flags: 1101
EXPECTED: err_flags: 0  C: 94afc129  flags: 1001 

PASSED: B: c550168a  A: d44b80a8  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: f33466e6  A: ffffffff  op: 111  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: 4f75ff9e  A: 0  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: 9ff4113  A: e3b7aec7  op: 100  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

FAILED: B: 5c8295b9  A: da269ab4  op: 101  err_flags: 0  C: 825bfb05  flags: 1101
EXPECTED: err_flags: 0  C: 825bfb05  flags: 1001 

PASSED: B: f92794f2  A: dece5ebd  op: 0  err_flags: 0  C: d80614b0  flags: 1
EXPECTED: err_flags: 0  C: d80614b0  flags: 1 

PASSED: B: 54a879a9  A: 4765a98e  op: 101  err_flags: 0  C: d42d01b  flags: 0
EXPECTED: err_flags: 0  C: d42d01b  flags: 0 

PASSED: B: ffffffff  A: 1b60e536  op: 1  err_flags: 0  C: ffffffff  flags: 1
EXPECTED: err_flags: 0  C: ffffffff  flags: 1 

PASSED: B: 4465e788  A: 4df3819b  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: 25b75f4b  A: 8f1cf61e  op: 1  err_flags: 0  C: afbfff5f  flags: 1
EXPECTED: err_flags: 0  C: afbfff5f  flags: 1 

PASSED: B: 0  A: c3761c86  op: 1  err_flags: 0  C: c3761c86  flags: 1
EXPECTED: err_flags: 0  C: c3761c86  flags: 1 

PASSED: B: 0  A: ab196256  op: 101  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: 39ac0373  A: 0  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: f287b6e5  A: 15890f2b  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: ffffffff  A: 8f8c6e1f  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: a6e9314  A: cb227096  op: 1  err_flags: 0  C: cb6ef396  flags: 1
EXPECTED: err_flags: 0  C: cb6ef396  flags: 1 

FAILED: B: 158b2b2b  A: 56b403ad  op: 101  err_flags: 0  C: bed7277e  flags: 1001
EXPECTED: err_flags: 0  C: bed7277e  flags: 1101 

PASSED: B: ffffffff  A: ffffffff  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: 64ba0fc9  A: d0bc5ea1  op: 10  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: 41a10583  A: b9461472  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: ffffffff  A: 782321f0  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: 0  A: e2bf1ac5  op: 0  err_flags: 0  C: 0  flags: 10
EXPECTED: err_flags: 0  C: 0  flags: 10 

PASSED: B: d86a6ab0  A: 1521932a  op: 100  err_flags: 0  C: ed8bfdda  flags: 1
EXPECTED: err_flags: 0  C: ed8bfdda  flags: 1 

PASSED: B: be29d17  A: 64b5e3c9  op: 100  err_flags: 0  C: 709880e0  flags: 0
EXPECTED: err_flags: 0  C: 709880e0  flags: 0 

PASSED: B: c69da28d  A: 3d62707  op: 0  err_flags: 0  C: 2942205  flags: 0
EXPECTED: err_flags: 0  C: 2942205  flags: 0 

PASSED: B: 9de17c3b  A: fbdfc2f7  op: 100  err_flags: 0  C: 99c13f32  flags: 1001
EXPECTED: err_flags: 0  C: 99c13f32  flags: 1001 

PASSED: B: 902a3a20  A: 0  op: 100  err_flags: 0  C: 902a3a20  flags: 1
EXPECTED: err_flags: 0  C: 902a3a20  flags: 1 

PASSED: B: 86dcf00d  A: bccc4279  op: 100  err_flags: 0  C: 43a93286  flags: 1100
EXPECTED: err_flags: 0  C: 43a93286  flags: 1100 

PASSED: B: 47e2738f  A: 71c129e3  op: 1  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: ca9cbc95  A: 0  op: 0  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: 0  A: a95fc452  op: 0  err_flags: 0  C: 0  flags: 10
EXPECTED: err_flags: 0  C: 0  flags: 10 

PASSED: B: 48487d90  A: ffffffff  op: 100  err_flags: 0  C: 48487d8f  flags: 1000
EXPECTED: err_flags: 0  C: 48487d8f  flags: 1000 

PASSED: B: 3e6f0f7c  A: 0  op: 100  err_flags: 0  C: 3e6f0f7c  flags: 0
EXPECTED: err_flags: 0  C: 3e6f0f7c  flags: 0 

PASSED: B: 92831e25  A: d10504a2  op: 1  err_flags: 0  C: d3871ea7  flags: 1
EXPECTED: err_flags: 0  C: d3871ea7  flags: 1 

PASSED: B: 25f2034b  A: 23907547  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: 6851e5d0  A: 467c458c  op: 0  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: 746affe8  A: 39e48173  op: 0  err_flags: 0  C: 30608160  flags: 0
EXPECTED: err_flags: 0  C: 30608160  flags: 0 

PASSED: B: 64e165c9  A: ef8372df  op: 0  err_flags: 0  C: 648160c9  flags: 0
EXPECTED: err_flags: 0  C: 648160c9  flags: 0 

PASSED: B: 583125b0  A: 24d2bf49  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: 49b16f93  A: 954b822a  op: 0  err_flags: 0  C: 1010202  flags: 0
EXPECTED: err_flags: 0  C: 1010202  flags: 0 

PASSED: B: 4226a984  A: 1c8d7f39  op: 11  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: e82b96d0  A: 4bf52997  op: 101  err_flags: 0  C: 9c366d39  flags: 1
EXPECTED: err_flags: 0  C: 9c366d39  flags: 1 

PASSED: B: 80797c00  A: ffffffff  op: 1  err_flags: 0  C: ffffffff  flags: 1
EXPECTED: err_flags: 0  C: ffffffff  flags: 1 

PASSED: B: 62fd49c5  A: ffffffff  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: 3b83cd77  A: ec3758d8  op: 101  err_flags: 0  C: 4f4c749f  flags: 1000
EXPECTED: err_flags: 0  C: 4f4c749f  flags: 1000 

PASSED: B: 0  A: ffffffff  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: ffffffff  A: 6a15f5d4  op: 101  err_flags: 0  C: 95ea0a2b  flags: 1
EXPECTED: err_flags: 0  C: 95ea0a2b  flags: 1 

PASSED: B: 45e28b8b  A: 6d808bdb  op: 101  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: 9827fa30  A: ffffffff  op: 100  err_flags: 0  C: 9827fa2f  flags: 1001
EXPECTED: err_flags: 0  C: 9827fa2f  flags: 1001 

PASSED: B: 7c41aff8  A: f78576ef  op: 1  err_flags: 0  C: ffc5ffff  flags: 1
EXPECTED: err_flags: 0  C: ffc5ffff  flags: 1 

PASSED: B: 304e4d60  A: 9420ea28  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: bbbc5277  A: 40aaf581  op: 10  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

PASSED: B: 0  A: 79fc30f  op: 1  err_flags: 0  C: 79fc30f  flags: 0
EXPECTED: err_flags: 0  C: 79fc30f  flags: 0 

FAILED: B: f161dce2  A: d4b5e6a9  op: 101  err_flags: 0  C: 1cabf639  flags: 0
EXPECTED: err_flags: 0  C: 1cabf639  flags: 100 

PASSED: B: ffffffff  A: 5cd20db9  op: 101  err_flags: 0  C: a32df246  flags: 1
EXPECTED: err_flags: 0  C: a32df246  flags: 1 

PASSED: B: 28c62751  A: ffffffff  op: 111  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: 317c0762  A: 1513dd2a  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

FAILED: B: 76de6bed  A: a0aecc41  op: 101  err_flags: 0  C: d62f9fac  flags: 1101
EXPECTED: err_flags: 0  C: d62f9fac  flags: 1001 

PASSED: B: 38139f70  A: d14820a2  op: 10  err_flags: 100  C: 0  flags: 0
EXPECTED: err_flags: 100  C: 0  flags: 0 

PASSED: B: a86c5e50  A: 929d5825  op: 0  err_flags: 0  C: 800c5800  flags: 1
EXPECTED: err_flags: 0  C: 800c5800  flags: 1 

FAILED: B: 11cc9b23  A: 644605c8  op: 101  err_flags: 0  C: ad86955b  flags: 1001
EXPECTED: err_flags: 0  C: ad86955b  flags: 1101 

PASSED: B: 671030c  A: 6a1a61d4  op: 0  err_flags: 10  C: 0  flags: 0
EXPECTED: err_flags: 10  C: 0  flags: 0 

Simulation complete via $finish(1) at time 101070 NS + 0
./mtm_Alu_tb.sv:395 		#30 $finish;
xcelium> ^C
xcelium> exit
See ./cov_work/scope/lab01/icc.com file for message(s) on coverage constant object marking

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  mtm_Alu_tb(mtm_Alu_tb)
  scope    :  scope
  testname :  lab01

coverage files:
  model(design data) :  ./cov_work/scope/icc_268c4f31_41ad5696.ucm
  data               :  ./cov_work/scope/lab01/icc_268c4f31_41ad5696.ucd
TOOL:	xrun	19.09-s003: Exiting on Nov 01, 2020 at 23:06:07 CET  (total: 00:00:26)
