{"sha": "a25a8058d58eb9a6d3863c01a4f005a1e0204d32", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTI1YTgwNThkNThlYjlhNmQzODYzYzAxYTRmMDA1YTFlMDIwNGQzMg==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2016-05-23T09:16:12Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2016-05-23T09:16:12Z"}, "message": "[ARM, AArch64] Add missing tests for vreinterpret, operating of fp16 type.\n\n2016-05-23  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\t* gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c: Add fp16 tests.\n\t* gcc.target/aarch64/advsimd-intrinsics/vreinterpret_p128.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vreinterpret_p64.c: Likewise.\n\nFrom-SVN: r236580", "tree": {"sha": "18a3daad01e0ba802c6070ee4e7b83fbaf7262ae", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/18a3daad01e0ba802c6070ee4e7b83fbaf7262ae"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a25a8058d58eb9a6d3863c01a4f005a1e0204d32", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a25a8058d58eb9a6d3863c01a4f005a1e0204d32", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a25a8058d58eb9a6d3863c01a4f005a1e0204d32", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a25a8058d58eb9a6d3863c01a4f005a1e0204d32/comments", "author": null, "committer": null, "parents": [{"sha": "0dcfe9ab48b775629e5a8f5894a017e2bacc1c58", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0dcfe9ab48b775629e5a8f5894a017e2bacc1c58", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0dcfe9ab48b775629e5a8f5894a017e2bacc1c58"}], "stats": {"total": 185, "additions": 184, "deletions": 1}, "files": [{"sha": "64b691dd0e45397f528d61078f1de81492b7ebdd", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a25a8058d58eb9a6d3863c01a4f005a1e0204d32/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a25a8058d58eb9a6d3863c01a4f005a1e0204d32/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=a25a8058d58eb9a6d3863c01a4f005a1e0204d32", "patch": "@@ -1,3 +1,9 @@\n+2016-05-23  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\t* gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c: Add fp16 tests.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vreinterpret_p128.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vreinterpret_p64.c: Likewise.\n+\n 2016-05-23  Christophe Lyon  <christophe.lyon@linaro.org>\n \n \t* gcc.target/aarch64/advsimd-intrinsics/arm-neon-ref.h (result):"}, {"sha": "0de2ab37b2000b244694cef7741d27865e0db9e1", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c", "status": "modified", "additions": 155, "deletions": 1, "changes": 156, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a25a8058d58eb9a6d3863c01a4f005a1e0204d32/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a25a8058d58eb9a6d3863c01a4f005a1e0204d32/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret.c?ref=a25a8058d58eb9a6d3863c01a4f005a1e0204d32", "patch": "@@ -21,6 +21,8 @@ VECT_VAR_DECL(expected_s8_8,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t    0xf4, 0xf5, 0xf6, 0xf7 };\n VECT_VAR_DECL(expected_s8_9,int,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n \t\t\t\t\t    0xf2, 0xff, 0xf3, 0xff };\n+VECT_VAR_DECL(expected_s8_10,int,8,8) [] = { 0x00, 0xcc, 0x80, 0xcb,\n+\t\t\t\t\t     0x00, 0xcb, 0x80, 0xca };\n \n /* Expected results for vreinterpret_s16_xx.  */\n VECT_VAR_DECL(expected_s16_1,int,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n@@ -32,6 +34,7 @@ VECT_VAR_DECL(expected_s16_6,int,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n VECT_VAR_DECL(expected_s16_7,int,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n VECT_VAR_DECL(expected_s16_8,int,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n VECT_VAR_DECL(expected_s16_9,int,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_s16_10,int,16,4) [] = { 0xcc00, 0xcb80, 0xcb00, 0xca80 };\n \n /* Expected results for vreinterpret_s32_xx.  */\n VECT_VAR_DECL(expected_s32_1,int,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n@@ -43,6 +46,7 @@ VECT_VAR_DECL(expected_s32_6,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n VECT_VAR_DECL(expected_s32_7,int,32,2) [] = { 0xfffffff0, 0xffffffff };\n VECT_VAR_DECL(expected_s32_8,int,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n VECT_VAR_DECL(expected_s32_9,int,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+VECT_VAR_DECL(expected_s32_10,int,32,2) [] = { 0xcb80cc00, 0xca80cb00 };\n \n /* Expected results for vreinterpret_s64_xx.  */\n VECT_VAR_DECL(expected_s64_1,int,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n@@ -54,6 +58,7 @@ VECT_VAR_DECL(expected_s64_6,int,64,1) [] = { 0xfffffff1fffffff0 };\n VECT_VAR_DECL(expected_s64_7,int,64,1) [] = { 0xfffffffffffffff0 };\n VECT_VAR_DECL(expected_s64_8,int,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n VECT_VAR_DECL(expected_s64_9,int,64,1) [] = { 0xfff3fff2fff1fff0 };\n+VECT_VAR_DECL(expected_s64_10,int,64,1) [] = { 0xca80cb00cb80cc00 };\n \n /* Expected results for vreinterpret_u8_xx.  */\n VECT_VAR_DECL(expected_u8_1,uint,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n@@ -74,6 +79,8 @@ VECT_VAR_DECL(expected_u8_8,uint,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t     0xf4, 0xf5, 0xf6, 0xf7 };\n VECT_VAR_DECL(expected_u8_9,uint,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n \t\t\t\t\t     0xf2, 0xff, 0xf3, 0xff };\n+VECT_VAR_DECL(expected_u8_10,uint,8,8) [] = { 0x00, 0xcc, 0x80, 0xcb,\n+\t\t\t\t\t      0x00, 0xcb, 0x80, 0xca };\n \n /* Expected results for vreinterpret_u16_xx.  */\n VECT_VAR_DECL(expected_u16_1,uint,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n@@ -85,6 +92,7 @@ VECT_VAR_DECL(expected_u16_6,uint,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n VECT_VAR_DECL(expected_u16_7,uint,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n VECT_VAR_DECL(expected_u16_8,uint,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n VECT_VAR_DECL(expected_u16_9,uint,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_u16_10,uint,16,4) [] = { 0xcc00, 0xcb80, 0xcb00, 0xca80 };\n \n /* Expected results for vreinterpret_u32_xx.  */\n VECT_VAR_DECL(expected_u32_1,uint,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n@@ -96,6 +104,7 @@ VECT_VAR_DECL(expected_u32_6,uint,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n VECT_VAR_DECL(expected_u32_7,uint,32,2) [] = { 0xfffffff0, 0xffffffff };\n VECT_VAR_DECL(expected_u32_8,uint,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n VECT_VAR_DECL(expected_u32_9,uint,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+VECT_VAR_DECL(expected_u32_10,uint,32,2) [] = { 0xcb80cc00, 0xca80cb00 };\n \n /* Expected results for vreinterpret_u64_xx.  */\n VECT_VAR_DECL(expected_u64_1,uint,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n@@ -107,6 +116,7 @@ VECT_VAR_DECL(expected_u64_6,uint,64,1) [] = { 0xfff3fff2fff1fff0 };\n VECT_VAR_DECL(expected_u64_7,uint,64,1) [] = { 0xfffffff1fffffff0 };\n VECT_VAR_DECL(expected_u64_8,uint,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n VECT_VAR_DECL(expected_u64_9,uint,64,1) [] = { 0xfff3fff2fff1fff0 };\n+VECT_VAR_DECL(expected_u64_10,uint,64,1) [] = { 0xca80cb00cb80cc00 };\n \n /* Expected results for vreinterpret_p8_xx.  */\n VECT_VAR_DECL(expected_p8_1,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n@@ -127,6 +137,8 @@ VECT_VAR_DECL(expected_p8_8,poly,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n \t\t\t\t\t     0xff, 0xff, 0xff, 0xff };\n VECT_VAR_DECL(expected_p8_9,poly,8,8) [] = { 0xf0, 0xff, 0xf1, 0xff,\n \t\t\t\t\t     0xf2, 0xff, 0xf3, 0xff };\n+VECT_VAR_DECL(expected_p8_10,poly,8,8) [] = { 0x00, 0xcc, 0x80, 0xcb,\n+\t\t\t\t\t      0x00, 0xcb, 0x80, 0xca };\n \n /* Expected results for vreinterpret_p16_xx.  */\n VECT_VAR_DECL(expected_p16_1,poly,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n@@ -138,6 +150,7 @@ VECT_VAR_DECL(expected_p16_6,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_p16_7,poly,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n VECT_VAR_DECL(expected_p16_8,poly,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n VECT_VAR_DECL(expected_p16_9,poly,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_p16_10,poly,16,4) [] = { 0xcc00, 0xcb80, 0xcb00, 0xca80 };\n \n /* Expected results for vreinterpretq_s8_xx.  */\n VECT_VAR_DECL(expected_q_s8_1,int,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n@@ -176,6 +189,10 @@ VECT_VAR_DECL(expected_q_s8_9,int,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n \t\t\t\t\t       0xf2, 0xff, 0xf3, 0xff,\n \t\t\t\t\t       0xf4, 0xff, 0xf5, 0xff,\n \t\t\t\t\t       0xf6, 0xff, 0xf7, 0xff };\n+VECT_VAR_DECL(expected_q_s8_10,int,8,16) [] = { 0x00, 0xcc, 0x80, 0xcb,\n+\t\t\t\t\t\t0x00, 0xcb, 0x80, 0xca,\n+\t\t\t\t\t\t0x00, 0xca, 0x80, 0xc9,\n+\t\t\t\t\t\t0x00, 0xc9, 0x80, 0xc8 };\n \n /* Expected results for vreinterpretq_s16_xx.  */\n VECT_VAR_DECL(expected_q_s16_1,int,16,8) [] = { 0xf1f0, 0xf3f2,\n@@ -214,6 +231,10 @@ VECT_VAR_DECL(expected_q_s16_9,int,16,8) [] = { 0xfff0, 0xfff1,\n \t\t\t\t\t\t0xfff2, 0xfff3,\n \t\t\t\t\t\t0xfff4, 0xfff5,\n \t\t\t\t\t\t0xfff6, 0xfff7 };\n+VECT_VAR_DECL(expected_q_s16_10,int,16,8) [] = { 0xcc00, 0xcb80,\n+\t\t\t\t\t\t 0xcb00, 0xca80,\n+\t\t\t\t\t\t 0xca00, 0xc980,\n+\t\t\t\t\t\t 0xc900, 0xc880 };\n \n /* Expected results for vreinterpretq_s32_xx.  */\n VECT_VAR_DECL(expected_q_s32_1,int,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n@@ -234,6 +255,8 @@ VECT_VAR_DECL(expected_q_s32_8,int,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n \t\t\t\t\t\t0xfbfaf9f8, 0xfffefdfc };\n VECT_VAR_DECL(expected_q_s32_9,int,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n \t\t\t\t\t\t0xfff5fff4, 0xfff7fff6 };\n+VECT_VAR_DECL(expected_q_s32_10,int,32,4) [] = { 0xcb80cc00, 0xca80cb00,\n+\t\t\t\t\t\t 0xc980ca00, 0xc880c900 };\n \n /* Expected results for vreinterpretq_s64_xx.  */\n VECT_VAR_DECL(expected_q_s64_1,int,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n@@ -254,6 +277,8 @@ VECT_VAR_DECL(expected_q_s64_8,int,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n \t\t\t\t\t\t0xfffefdfcfbfaf9f8 };\n VECT_VAR_DECL(expected_q_s64_9,int,64,2) [] = { 0xfff3fff2fff1fff0,\n \t\t\t\t\t\t0xfff7fff6fff5fff4 };\n+VECT_VAR_DECL(expected_q_s64_10,int,64,2) [] = { 0xca80cb00cb80cc00,\n+\t\t\t\t\t\t 0xc880c900c980ca00 };\n \n /* Expected results for vreinterpretq_u8_xx.  */\n VECT_VAR_DECL(expected_q_u8_1,uint,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n@@ -292,6 +317,10 @@ VECT_VAR_DECL(expected_q_u8_9,uint,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n \t\t\t\t\t\t0xf2, 0xff, 0xf3, 0xff,\n \t\t\t\t\t\t0xf4, 0xff, 0xf5, 0xff,\n \t\t\t\t\t\t0xf6, 0xff, 0xf7, 0xff };\n+VECT_VAR_DECL(expected_q_u8_10,uint,8,16) [] = { 0x00, 0xcc, 0x80, 0xcb,\n+\t\t\t\t\t\t 0x00, 0xcb, 0x80, 0xca,\n+\t\t\t\t\t\t 0x00, 0xca, 0x80, 0xc9,\n+\t\t\t\t\t\t 0x00, 0xc9, 0x80, 0xc8 };\n \n /* Expected results for vreinterpretq_u16_xx.  */\n VECT_VAR_DECL(expected_q_u16_1,uint,16,8) [] = { 0xf1f0, 0xf3f2,\n@@ -330,6 +359,10 @@ VECT_VAR_DECL(expected_q_u16_9,uint,16,8) [] = { 0xfff0, 0xfff1,\n \t\t\t\t\t\t 0xfff2, 0xfff3,\n \t\t\t\t\t\t 0xfff4, 0xfff5,\n \t\t\t\t\t\t 0xfff6, 0xfff7 };\n+VECT_VAR_DECL(expected_q_u16_10,uint,16,8) [] = { 0xcc00, 0xcb80,\n+\t\t\t\t\t\t  0xcb00, 0xca80,\n+\t\t\t\t\t\t  0xca00, 0xc980,\n+\t\t\t\t\t\t  0xc900, 0xc880 };\n \n /* Expected results for vreinterpretq_u32_xx.  */\n VECT_VAR_DECL(expected_q_u32_1,uint,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n@@ -350,6 +383,8 @@ VECT_VAR_DECL(expected_q_u32_8,uint,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n \t\t\t\t\t\t 0xfbfaf9f8, 0xfffefdfc };\n VECT_VAR_DECL(expected_q_u32_9,uint,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n \t\t\t\t\t\t 0xfff5fff4, 0xfff7fff6 };\n+VECT_VAR_DECL(expected_q_u32_10,uint,32,4) [] = { 0xcb80cc00, 0xca80cb00,\n+\t\t\t\t\t\t  0xc980ca00, 0xc880c900 };\n \n /* Expected results for vreinterpretq_u64_xx.  */\n VECT_VAR_DECL(expected_q_u64_1,uint,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n@@ -370,7 +405,8 @@ VECT_VAR_DECL(expected_q_u64_8,uint,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n \t\t\t\t\t\t0xfffefdfcfbfaf9f8 };\n VECT_VAR_DECL(expected_q_u64_9,uint,64,2) [] = { 0xfff3fff2fff1fff0,\n \t\t\t\t\t\t 0xfff7fff6fff5fff4 };\n-\n+VECT_VAR_DECL(expected_q_u64_10,uint,64,2) [] = { 0xca80cb00cb80cc00,\n+\t\t\t\t\t\t  0xc880c900c980ca00 };\n \n /* Expected results for vreinterpretq_p8_xx.  */\n VECT_VAR_DECL(expected_q_p8_1,poly,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n@@ -409,6 +445,10 @@ VECT_VAR_DECL(expected_q_p8_9,poly,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n \t\t\t\t\t\t0xf2, 0xff, 0xf3, 0xff,\n \t\t\t\t\t\t0xf4, 0xff, 0xf5, 0xff,\n \t\t\t\t\t\t0xf6, 0xff, 0xf7, 0xff };\n+VECT_VAR_DECL(expected_q_p8_10,poly,8,16) [] = { 0x00, 0xcc, 0x80, 0xcb,\n+\t\t\t\t\t\t 0x00, 0xcb, 0x80, 0xca,\n+\t\t\t\t\t\t 0x00, 0xca, 0x80, 0xc9,\n+\t\t\t\t\t\t 0x00, 0xc9, 0x80, 0xc8 };\n \n /* Expected results for vreinterpretq_p16_xx.  */\n VECT_VAR_DECL(expected_q_p16_1,poly,16,8) [] = { 0xf1f0, 0xf3f2,\n@@ -447,6 +487,10 @@ VECT_VAR_DECL(expected_q_p16_9,poly,16,8) [] = { 0xf1f0, 0xf3f2,\n \t\t\t\t\t\t 0xf5f4, 0xf7f6,\n \t\t\t\t\t\t 0xf9f8, 0xfbfa,\n \t\t\t\t\t\t 0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_p16_10,poly,16,8) [] = { 0xcc00, 0xcb80,\n+\t\t\t\t\t\t  0xcb00, 0xca80,\n+\t\t\t\t\t\t  0xca00, 0xc980,\n+\t\t\t\t\t\t  0xc900, 0xc880 };\n \n /* Expected results for vreinterpret_f32_xx.  */\n VECT_VAR_DECL(expected_f32_1,hfloat,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n@@ -459,6 +503,7 @@ VECT_VAR_DECL(expected_f32_7,hfloat,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n VECT_VAR_DECL(expected_f32_8,hfloat,32,2) [] = { 0xfffffff0, 0xffffffff };\n VECT_VAR_DECL(expected_f32_9,hfloat,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n VECT_VAR_DECL(expected_f32_10,hfloat,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n+VECT_VAR_DECL(expected_f32_11,hfloat,32,2) [] = { 0xcb80cc00, 0xca80cb00 };\n \n /* Expected results for vreinterpretq_f32_xx.  */\n VECT_VAR_DECL(expected_q_f32_1,hfloat,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n@@ -481,6 +526,8 @@ VECT_VAR_DECL(expected_q_f32_9,hfloat,32,4) [] = { 0xf3f2f1f0, 0xf7f6f5f4,\n \t\t\t\t\t\t   0xfbfaf9f8, 0xfffefdfc };\n VECT_VAR_DECL(expected_q_f32_10,hfloat,32,4) [] = { 0xfff1fff0, 0xfff3fff2,\n \t\t\t\t\t\t    0xfff5fff4, 0xfff7fff6 };\n+VECT_VAR_DECL(expected_q_f32_11,hfloat,32,4) [] = { 0xcb80cc00, 0xca80cb00,\n+\t\t\t\t\t\t    0xc980ca00, 0xc880c900 };\n \n /* Expected results for vreinterpret_xx_f32.  */\n VECT_VAR_DECL(expected_xx_f32_1,int,8,8) [] = { 0x0, 0x0, 0x80, 0xc1,\n@@ -496,6 +543,7 @@ VECT_VAR_DECL(expected_xx_f32_8,uint,64,1) [] = { 0xc1700000c1800000 };\n VECT_VAR_DECL(expected_xx_f32_9,poly,8,8) [] = { 0x0, 0x0, 0x80, 0xc1,\n \t\t\t\t\t\t 0x0, 0x0, 0x70, 0xc1 };\n VECT_VAR_DECL(expected_xx_f32_10,poly,16,4) [] = { 0x0, 0xc180, 0x0, 0xc170 };\n+VECT_VAR_DECL(expected_xx_f32_11,hfloat,16,4) [] = { 0x0, 0xc180, 0x0, 0xc170 };\n \n /* Expected results for vreinterpretq_xx_f32.  */\n VECT_VAR_DECL(expected_q_xx_f32_1,int,8,16) [] = { 0x0, 0x0, 0x80, 0xc1,\n@@ -524,6 +572,62 @@ VECT_VAR_DECL(expected_q_xx_f32_9,poly,8,16) [] = { 0x0, 0x0, 0x80, 0xc1,\n \t\t\t\t\t\t    0x0, 0x0, 0x50, 0xc1 };\n VECT_VAR_DECL(expected_q_xx_f32_10,poly,16,8) [] = { 0x0, 0xc180, 0x0, 0xc170,\n \t\t\t\t\t\t     0x0, 0xc160, 0x0, 0xc150 };\n+VECT_VAR_DECL(expected_q_xx_f32_11,hfloat,16,8) [] = { 0x0, 0xc180, 0x0, 0xc170,\n+\t\t\t\t\t\t      0x0, 0xc160, 0x0, 0xc150 };\n+\n+/* Expected results for vreinterpret_f16_xx.  */\n+VECT_VAR_DECL(expected_f16_1,hfloat,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_f16_2,hfloat,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_f16_3,hfloat,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n+VECT_VAR_DECL(expected_f16_4,hfloat,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_f16_5,hfloat,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_f16_6,hfloat,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_f16_7,hfloat,16,4) [] = { 0xfff0, 0xffff, 0xfff1, 0xffff };\n+VECT_VAR_DECL(expected_f16_8,hfloat,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_f16_9,hfloat,16,4) [] = { 0xf1f0, 0xf3f2, 0xf5f4, 0xf7f6 };\n+VECT_VAR_DECL(expected_f16_10,hfloat,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+\n+/* Expected results for vreinterpretq_f16_xx.  */\n+VECT_VAR_DECL(expected_q_f16_1,hfloat,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t   0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t   0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t   0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_f16_2,hfloat,16,8) [] = { 0xfff0, 0xfff1,\n+\t\t\t\t\t\t   0xfff2, 0xfff3,\n+\t\t\t\t\t\t   0xfff4, 0xfff5,\n+\t\t\t\t\t\t   0xfff6, 0xfff7 };\n+VECT_VAR_DECL(expected_q_f16_3,hfloat,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t   0xfff1, 0xffff,\n+\t\t\t\t\t\t   0xfff2, 0xffff,\n+\t\t\t\t\t\t   0xfff3, 0xffff };\n+VECT_VAR_DECL(expected_q_f16_4,hfloat,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t   0xffff, 0xffff,\n+\t\t\t\t\t\t   0xfff1, 0xffff,\n+\t\t\t\t\t\t   0xffff, 0xffff };\n+VECT_VAR_DECL(expected_q_f16_5,hfloat,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t   0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t   0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t   0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_f16_6,hfloat,16,8) [] = { 0xfff0, 0xfff1,\n+\t\t\t\t\t\t   0xfff2, 0xfff3,\n+\t\t\t\t\t\t   0xfff4, 0xfff5,\n+\t\t\t\t\t\t   0xfff6, 0xfff7 };\n+VECT_VAR_DECL(expected_q_f16_7,hfloat,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t   0xfff1, 0xffff,\n+\t\t\t\t\t\t   0xfff2, 0xffff,\n+\t\t\t\t\t\t   0xfff3, 0xffff };\n+VECT_VAR_DECL(expected_q_f16_8,hfloat,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t   0xffff, 0xffff,\n+\t\t\t\t\t\t   0xfff1, 0xffff,\n+\t\t\t\t\t\t   0xffff, 0xffff };\n+VECT_VAR_DECL(expected_q_f16_9,hfloat,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t   0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t   0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t   0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_f16_10,hfloat,16,8) [] = { 0xfff0, 0xfff1,\n+\t\t\t\t\t\t    0xfff2, 0xfff3,\n+\t\t\t\t\t\t    0xfff4, 0xfff5,\n+\t\t\t\t\t\t    0xfff6, 0xfff7 };\n \n #define TEST_MSG \"VREINTERPRET/VREINTERPRETQ\"\n \n@@ -561,7 +665,9 @@ void exec_vreinterpret (void)\n \n   /* Initialize input \"vector\" from \"buffer\".  */\n   TEST_MACRO_ALL_VARIANTS_2_5(VLOAD, vector, buffer);\n+  VLOAD(vector, buffer, , float, f, 16, 4);\n   VLOAD(vector, buffer, , float, f, 32, 2);\n+  VLOAD(vector, buffer, q, float, f, 16, 8);\n   VLOAD(vector, buffer, q, float, f, 32, 4);\n \n   /* vreinterpret_s8_xx.  */\n@@ -574,6 +680,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(, int, s, 8, 8, uint, u, 64, 1, expected_s8_7);\n   TEST_VREINTERPRET(, int, s, 8, 8, poly, p, 8, 8, expected_s8_8);\n   TEST_VREINTERPRET(, int, s, 8, 8, poly, p, 16, 4, expected_s8_9);\n+  TEST_VREINTERPRET(, int, s, 8, 8, float, f, 16, 4, expected_s8_10);\n \n   /* vreinterpret_s16_xx.  */\n   TEST_VREINTERPRET(, int, s, 16, 4, int, s, 8, 8, expected_s16_1);\n@@ -585,6 +692,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(, int, s, 16, 4, uint, u, 64, 1, expected_s16_7);\n   TEST_VREINTERPRET(, int, s, 16, 4, poly, p, 8, 8, expected_s16_8);\n   TEST_VREINTERPRET(, int, s, 16, 4, poly, p, 16, 4, expected_s16_9);\n+  TEST_VREINTERPRET(, int, s, 16, 4, float, f, 16, 4, expected_s16_10);\n \n   /* vreinterpret_s32_xx.  */\n   TEST_VREINTERPRET(, int, s, 32, 2, int, s, 8, 8, expected_s32_1);\n@@ -596,6 +704,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(, int, s, 32, 2, uint, u, 64, 1, expected_s32_7);\n   TEST_VREINTERPRET(, int, s, 32, 2, poly, p, 8, 8, expected_s32_8);\n   TEST_VREINTERPRET(, int, s, 32, 2, poly, p, 16, 4, expected_s32_9);\n+  TEST_VREINTERPRET(, int, s, 32, 2, float, f, 16, 4, expected_s32_10);\n \n   /* vreinterpret_s64_xx.  */\n   TEST_VREINTERPRET(, int, s, 64, 1, int, s, 8, 8, expected_s64_1);\n@@ -607,6 +716,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(, int, s, 64, 1, uint, u, 64, 1, expected_s64_7);\n   TEST_VREINTERPRET(, int, s, 64, 1, poly, p, 8, 8, expected_s64_8);\n   TEST_VREINTERPRET(, int, s, 64, 1, poly, p, 16, 4, expected_s64_9);\n+  TEST_VREINTERPRET(, int, s, 64, 1, float, f, 16, 4, expected_s64_10);\n \n   /* vreinterpret_u8_xx.  */\n   TEST_VREINTERPRET(, uint, u, 8, 8, int, s, 8, 8, expected_u8_1);\n@@ -618,6 +728,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(, uint, u, 8, 8, uint, u, 64, 1, expected_u8_7);\n   TEST_VREINTERPRET(, uint, u, 8, 8, poly, p, 8, 8, expected_u8_8);\n   TEST_VREINTERPRET(, uint, u, 8, 8, poly, p, 16, 4, expected_u8_9);\n+  TEST_VREINTERPRET(, uint, u, 8, 8, float, f, 16, 4, expected_u8_10);\n \n   /* vreinterpret_u16_xx.  */\n   TEST_VREINTERPRET(, uint, u, 16, 4, int, s, 8, 8, expected_u16_1);\n@@ -629,6 +740,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(, uint, u, 16, 4, uint, u, 64, 1, expected_u16_7);\n   TEST_VREINTERPRET(, uint, u, 16, 4, poly, p, 8, 8, expected_u16_8);\n   TEST_VREINTERPRET(, uint, u, 16, 4, poly, p, 16, 4, expected_u16_9);\n+  TEST_VREINTERPRET(, uint, u, 16, 4, float, f, 16, 4, expected_u16_10);\n \n   /* vreinterpret_u32_xx.  */\n   TEST_VREINTERPRET(, uint, u, 32, 2, int, s, 8, 8, expected_u32_1);\n@@ -640,6 +752,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(, uint, u, 32, 2, uint, u, 64, 1, expected_u32_7);\n   TEST_VREINTERPRET(, uint, u, 32, 2, poly, p, 8, 8, expected_u32_8);\n   TEST_VREINTERPRET(, uint, u, 32, 2, poly, p, 16, 4, expected_u32_9);\n+  TEST_VREINTERPRET(, uint, u, 32, 2, float, f, 16, 4, expected_u32_10);\n \n   /* vreinterpret_u64_xx.  */\n   TEST_VREINTERPRET(, uint, u, 64, 1, int, s, 8, 8, expected_u64_1);\n@@ -651,6 +764,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(, uint, u, 64, 1, uint, u, 32, 2, expected_u64_7);\n   TEST_VREINTERPRET(, uint, u, 64, 1, poly, p, 8, 8, expected_u64_8);\n   TEST_VREINTERPRET(, uint, u, 64, 1, poly, p, 16, 4, expected_u64_9);\n+  TEST_VREINTERPRET(, uint, u, 64, 1, float, f, 16, 4, expected_u64_10);\n \n   /* vreinterpret_p8_xx.  */\n   TEST_VREINTERPRET_POLY(, poly, p, 8, 8, int, s, 8, 8, expected_p8_1);\n@@ -662,6 +776,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET_POLY(, poly, p, 8, 8, uint, u, 32, 2, expected_p8_7);\n   TEST_VREINTERPRET_POLY(, poly, p, 8, 8, uint, u, 64, 1, expected_p8_8);\n   TEST_VREINTERPRET_POLY(, poly, p, 8, 8, poly, p, 16, 4, expected_p8_9);\n+  TEST_VREINTERPRET_POLY(, poly, p, 8, 8, float, f, 16, 4, expected_p8_10);\n \n   /* vreinterpret_p16_xx.  */\n   TEST_VREINTERPRET_POLY(, poly, p, 16, 4, int, s, 8, 8, expected_p16_1);\n@@ -673,6 +788,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET_POLY(, poly, p, 16, 4, uint, u, 32, 2, expected_p16_7);\n   TEST_VREINTERPRET_POLY(, poly, p, 16, 4, uint, u, 64, 1, expected_p16_8);\n   TEST_VREINTERPRET_POLY(, poly, p, 16, 4, poly, p, 8, 8, expected_p16_9);\n+  TEST_VREINTERPRET_POLY(, poly, p, 16, 4, float, f, 16, 4, expected_p16_10);\n \n   /* vreinterpretq_s8_xx.  */\n   TEST_VREINTERPRET(q, int, s, 8, 16, int, s, 16, 8, expected_q_s8_1);\n@@ -684,6 +800,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, int, s, 8, 16, uint, u, 64, 2, expected_q_s8_7);\n   TEST_VREINTERPRET(q, int, s, 8, 16, poly, p, 8, 16, expected_q_s8_8);\n   TEST_VREINTERPRET(q, int, s, 8, 16, poly, p, 16, 8, expected_q_s8_9);\n+  TEST_VREINTERPRET(q, int, s, 8, 16, float, f, 16, 8, expected_q_s8_10);\n \n   /* vreinterpretq_s16_xx.  */\n   TEST_VREINTERPRET(q, int, s, 16, 8, int, s, 8, 16, expected_q_s16_1);\n@@ -695,6 +812,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, int, s, 16, 8, uint, u, 64, 2, expected_q_s16_7);\n   TEST_VREINTERPRET(q, int, s, 16, 8, poly, p, 8, 16, expected_q_s16_8);\n   TEST_VREINTERPRET(q, int, s, 16, 8, poly, p, 16, 8, expected_q_s16_9);\n+  TEST_VREINTERPRET(q, int, s, 16, 8, float, f, 16, 8, expected_q_s16_10);\n \n   /* vreinterpretq_s32_xx.  */\n   TEST_VREINTERPRET(q, int, s, 32, 4, int, s, 8, 16, expected_q_s32_1);\n@@ -706,6 +824,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, int, s, 32, 4, uint, u, 64, 2, expected_q_s32_7);\n   TEST_VREINTERPRET(q, int, s, 32, 4, poly, p, 8, 16, expected_q_s32_8);\n   TEST_VREINTERPRET(q, int, s, 32, 4, poly, p, 16, 8, expected_q_s32_9);\n+  TEST_VREINTERPRET(q, int, s, 32, 4, float, f, 16, 8, expected_q_s32_10);\n \n   /* vreinterpretq_s64_xx.  */\n   TEST_VREINTERPRET(q, int, s, 64, 2, int, s, 8, 16, expected_q_s64_1);\n@@ -717,6 +836,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, int, s, 64, 2, uint, u, 64, 2, expected_q_s64_7);\n   TEST_VREINTERPRET(q, int, s, 64, 2, poly, p, 8, 16, expected_q_s64_8);\n   TEST_VREINTERPRET(q, int, s, 64, 2, poly, p, 16, 8, expected_q_s64_9);\n+  TEST_VREINTERPRET(q, int, s, 64, 2, float, f, 16, 8, expected_q_s64_10);\n \n   /* vreinterpretq_u8_xx.  */\n   TEST_VREINTERPRET(q, uint, u, 8, 16, int, s, 8, 16, expected_q_u8_1);\n@@ -728,6 +848,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, uint, u, 8, 16, uint, u, 64, 2, expected_q_u8_7);\n   TEST_VREINTERPRET(q, uint, u, 8, 16, poly, p, 8, 16, expected_q_u8_8);\n   TEST_VREINTERPRET(q, uint, u, 8, 16, poly, p, 16, 8, expected_q_u8_9);\n+  TEST_VREINTERPRET(q, uint, u, 8, 16, float, f, 16, 8, expected_q_u8_10);\n \n   /* vreinterpretq_u16_xx.  */\n   TEST_VREINTERPRET(q, uint, u, 16, 8, int, s, 8, 16, expected_q_u16_1);\n@@ -739,6 +860,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, uint, u, 16, 8, uint, u, 64, 2, expected_q_u16_7);\n   TEST_VREINTERPRET(q, uint, u, 16, 8, poly, p, 8, 16, expected_q_u16_8);\n   TEST_VREINTERPRET(q, uint, u, 16, 8, poly, p, 16, 8, expected_q_u16_9);\n+  TEST_VREINTERPRET(q, uint, u, 16, 8, float, f, 16, 8, expected_q_u16_10);\n \n   /* vreinterpretq_u32_xx.  */\n   TEST_VREINTERPRET(q, uint, u, 32, 4, int, s, 8, 16, expected_q_u32_1);\n@@ -750,6 +872,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, uint, u, 32, 4, uint, u, 64, 2, expected_q_u32_7);\n   TEST_VREINTERPRET(q, uint, u, 32, 4, poly, p, 8, 16, expected_q_u32_8);\n   TEST_VREINTERPRET(q, uint, u, 32, 4, poly, p, 16, 8, expected_q_u32_9);\n+  TEST_VREINTERPRET(q, uint, u, 32, 4, float, f, 16, 8, expected_q_u32_10);\n \n   /* vreinterpretq_u64_xx.  */\n   TEST_VREINTERPRET(q, uint, u, 64, 2, int, s, 8, 16, expected_q_u64_1);\n@@ -761,6 +884,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, uint, u, 64, 2, uint, u, 32, 4, expected_q_u64_7);\n   TEST_VREINTERPRET(q, uint, u, 64, 2, poly, p, 8, 16, expected_q_u64_8);\n   TEST_VREINTERPRET(q, uint, u, 64, 2, poly, p, 16, 8, expected_q_u64_9);\n+  TEST_VREINTERPRET(q, uint, u, 64, 2, float, f, 16, 8, expected_q_u64_10);\n \n   /* vreinterpretq_p8_xx.  */\n   TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, int, s, 8, 16, expected_q_p8_1);\n@@ -772,6 +896,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, uint, u, 32, 4, expected_q_p8_7);\n   TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, uint, u, 64, 2, expected_q_p8_8);\n   TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, poly, p, 16, 8, expected_q_p8_9);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, float, f, 16, 8, expected_q_p8_10);\n \n   /* vreinterpretq_p16_xx.  */\n   TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, int, s, 8, 16, expected_q_p16_1);\n@@ -783,6 +908,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, uint, u, 32, 4, expected_q_p16_7);\n   TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, uint, u, 64, 2, expected_q_p16_8);\n   TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, poly, p, 8, 16, expected_q_p16_9);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, float, f, 16, 8, expected_q_p16_10);\n \n   /* vreinterpret_f32_xx.  */\n   TEST_VREINTERPRET_FP(, float, f, 32, 2, int, s, 8, 8, expected_f32_1);\n@@ -795,6 +921,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET_FP(, float, f, 32, 2, uint, u, 64, 1, expected_f32_8);\n   TEST_VREINTERPRET_FP(, float, f, 32, 2, poly, p, 8, 8, expected_f32_9);\n   TEST_VREINTERPRET_FP(, float, f, 32, 2, poly, p, 16, 4, expected_f32_10);\n+  TEST_VREINTERPRET_FP(, float, f, 32, 2, float, f, 16, 4, expected_f32_11);\n \n   /* vreinterpretq_f32_xx.  */\n   TEST_VREINTERPRET_FP(q, float, f, 32, 4, int, s, 8, 16, expected_q_f32_1);\n@@ -807,6 +934,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET_FP(q, float, f, 32, 4, uint, u, 64, 2, expected_q_f32_8);\n   TEST_VREINTERPRET_FP(q, float, f, 32, 4, poly, p, 8, 16, expected_q_f32_9);\n   TEST_VREINTERPRET_FP(q, float, f, 32, 4, poly, p, 16, 8, expected_q_f32_10);\n+  TEST_VREINTERPRET_FP(q, float, f, 32, 4, float, f, 16, 8, expected_q_f32_11);\n \n   /* vreinterpret_xx_f32.  */\n   TEST_VREINTERPRET(, int, s, 8, 8, float, f, 32, 2, expected_xx_f32_1);\n@@ -819,6 +947,7 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(, uint, u, 64, 1, float, f, 32, 2, expected_xx_f32_8);\n   TEST_VREINTERPRET_POLY(, poly, p, 8, 8, float, f, 32, 2, expected_xx_f32_9);\n   TEST_VREINTERPRET_POLY(, poly, p, 16, 4, float, f, 32, 2, expected_xx_f32_10);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, float, f, 32, 2, expected_xx_f32_11);\n \n   /* vreinterpretq_xx_f32.  */\n   TEST_VREINTERPRET(q, int, s, 8, 16, float, f, 32, 4, expected_q_xx_f32_1);\n@@ -831,6 +960,31 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, uint, u, 64, 2, float, f, 32, 4, expected_q_xx_f32_8);\n   TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, float, f, 32, 4, expected_q_xx_f32_9);\n   TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, float, f, 32, 4, expected_q_xx_f32_10);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, float, f, 32, 4, expected_q_xx_f32_11);\n+\n+  /* vreinterpret_f16_xx.  */\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, int, s, 8, 8, expected_f16_1);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, int, s, 16, 4, expected_f16_2);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, int, s, 32, 2, expected_f16_3);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, int, s, 64, 1, expected_f16_4);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, uint, u, 8, 8, expected_f16_5);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, uint, u, 16, 4, expected_f16_6);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, uint, u, 32, 2, expected_f16_7);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, uint, u, 64, 1, expected_f16_8);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, poly, p, 8, 8, expected_f16_9);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, poly, p, 16, 4, expected_f16_10);\n+\n+  /* vreinterpretq_f16_xx.  */\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, int, s, 8, 16, expected_q_f16_1);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, int, s, 16, 8, expected_q_f16_2);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, int, s, 32, 4, expected_q_f16_3);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, int, s, 64, 2, expected_q_f16_4);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, uint, u, 8, 16, expected_q_f16_5);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, uint, u, 16, 8, expected_q_f16_6);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, uint, u, 32, 4, expected_q_f16_7);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, uint, u, 64, 2, expected_q_f16_8);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, poly, p, 8, 16, expected_q_f16_9);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, poly, p, 16, 8, expected_q_f16_10);\n }\n \n int main (void)"}, {"sha": "8ba5272bb10a5c4a9c580a58452f4863bf46ea4c", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vreinterpret_p128.c", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a25a8058d58eb9a6d3863c01a4f005a1e0204d32/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret_p128.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a25a8058d58eb9a6d3863c01a4f005a1e0204d32/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret_p128.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret_p128.c?ref=a25a8058d58eb9a6d3863c01a4f005a1e0204d32", "patch": "@@ -30,6 +30,8 @@ VECT_VAR_DECL(vreint_expected_q_p128_p16,poly,64,2) [] = { 0xfff3fff2fff1fff0,\n \t\t\t\t\t\t\t   0xfff7fff6fff5fff4 };\n VECT_VAR_DECL(vreint_expected_q_p128_f32,poly,64,2) [] = { 0xc1700000c1800000,\n \t\t\t\t\t\t\t   0xc1500000c1600000 };\n+VECT_VAR_DECL(vreint_expected_q_p128_f16,poly,64,2) [] = { 0xca80cb00cb80cc00,\n+\t\t\t\t\t\t\t   0xc880c900c980ca00 };\n \n /* Expected results: vreinterpretq_*_p128.  */\n VECT_VAR_DECL(vreint_expected_q_s8_p128,int,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n@@ -68,6 +70,10 @@ VECT_VAR_DECL(vreint_expected_q_p64_p128,uint,64,2) [] = { 0xfffffffffffffff0,\n \t\t\t\t\t\t\t   0xfffffffffffffff1 };\n VECT_VAR_DECL(vreint_expected_q_f32_p128,hfloat,32,4) [] = { 0xfffffff0, 0xffffffff,\n \t\t\t\t\t\t\t     0xfffffff1, 0xffffffff };\n+VECT_VAR_DECL(vreint_expected_q_f16_p128,hfloat,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t\t     0xffff, 0xffff,\n+\t\t\t\t\t\t\t     0xfff1, 0xffff,\n+\t\t\t\t\t\t\t     0xffff, 0xffff };\n \n int main (void)\n {\n@@ -80,6 +86,7 @@ int main (void)\n \n   TEST_MACRO_128BITS_VARIANTS_2_5(VLOAD, vreint_vector, buffer);\n   VLOAD(vreint_vector, buffer, q, poly, p, 64, 2);\n+  VLOAD(vreint_vector, buffer, q, float, f, 16, 8);\n   VLOAD(vreint_vector, buffer, q, float, f, 32, 4);\n \n   /* vreinterpretq_p128_* tests.  */\n@@ -108,6 +115,7 @@ int main (void)\n   TEST_VREINTERPRET128(q, poly, p, 128, 1, uint, u, 64, 2, vreint_expected_q_p128_u64);\n   TEST_VREINTERPRET128(q, poly, p, 128, 1, poly, p, 8, 16, vreint_expected_q_p128_p8);\n   TEST_VREINTERPRET128(q, poly, p, 128, 1, poly, p, 16, 8, vreint_expected_q_p128_p16);\n+  TEST_VREINTERPRET128(q, poly, p, 128, 1, float, f, 16, 8, vreint_expected_q_p128_f16);\n   TEST_VREINTERPRET128(q, poly, p, 128, 1, float, f, 32, 4, vreint_expected_q_p128_f32);\n \n   /* vreinterpretq_*_p128 tests.  */\n@@ -145,6 +153,7 @@ int main (void)\n   TEST_VREINTERPRET_FROM_P128(q, uint, u, 64, 2, poly, p, 128, 1, vreint_expected_q_u64_p128);\n   TEST_VREINTERPRET_FROM_P128(q, poly, p, 8, 16, poly, p, 128, 1, vreint_expected_q_p8_p128);\n   TEST_VREINTERPRET_FROM_P128(q, poly, p, 16, 8, poly, p, 128, 1, vreint_expected_q_p16_p128);\n+  TEST_VREINTERPRET_FP_FROM_P128(q, float, f, 16, 8, poly, p, 128, 1, vreint_expected_q_f16_p128);\n   TEST_VREINTERPRET_FP_FROM_P128(q, float, f, 32, 4, poly, p, 128, 1, vreint_expected_q_f32_p128);\n \n   return 0;"}, {"sha": "b0007973d6a7642c7ea652f131e1a4139c17f2f6", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vreinterpret_p64.c", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a25a8058d58eb9a6d3863c01a4f005a1e0204d32/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret_p64.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a25a8058d58eb9a6d3863c01a4f005a1e0204d32/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret_p64.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret_p64.c?ref=a25a8058d58eb9a6d3863c01a4f005a1e0204d32", "patch": "@@ -19,6 +19,7 @@ VECT_VAR_DECL(vreint_expected_p64_u64,poly,64,1) [] = { 0xfffffffffffffff0 };\n VECT_VAR_DECL(vreint_expected_p64_p8,poly,64,1) [] = { 0xf7f6f5f4f3f2f1f0 };\n VECT_VAR_DECL(vreint_expected_p64_p16,poly,64,1) [] = { 0xfff3fff2fff1fff0 };\n VECT_VAR_DECL(vreint_expected_p64_f32,poly,64,1) [] = { 0xc1700000c1800000 };\n+VECT_VAR_DECL(vreint_expected_p64_f16,poly,64,1) [] = { 0xca80cb00cb80cc00 };\n \n /* Expected results: vreinterpretq_p64_*.  */\n VECT_VAR_DECL(vreint_expected_q_p64_s8,poly,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n@@ -43,6 +44,8 @@ VECT_VAR_DECL(vreint_expected_q_p64_p16,poly,64,2) [] = { 0xfff3fff2fff1fff0,\n \t\t\t\t\t\t\t  0xfff7fff6fff5fff4 };\n VECT_VAR_DECL(vreint_expected_q_p64_f32,poly,64,2) [] = { 0xc1700000c1800000,\n \t\t\t\t\t\t\t  0xc1500000c1600000 };\n+VECT_VAR_DECL(vreint_expected_q_p64_f16,poly,64,2) [] = { 0xca80cb00cb80cc00,\n+\t\t\t\t\t\t\t  0xc880c900c980ca00 };\n \n /* Expected results: vreinterpret_*_p64.  */\n VECT_VAR_DECL(vreint_expected_s8_p64,int,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n@@ -59,6 +62,7 @@ VECT_VAR_DECL(vreint_expected_p8_p64,poly,8,8) [] = { 0xf0, 0xff, 0xff, 0xff,\n \t\t\t\t\t\t      0xff, 0xff, 0xff, 0xff };\n VECT_VAR_DECL(vreint_expected_p16_p64,poly,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n VECT_VAR_DECL(vreint_expected_f32_p64,hfloat,32,2) [] = { 0xfffffff0, 0xffffffff };\n+VECT_VAR_DECL(vreint_expected_f16_p64,hfloat,16,4) [] = { 0xfff0, 0xffff, 0xffff, 0xffff };\n \n /* Expected results: vreinterpretq_*_p64.  */\n VECT_VAR_DECL(vreint_expected_q_s8_p64,int,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n@@ -95,6 +99,10 @@ VECT_VAR_DECL(vreint_expected_q_p16_p64,poly,16,8) [] = { 0xfff0, 0xffff,\n \t\t\t\t\t\t\t  0xffff, 0xffff };\n VECT_VAR_DECL(vreint_expected_q_f32_p64,hfloat,32,4) [] = { 0xfffffff0, 0xffffffff,\n \t\t\t\t\t\t\t    0xfffffff1, 0xffffffff };\n+VECT_VAR_DECL(vreint_expected_q_f16_p64,hfloat,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t\t    0xffff, 0xffff,\n+\t\t\t\t\t\t\t    0xfff1, 0xffff,\n+\t\t\t\t\t\t\t    0xffff, 0xffff };\n \n int main (void)\n {\n@@ -124,6 +132,8 @@ int main (void)\n   TEST_MACRO_ALL_VARIANTS_2_5(VLOAD, vreint_vector, buffer);\n   VLOAD(vreint_vector, buffer, , poly, p, 64, 1);\n   VLOAD(vreint_vector, buffer, q, poly, p, 64, 2);\n+  VLOAD(vreint_vector, buffer, , float, f, 16, 4);\n+  VLOAD(vreint_vector, buffer, q, float, f, 16, 8);\n   VLOAD(vreint_vector, buffer, , float, f, 32, 2);\n   VLOAD(vreint_vector, buffer, q, float, f, 32, 4);\n \n@@ -140,6 +150,7 @@ int main (void)\n   TEST_VREINTERPRET(, poly, p, 64, 1, uint, u, 64, 1, vreint_expected_p64_u64);\n   TEST_VREINTERPRET(, poly, p, 64, 1, poly, p, 8, 8, vreint_expected_p64_p8);\n   TEST_VREINTERPRET(, poly, p, 64, 1, poly, p, 16, 4, vreint_expected_p64_p16);\n+  TEST_VREINTERPRET(, poly, p, 64, 1, float, f, 16, 4, vreint_expected_p64_f16);\n   TEST_VREINTERPRET(, poly, p, 64, 1, float, f, 32, 2, vreint_expected_p64_f32);\n \n   /* vreinterpretq_p64_* tests.  */\n@@ -155,6 +166,7 @@ int main (void)\n   TEST_VREINTERPRET(q, poly, p, 64, 2, uint, u, 64, 2, vreint_expected_q_p64_u64);\n   TEST_VREINTERPRET(q, poly, p, 64, 2, poly, p, 8, 16, vreint_expected_q_p64_p8);\n   TEST_VREINTERPRET(q, poly, p, 64, 2, poly, p, 16, 8, vreint_expected_q_p64_p16);\n+  TEST_VREINTERPRET(q, poly, p, 64, 2, float, f, 16, 8, vreint_expected_q_p64_f16);\n   TEST_VREINTERPRET(q, poly, p, 64, 2, float, f, 32, 4, vreint_expected_q_p64_f32);\n \n   /* vreinterpret_*_p64 tests.  */\n@@ -171,6 +183,7 @@ int main (void)\n   TEST_VREINTERPRET(, uint, u, 64, 1, poly, p, 64, 1, vreint_expected_u64_p64);\n   TEST_VREINTERPRET(, poly, p, 8, 8, poly, p, 64, 1, vreint_expected_p8_p64);\n   TEST_VREINTERPRET(, poly, p, 16, 4, poly, p, 64, 1, vreint_expected_p16_p64);\n+  TEST_VREINTERPRET_FP(, float, f, 16, 4, poly, p, 64, 1, vreint_expected_f16_p64);\n   TEST_VREINTERPRET_FP(, float, f, 32, 2, poly, p, 64, 1, vreint_expected_f32_p64);\n   TEST_VREINTERPRET(q, int, s, 8, 16, poly, p, 64, 2, vreint_expected_q_s8_p64);\n   TEST_VREINTERPRET(q, int, s, 16, 8, poly, p, 64, 2, vreint_expected_q_s16_p64);\n@@ -182,6 +195,7 @@ int main (void)\n   TEST_VREINTERPRET(q, uint, u, 64, 2, poly, p, 64, 2, vreint_expected_q_u64_p64);\n   TEST_VREINTERPRET(q, poly, p, 8, 16, poly, p, 64, 2, vreint_expected_q_p8_p64);\n   TEST_VREINTERPRET(q, poly, p, 16, 8, poly, p, 64, 2, vreint_expected_q_p16_p64);\n+  TEST_VREINTERPRET_FP(q, float, f, 16, 8, poly, p, 64, 2, vreint_expected_q_f16_p64);\n   TEST_VREINTERPRET_FP(q, float, f, 32, 4, poly, p, 64, 2, vreint_expected_q_f32_p64);\n \n   return 0;"}]}