{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717401203596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717401203596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 08:53:23 2024 " "Processing started: Mon Jun  3 08:53:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717401203596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401203596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Forno -c Forno " "Command: quartus_map --read_settings_files=on --write_settings_files=off Forno -c Forno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401203596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717401203850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717401203850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgressLeds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProgressLeds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgressLeds-Synchronous " "Found design unit 1: ProgressLeds-Synchronous" {  } { { "ProgressLeds.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/ProgressLeds.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213684 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgressLeds " "Found entity 1: ProgressLeds" {  } { { "ProgressLeds.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/ProgressLeds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlinkGenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BlinkGenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlinkGenerator-Behavioral " "Found design unit 1: BlinkGenerator-Behavioral" {  } { { "BlinkGenerator.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/BlinkGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213684 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlinkGenerator " "Found entity 1: BlinkGenerator" {  } { { "BlinkGenerator.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/BlinkGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SinglePulseGenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SinglePulseGenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePulseGenerator-Synchronous " "Found design unit 1: SinglePulseGenerator-Synchronous" {  } { { "SinglePulseGenerator.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/SinglePulseGenerator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213685 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePulseGenerator " "Found entity 1: SinglePulseGenerator" {  } { { "SinglePulseGenerator.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/SinglePulseGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PulseGenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PulseGenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenerator-Behavioral " "Found design unit 1: PulseGenerator-Behavioral" {  } { { "PulseGenerator.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/PulseGenerator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213686 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/PulseGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin16ToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin16ToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin16ToBCD-Behavioral " "Found design unit 1: Bin16ToBCD-Behavioral" {  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213686 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin16ToBCD " "Found entity 1: Bin16ToBCD" {  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OvenFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OvenFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OvenFSM-Behavioral " "Found design unit 1: OvenFSM-Behavioral" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213687 ""} { "Info" "ISGN_ENTITY_NAME" "1 OvenFSM " "Found entity 1: OvenFSM" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin6toBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin6toBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin6toBCD-Behavioral " "Found design unit 1: Bin6toBCD-Behavioral" {  } { { "Bin6toBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213688 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin6toBCD " "Found entity 1: Bin6toBCD" {  } { { "Bin6toBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CookDurationRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CookDurationRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CookDurationRegister-Synchronous " "Found design unit 1: CookDurationRegister-Synchronous" {  } { { "CookDurationRegister.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/CookDurationRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213689 ""} { "Info" "ISGN_ENTITY_NAME" "1 CookDurationRegister " "Found entity 1: CookDurationRegister" {  } { { "CookDurationRegister.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/CookDurationRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DebounceUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DebounceUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin7SegDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213690 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayTime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DisplayTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayTime-Shell " "Found design unit 1: DisplayTime-Shell" {  } { { "DisplayTime.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213691 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayTime " "Found entity 1: DisplayTime" {  } { { "DisplayTime.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EndTimeRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EndTimeRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EndTimeRegister-Synchronous " "Found design unit 1: EndTimeRegister-Synchronous" {  } { { "EndTimeRegister.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/EndTimeRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213691 ""} { "Info" "ISGN_ENTITY_NAME" "1 EndTimeRegister " "Found entity 1: EndTimeRegister" {  } { { "EndTimeRegister.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/EndTimeRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GeneralClock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GeneralClock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneralClock-Synchronous " "Found design unit 1: GeneralClock-Synchronous" {  } { { "GeneralClock.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/GeneralClock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213692 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneralClock " "Found entity 1: GeneralClock" {  } { { "GeneralClock.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/GeneralClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OvenTopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OvenTopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OvenTopLevel-Structural " "Found design unit 1: OvenTopLevel-Structural" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213694 ""} { "Info" "ISGN_ENTITY_NAME" "1 OvenTopLevel " "Found entity 1: OvenTopLevel" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Heater.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Heater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Heater-Behavioral " "Found design unit 1: Heater-Behavioral" {  } { { "Heater.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Heater.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213694 ""} { "Info" "ISGN_ENTITY_NAME" "1 Heater " "Found entity 1: Heater" {  } { { "Heater.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Heater.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterTemperature.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterTemperature.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterTemperature-Synchronous " "Found design unit 1: RegisterTemperature-Synchronous" {  } { { "RegisterTemperature.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/RegisterTemperature.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213695 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterTemperature " "Found entity 1: RegisterTemperature" {  } { { "RegisterTemperature.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/RegisterTemperature.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401213695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OvenTopLevel " "Elaborating entity \"OvenTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717401213760 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_actualTemp_bcd2 OvenTopLevel.vhd(160) " "VHDL Process Statement warning at OvenTopLevel.vhd(160): signal \"s_actualTemp_bcd2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213762 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_actualTemp_bcd1 OvenTopLevel.vhd(161) " "VHDL Process Statement warning at OvenTopLevel.vhd(161): signal \"s_actualTemp_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213762 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_actualTemp_bcd0 OvenTopLevel.vhd(162) " "VHDL Process Statement warning at OvenTopLevel.vhd(162): signal \"s_actualTemp_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213762 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_averageTemp_bcd2 OvenTopLevel.vhd(164) " "VHDL Process Statement warning at OvenTopLevel.vhd(164): signal \"s_averageTemp_bcd2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213762 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_averageTemp_bcd1 OvenTopLevel.vhd(165) " "VHDL Process Statement warning at OvenTopLevel.vhd(165): signal \"s_averageTemp_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_averageTemp_bcd0 OvenTopLevel.vhd(166) " "VHDL Process Statement warning at OvenTopLevel.vhd(166): signal \"s_averageTemp_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_actualTemp_bcd2 OvenTopLevel.vhd(175) " "VHDL Process Statement warning at OvenTopLevel.vhd(175): signal \"s_actualTemp_bcd2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_actualTemp_bcd1 OvenTopLevel.vhd(176) " "VHDL Process Statement warning at OvenTopLevel.vhd(176): signal \"s_actualTemp_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_actualTemp_bcd0 OvenTopLevel.vhd(177) " "VHDL Process Statement warning at OvenTopLevel.vhd(177): signal \"s_actualTemp_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_averageTemp_bcd2 OvenTopLevel.vhd(179) " "VHDL Process Statement warning at OvenTopLevel.vhd(179): signal \"s_averageTemp_bcd2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_averageTemp_bcd1 OvenTopLevel.vhd(180) " "VHDL Process Statement warning at OvenTopLevel.vhd(180): signal \"s_averageTemp_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_averageTemp_bcd0 OvenTopLevel.vhd(181) " "VHDL Process Statement warning at OvenTopLevel.vhd(181): signal \"s_averageTemp_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_cookTime_hour_bcd1 OvenTopLevel.vhd(191) " "VHDL Process Statement warning at OvenTopLevel.vhd(191): signal \"s_cookTime_hour_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_cookTime_hour_bcd0 OvenTopLevel.vhd(192) " "VHDL Process Statement warning at OvenTopLevel.vhd(192): signal \"s_cookTime_hour_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_cookTime_minute_bcd1 OvenTopLevel.vhd(193) " "VHDL Process Statement warning at OvenTopLevel.vhd(193): signal \"s_cookTime_minute_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_cookTime_minute_bcd0 OvenTopLevel.vhd(194) " "VHDL Process Statement warning at OvenTopLevel.vhd(194): signal \"s_cookTime_minute_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_generalClock_hour_bcd1 OvenTopLevel.vhd(204) " "VHDL Process Statement warning at OvenTopLevel.vhd(204): signal \"s_generalClock_hour_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213763 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_generalClock_hour_bcd0 OvenTopLevel.vhd(205) " "VHDL Process Statement warning at OvenTopLevel.vhd(205): signal \"s_generalClock_hour_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_generalClock_minute_bcd1 OvenTopLevel.vhd(206) " "VHDL Process Statement warning at OvenTopLevel.vhd(206): signal \"s_generalClock_minute_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_generalClock_minute_bcd0 OvenTopLevel.vhd(207) " "VHDL Process Statement warning at OvenTopLevel.vhd(207): signal \"s_generalClock_minute_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_endTime_hour_bcd1 OvenTopLevel.vhd(209) " "VHDL Process Statement warning at OvenTopLevel.vhd(209): signal \"s_endTime_hour_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_endTime_hour_bcd0 OvenTopLevel.vhd(210) " "VHDL Process Statement warning at OvenTopLevel.vhd(210): signal \"s_endTime_hour_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_endTime_minute_bcd1 OvenTopLevel.vhd(211) " "VHDL Process Statement warning at OvenTopLevel.vhd(211): signal \"s_endTime_minute_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_endTime_minute_bcd0 OvenTopLevel.vhd(212) " "VHDL Process Statement warning at OvenTopLevel.vhd(212): signal \"s_endTime_minute_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_generalClock_hour_bcd1 OvenTopLevel.vhd(220) " "VHDL Process Statement warning at OvenTopLevel.vhd(220): signal \"s_generalClock_hour_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_generalClock_hour_bcd0 OvenTopLevel.vhd(221) " "VHDL Process Statement warning at OvenTopLevel.vhd(221): signal \"s_generalClock_hour_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_generalClock_minute_bcd1 OvenTopLevel.vhd(222) " "VHDL Process Statement warning at OvenTopLevel.vhd(222): signal \"s_generalClock_minute_bcd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_generalClock_minute_bcd0 OvenTopLevel.vhd(223) " "VHDL Process Statement warning at OvenTopLevel.vhd(223): signal \"s_generalClock_minute_bcd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213764 "|OvenTopLevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex2_bcd OvenTopLevel.vhd(153) " "VHDL Process Statement warning at OvenTopLevel.vhd(153): inferring latch(es) for signal or variable \"s_hex2_bcd\", which holds its previous value in one or more paths through the process" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717401213765 "|OvenTopLevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex1_bcd OvenTopLevel.vhd(153) " "VHDL Process Statement warning at OvenTopLevel.vhd(153): inferring latch(es) for signal or variable \"s_hex1_bcd\", which holds its previous value in one or more paths through the process" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717401213766 "|OvenTopLevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex0_bcd OvenTopLevel.vhd(153) " "VHDL Process Statement warning at OvenTopLevel.vhd(153): inferring latch(es) for signal or variable \"s_hex0_bcd\", which holds its previous value in one or more paths through the process" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717401213766 "|OvenTopLevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex7_bcd OvenTopLevel.vhd(153) " "VHDL Process Statement warning at OvenTopLevel.vhd(153): inferring latch(es) for signal or variable \"s_hex7_bcd\", which holds its previous value in one or more paths through the process" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717401213766 "|OvenTopLevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex3_bcd OvenTopLevel.vhd(153) " "VHDL Process Statement warning at OvenTopLevel.vhd(153): inferring latch(es) for signal or variable \"s_hex3_bcd\", which holds its previous value in one or more paths through the process" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717401213766 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_progressBar OvenTopLevel.vhd(423) " "VHDL Process Statement warning at OvenTopLevel.vhd(423): signal \"s_progressBar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213771 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_progressBar OvenTopLevel.vhd(425) " "VHDL Process Statement warning at OvenTopLevel.vhd(425): signal \"s_progressBar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213771 "|OvenTopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_blink_1hz OvenTopLevel.vhd(427) " "VHDL Process Statement warning at OvenTopLevel.vhd(427): signal \"s_blink_1hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213771 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex3_bcd\[0\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex3_bcd\[0\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213773 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex3_bcd\[1\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex3_bcd\[1\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213773 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex3_bcd\[2\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex3_bcd\[2\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213773 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex3_bcd\[3\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex3_bcd\[3\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213773 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex7_bcd\[0\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex7_bcd\[0\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213773 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex7_bcd\[1\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex7_bcd\[1\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213773 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex7_bcd\[2\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex7_bcd\[2\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213773 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex7_bcd\[3\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex7_bcd\[3\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213773 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex0_bcd\[0\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex0_bcd\[0\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex0_bcd\[1\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex0_bcd\[1\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex0_bcd\[2\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex0_bcd\[2\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex0_bcd\[3\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex0_bcd\[3\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex1_bcd\[0\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex1_bcd\[0\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex1_bcd\[1\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex1_bcd\[1\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex1_bcd\[2\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex1_bcd\[2\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex1_bcd\[3\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex1_bcd\[3\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex2_bcd\[0\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex2_bcd\[0\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex2_bcd\[1\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex2_bcd\[1\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex2_bcd\[2\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex2_bcd\[2\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213774 "|OvenTopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex2_bcd\[3\] OvenTopLevel.vhd(153) " "Inferred latch for \"s_hex2_bcd\[3\]\" at OvenTopLevel.vhd(153)" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401213775 "|OvenTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:debouncer_key0 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:debouncer_key0\"" {  } { { "OvenTopLevel.vhd" "debouncer_key0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseGenerator PulseGenerator:pulse_1hz A:behavioral " "Elaborating entity \"PulseGenerator\" using architecture \"A:behavioral\" for hierarchy \"PulseGenerator:pulse_1hz\"" {  } { { "OvenTopLevel.vhd" "pulse_1hz" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 230 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseGenerator PulseGenerator:pulse_4hz A:behavioral " "Elaborating entity \"PulseGenerator\" using architecture \"A:behavioral\" for hierarchy \"PulseGenerator:pulse_4hz\"" {  } { { "OvenTopLevel.vhd" "pulse_4hz" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 236 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BlinkGenerator BlinkGenerator:blink_1hz A:behavioral " "Elaborating entity \"BlinkGenerator\" using architecture \"A:behavioral\" for hierarchy \"BlinkGenerator:blink_1hz\"" {  } { { "OvenTopLevel.vhd" "blink_1hz" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 242 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GeneralClock GeneralClock:general_clock A:synchronous " "Elaborating entity \"GeneralClock\" using architecture \"A:synchronous\" for hierarchy \"GeneralClock:general_clock\"" {  } { { "OvenTopLevel.vhd" "general_clock" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 249 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "EndTimeRegister EndTimeRegister:end_time_register A:synchronous " "Elaborating entity \"EndTimeRegister\" using architecture \"A:synchronous\" for hierarchy \"EndTimeRegister:end_time_register\"" {  } { { "OvenTopLevel.vhd" "end_time_register" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 258 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CookDurationRegister CookDurationRegister:cook_duration_register A:synchronous " "Elaborating entity \"CookDurationRegister\" using architecture \"A:synchronous\" for hierarchy \"CookDurationRegister:cook_duration_register\"" {  } { { "OvenTopLevel.vhd" "cook_duration_register" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 269 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterTemperature RegisterTemperature:register_temperature A:synchronous " "Elaborating entity \"RegisterTemperature\" using architecture \"A:synchronous\" for hierarchy \"RegisterTemperature:register_temperature\"" {  } { { "OvenTopLevel.vhd" "register_temperature" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 277 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Heater Heater:heater A:behavioral " "Elaborating entity \"Heater\" using architecture \"A:behavioral\" for hierarchy \"Heater:heater\"" {  } { { "OvenTopLevel.vhd" "heater" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 285 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OvenFSM OvenFSM:oven_fsm A:behavioral " "Elaborating entity \"OvenFSM\" using architecture \"A:behavioral\" for hierarchy \"OvenFSM:oven_fsm\"" {  } { { "OvenTopLevel.vhd" "oven_fsm" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 293 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_previousState OvenFSM.vhd(24) " "Verilog HDL or VHDL warning at OvenFSM.vhd(24): object \"s_previousState\" assigned a value but never read" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startIn OvenFSM.vhd(58) " "VHDL Process Statement warning at OvenFSM.vhd(58): signal \"startIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switchMode OvenFSM.vhd(60) " "VHDL Process Statement warning at OvenFSM.vhd(60): signal \"switchMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switchMode OvenFSM.vhd(73) " "VHDL Process Statement warning at OvenFSM.vhd(73): signal \"switchMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switchMode OvenFSM.vhd(83) " "VHDL Process Statement warning at OvenFSM.vhd(83): signal \"switchMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_actualTime OvenFSM.vhd(86) " "VHDL Process Statement warning at OvenFSM.vhd(86): signal \"s_actualTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_cookHour OvenFSM.vhd(86) " "VHDL Process Statement warning at OvenFSM.vhd(86): signal \"s_cookHour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switchMode OvenFSM.vhd(96) " "VHDL Process Statement warning at OvenFSM.vhd(96): signal \"switchMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_actualTime OvenFSM.vhd(99) " "VHDL Process Statement warning at OvenFSM.vhd(99): signal \"s_actualTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_finishHour OvenFSM.vhd(99) " "VHDL Process Statement warning at OvenFSM.vhd(99): signal \"s_finishHour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switchMode OvenFSM.vhd(110) " "VHDL Process Statement warning at OvenFSM.vhd(110): signal \"switchMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213795 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startIn OvenFSM.vhd(113) " "VHDL Process Statement warning at OvenFSM.vhd(113): signal \"startIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717401213796 "|OvenTopLevel|OvenFSM:oven_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayTime DisplayTime:display_time_general_clock A:shell " "Elaborating entity \"DisplayTime\" using architecture \"A:shell\" for hierarchy \"DisplayTime:display_time_general_clock\"" {  } { { "OvenTopLevel.vhd" "display_time_general_clock" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 310 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin6toBCD Bin6toBCD:bin6_to_bcd_min_gen_clock A:behavioral " "Elaborating entity \"Bin6toBCD\" using architecture \"A:behavioral\" for hierarchy \"Bin6toBCD:bin6_to_bcd_min_gen_clock\"" {  } { { "OvenTopLevel.vhd" "bin6_to_bcd_min_gen_clock" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 315 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin16ToBCD Bin16ToBCD:bin16_to_bcd_actuaTemp A:behavioral " "Elaborating entity \"Bin16ToBCD\" using architecture \"A:behavioral\" for hierarchy \"Bin16ToBCD:bin16_to_bcd_actuaTemp\"" {  } { { "OvenTopLevel.vhd" "bin16_to_bcd_actuaTemp" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 358 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:bin7seg_hex7 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:bin7seg_hex7\"" {  } { { "OvenTopLevel.vhd" "bin7seg_hex7" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 372 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgressLeds ProgressLeds:progress_bar_control A:synchronous " "Elaborating entity \"ProgressLeds\" using architecture \"A:synchronous\" for hierarchy \"ProgressLeds:progress_bar_control\"" {  } { { "OvenTopLevel.vhd" "progress_bar_control" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 413 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401213808 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "26 " "Inferred 26 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayTime:display_time_general_clock\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayTime:display_time_general_clock\|Mod0\"" {  } { { "DisplayTime.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_min_gen_clock\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_min_gen_clock\|Mod0\"" {  } { { "Bin6toBCD.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayTime:display_time_cookTime\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayTime:display_time_cookTime\|Mod0\"" {  } { { "DisplayTime.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_min_cookTime\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_min_cookTime\|Mod0\"" {  } { { "Bin6toBCD.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|Mod1\"" {  } { { "Bin16ToBCD.vhd" "Mod1" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_min_gen_clock\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_min_gen_clock\|Div0\"" {  } { { "Bin6toBCD.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_min_cookTime\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_min_cookTime\|Div0\"" {  } { { "Bin6toBCD.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|Div0\"" {  } { { "Bin16ToBCD.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|Mod0\"" {  } { { "Bin16ToBCD.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayTime:display_time_general_clock\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayTime:display_time_general_clock\|Div0\"" {  } { { "DisplayTime.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_hour_gen_clock\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_hour_gen_clock\|Mod0\"" {  } { { "Bin6toBCD.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayTime:display_time_cookTime\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayTime:display_time_cookTime\|Div0\"" {  } { { "DisplayTime.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_hour_cookTime\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_hour_cookTime\|Mod0\"" {  } { { "Bin6toBCD.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|Div1\"" {  } { { "Bin16ToBCD.vhd" "Div1" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayTime:display_time_endTime\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayTime:display_time_endTime\|Mod0\"" {  } { { "DisplayTime.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_min_endTime\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_min_endTime\|Mod0\"" {  } { { "Bin6toBCD.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin16ToBCD:bin16_to_bcd_averageTemp\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin16ToBCD:bin16_to_bcd_averageTemp\|Mod1\"" {  } { { "Bin16ToBCD.vhd" "Mod1" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_min_endTime\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_min_endTime\|Div0\"" {  } { { "Bin6toBCD.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin16ToBCD:bin16_to_bcd_averageTemp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin16ToBCD:bin16_to_bcd_averageTemp\|Div0\"" {  } { { "Bin16ToBCD.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin16ToBCD:bin16_to_bcd_averageTemp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin16ToBCD:bin16_to_bcd_averageTemp\|Mod0\"" {  } { { "Bin16ToBCD.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayTime:display_time_endTime\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayTime:display_time_endTime\|Div0\"" {  } { { "DisplayTime.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_hour_endTime\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_hour_endTime\|Mod0\"" {  } { { "Bin6toBCD.vhd" "Mod0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin16ToBCD:bin16_to_bcd_averageTemp\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin16ToBCD:bin16_to_bcd_averageTemp\|Div1\"" {  } { { "Bin16ToBCD.vhd" "Div1" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_hour_endTime\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_hour_endTime\|Div0\"" {  } { { "Bin6toBCD.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_hour_gen_clock\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_hour_gen_clock\|Div0\"" {  } { { "Bin6toBCD.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin6toBCD:bin6_to_bcd_hour_cookTime\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin6toBCD:bin6_to_bcd_hour_cookTime\|Div0\"" {  } { { "Bin6toBCD.vhd" "Div0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401223719 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717401223719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayTime:display_time_general_clock\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DisplayTime:display_time_general_clock\|lpm_divide:Mod0\"" {  } { { "DisplayTime.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401223760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayTime:display_time_general_clock\|lpm_divide:Mod0 " "Instantiated megafunction \"DisplayTime:display_time_general_clock\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401223760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401223760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401223760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401223760 ""}  } { { "DisplayTime.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717401223760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401223799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401223799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401223805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401223805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401223885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401223885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401223958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401223958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin6toBCD:bin6_to_bcd_min_gen_clock\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin6toBCD:bin6_to_bcd_min_gen_clock\|lpm_divide:Mod0\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401224006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin6toBCD:bin6_to_bcd_min_gen_clock\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin6toBCD:bin6_to_bcd_min_gen_clock\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224006 ""}  } { { "Bin6toBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717401224006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod1\"" {  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401224077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod1 " "Instantiated megafunction \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224077 ""}  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717401224077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin6toBCD:bin6_to_bcd_min_gen_clock\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin6toBCD:bin6_to_bcd_min_gen_clock\|lpm_divide:Div0\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401224145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin6toBCD:bin6_to_bcd_min_gen_clock\|lpm_divide:Div0 " "Instantiated megafunction \"Bin6toBCD:bin6_to_bcd_min_gen_clock\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224145 ""}  } { { "Bin6toBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin6toBCD.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717401224145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div0\"" {  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401224188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div0 " "Instantiated megafunction \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224188 ""}  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717401224188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayTime:display_time_general_clock\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DisplayTime:display_time_general_clock\|lpm_divide:Div0\"" {  } { { "DisplayTime.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401224235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayTime:display_time_general_clock\|lpm_divide:Div0 " "Instantiated megafunction \"DisplayTime:display_time_general_clock\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224235 ""}  } { { "DisplayTime.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/DisplayTime.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717401224235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r0p " "Found entity 1: lpm_divide_r0p" {  } { { "db/lpm_divide_r0p.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_divide_r0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4v9 " "Found entity 1: lpm_abs_4v9" {  } { { "db/lpm_abs_4v9.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_abs_4v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717401224344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401224344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\"" {  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401224375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1 " "Instantiated megafunction \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224375 ""}  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717401224375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod1\"" {  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401224407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod1 " "Instantiated megafunction \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224407 ""}  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717401224407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div0\"" {  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401224425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div0 " "Instantiated megafunction \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717401224425 ""}  } { { "Bin16ToBCD.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Bin16ToBCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717401224425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex0_bcd\[3\] " "Latch s_hex0_bcd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227091 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex0_bcd\[1\] " "Latch s_hex0_bcd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227091 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex0_bcd\[0\] " "Latch s_hex0_bcd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227091 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex0_bcd\[2\] " "Latch s_hex0_bcd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227092 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex1_bcd\[3\] " "Latch s_hex1_bcd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227092 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex1_bcd\[1\] " "Latch s_hex1_bcd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227092 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex1_bcd\[0\] " "Latch s_hex1_bcd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227092 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex1_bcd\[2\] " "Latch s_hex1_bcd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227092 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex2_bcd\[3\] " "Latch s_hex2_bcd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227092 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex2_bcd\[1\] " "Latch s_hex2_bcd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227092 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex2_bcd\[0\] " "Latch s_hex2_bcd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227093 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex2_bcd\[2\] " "Latch s_hex2_bcd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OvenFSM:oven_fsm\|actualState\[1\] " "Ports D and ENA on the latch are fed by the same signal OvenFSM:oven_fsm\|actualState\[1\]" {  } { { "OvenFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenFSM.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227093 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex7_bcd\[1\] " "Latch s_hex7_bcd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sync_sw\[0\]" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227093 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex7_bcd\[2\] " "Latch s_hex7_bcd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sync_sw\[0\]" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227093 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex7_bcd\[0\] " "Latch s_hex7_bcd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sync_sw\[0\]" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 110 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717401227093 ""}  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717401227093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717401233327 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717401235740 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DisplayTime:display_time_cookTime\|lpm_divide:Mod0\|lpm_divide_lcm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_8af:divider\|add_sub_22_result_int\[1\]~44 " "Logic cell \"DisplayTime:display_time_cookTime\|lpm_divide:Mod0\|lpm_divide_lcm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_8af:divider\|add_sub_22_result_int\[1\]~44\"" {  } { { "db/alt_u_div_8af.tdf" "add_sub_22_result_int\[1\]~44" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_8af.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "DisplayTime:display_time_general_clock\|lpm_divide:Mod0\|lpm_divide_lcm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_8af:divider\|add_sub_22_result_int\[1\]~44 " "Logic cell \"DisplayTime:display_time_general_clock\|lpm_divide:Mod0\|lpm_divide_lcm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_8af:divider\|add_sub_22_result_int\[1\]~44\"" {  } { { "db/alt_u_div_8af.tdf" "add_sub_22_result_int\[1\]~44" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_8af.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_15_result_int\[0\]~0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_6_result_int\[0\]~14" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_7_result_int\[0\]~16" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_8_result_int\[0\]~18" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin6toBCD:bin6_to_bcd_hour_gen_clock\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~0 " "Logic cell \"Bin6toBCD:bin6_to_bcd_hour_gen_clock\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin6toBCD:bin6_to_bcd_hour_gen_clock\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"Bin6toBCD:bin6_to_bcd_hour_gen_clock\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin6toBCD:bin6_to_bcd_hour_gen_clock\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"Bin6toBCD:bin6_to_bcd_hour_gen_clock\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_4_result_int\[0\]~10" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 47 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin6toBCD:bin6_to_bcd_hour_cookTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~0 " "Logic cell \"Bin6toBCD:bin6_to_bcd_hour_cookTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~0" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin6toBCD:bin6_to_bcd_hour_cookTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"Bin6toBCD:bin6_to_bcd_hour_cookTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin6toBCD:bin6_to_bcd_hour_cookTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"Bin6toBCD:bin6_to_bcd_hour_cookTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_4_result_int\[0\]~10" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 47 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_6_result_int\[0\]~14" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_7_result_int\[0\]~16" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_8_result_int\[0\]~18" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_actuaTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_6_result_int\[0\]~14" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_7_result_int\[0\]~16" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_8_result_int\[0\]~18" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin6toBCD:bin6_to_bcd_hour_endTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"Bin6toBCD:bin6_to_bcd_hour_endTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin6toBCD:bin6_to_bcd_hour_endTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"Bin6toBCD:bin6_to_bcd_hour_endTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_4_result_int\[0\]~10" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 47 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_6_result_int\[0\]~14" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_7_result_int\[0\]~16" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_8_result_int\[0\]~18" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin6toBCD:bin6_to_bcd_hour_endTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"Bin6toBCD:bin6_to_bcd_hour_endTime\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~12" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_a4f.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"Bin16ToBCD:bin16_to_bcd_averageTemp\|lpm_divide:Div1\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401235770 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1717401235770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717401236296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717401236296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "OvenTopLevel.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/OvenTopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717401236650 "|OvenTopLevel|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717401236650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7286 " "Implemented 7286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717401236651 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717401236651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7196 " "Implemented 7196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717401236651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717401236651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717401236675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  3 08:53:56 2024 " "Processing ended: Mon Jun  3 08:53:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717401236675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717401236675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717401236675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717401236675 ""}
