# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/constants.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Compiling package constants
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/fd.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity fd
# -- Compiling architecture pippo of fd
# -- Compiling architecture pluto of fd
# -- Loading entity fd
# -- Compiling configuration cfg_fd_pippo
# -- Loading entity fd
# -- Loading architecture pippo of fd
# -- Compiling configuration cfg_fd_pluto
# -- Loading entity fd
# -- Loading architecture pluto of fd
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tbfd
# -- Compiling architecture test of tbfd
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(27): (vcom-1027) Number of positional association elements (1) exceeds number of formals (0).
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(31): (vcom-1027) Number of positional association elements (1) exceeds number of formals (0).
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(50): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tbfd
# -- Compiling architecture test of tbfd
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(17): (vcom-1136) Unknown identifier "numbit".
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(32): (vcom-1272) Length of formal "q" is 16; length of actual is 17.
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(50): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tbfd
# -- Compiling architecture test of tbfd
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(17): (vcom-1136) Unknown identifier "numbit".
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(32): (vcom-1272) Length of formal "q" is 16; length of actual is 17.
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(50): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tbfd
# -- Compiling architecture test of tbfd
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(17): (vcom-1136) Unknown identifier "numbit".
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(32): (vcom-1272) Length of formal "q" is 16; length of actual is 17.
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(50): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/fd.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity fd
# -- Compiling architecture pippo of fd
# -- Compiling architecture pluto of fd
# -- Loading entity fd
# -- Compiling configuration cfg_fd_pippo
# -- Loading entity fd
# -- Loading architecture pippo of fd
# -- Compiling configuration cfg_fd_pluto
# -- Loading entity fd
# -- Loading architecture pluto of fd
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tbfd
# -- Compiling architecture test of tbfd
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(17): (vcom-1136) Unknown identifier "numbit".
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(32): (vcom-1272) Length of formal "q" is 16; length of actual is 17.
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(50): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity tbfd
# -- Compiling architecture test of tbfd
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(32): (vcom-1272) Length of formal "q" is 16; length of actual is 17.
# ** Error: /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd(50): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms19.15/gr15_lab01/ex1.2/sim/tb_fd.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity tbfd
# -- Compiling architecture test of tbfd
# -- Compiling configuration fdtest
# -- Loading entity tbfd
# -- Loading architecture test of tbfd
# -- Loading entity fd
# -- Loading configuration cfg_fd_pippo
# -- Loading configuration cfg_fd_pluto
vsim -t 10ps -novopt work.fdtest
# vsim -t 10ps -novopt work.fdtest 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Refreshing /home/ms19.15/gr15_lab01/ex1.2/sim/work.constants
# Loading work.constants
# Refreshing /home/ms19.15/gr15_lab01/ex1.2/sim/work.fdtest
# Loading work.fdtest
# Refreshing /home/ms19.15/gr15_lab01/ex1.2/sim/work.tbfd(test)
# Loading work.tbfd(test)
# Refreshing /home/ms19.15/gr15_lab01/ex1.2/sim/work.cfg_fd_pippo
# Loading work.cfg_fd_pippo
# Refreshing /home/ms19.15/gr15_lab01/ex1.2/sim/work.fd(pippo)
# Loading work.fd(pippo)
# Refreshing /home/ms19.15/gr15_lab01/ex1.2/sim/work.cfg_fd_pluto
# Loading work.cfg_fd_pluto
# Refreshing /home/ms19.15/gr15_lab01/ex1.2/sim/work.fd(pluto)
# Loading work.fd(pluto)
add waves *
run 100 ns
run 8000 ps
