Running: D:\softwares\Xilinx\xilinx_installed\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/softwares/software saved file/xilinx projects/half_subtractor_structural/halfsub_structural_tb_isim_beh.exe -prj D:/softwares/software saved file/xilinx projects/half_subtractor_structural/halfsub_structural_tb_beh.prj work.halfsub_structural_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/softwares/software saved file/xilinx projects/half_subtractor_structural/Half_adder_structural.v" into library work
Analyzing Verilog file "D:/softwares/software saved file/xilinx projects/half_subtractor_structural/halfsub_structural_tb.v" into library work
Analyzing Verilog file "D:/softwares/Xilinx/xilinx_installed/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module xor_gate
Compiling module and_gate
Compiling module not_gate
Compiling module halfsub_st
Compiling module halfsub_structural_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable D:/softwares/software saved file/xilinx projects/half_subtractor_structural/halfsub_structural_tb_isim_beh.exe
Fuse Memory Usage: 27828 KB
Fuse CPU Usage: 280 ms
