theorem proving
higher-order unification
higher-order logic
hardware verification and synthesis
