Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 14 11:52:15 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TEST_wrapper_timing_summary_routed.rpt -pb TEST_wrapper_timing_summary_routed.pb -rpx TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.330     -323.568                    212                 2534        0.041        0.000                      0                 2534       -0.905       -2.573                       5                  1375  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_TEST_clk_wiz_0_0    {0.000 0.625}        1.250           800.000         
  clk_out2_TEST_clk_wiz_0_0    {0.000 1.250}        2.500           400.000         
  clkfbout_TEST_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_TEST_clk_wiz_0_0                                                                                                                                                     -0.905       -2.573                       5                     6  
  clk_out2_TEST_clk_wiz_0_0         -2.704     -157.490                    153                  252        0.075        0.000                      0                  252        0.345        0.000                       0                   134  
  clkfbout_TEST_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                           3.498        0.000                      0                 2226        0.041        0.000                      0                 2226        4.020        0.000                       0                  1231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                 clk_out2_TEST_clk_wiz_0_0       -3.330     -317.306                    179                  179        0.112        0.000                      0                  179  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0_0
  To Clock:  clk_out1_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            5  Failing Endpoints,  Worst Slack       -0.905ns,  Total Violation       -2.573ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.250       -0.905     BUFGCTRL_X0Y1    TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y84     TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y84     TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y83     TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y83     TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_TEST_clk_wiz_0_0
  To Clock:  clk_out2_TEST_clk_wiz_0_0

Setup :          153  Failing Endpoints,  Worst Slack       -2.704ns,  Total Violation     -157.490ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.704ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.076ns (21.790%)  route 3.862ns (78.210%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.587     6.810    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.860     4.363    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[0]/C
                         clock pessimism              0.014     4.377    
                         clock uncertainty           -0.066     4.311    
    SLICE_X109Y103       FDRE (Setup_fdre_C_CE)      -0.205     4.106    TEST_i/SDDR_CT_0/U0/b_time_reg[0]
  -------------------------------------------------------------------
                         required time                          4.106    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                 -2.704    

Slack (VIOLATED) :        -2.704ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.076ns (21.790%)  route 3.862ns (78.210%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.587     6.810    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.860     4.363    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[16]/C
                         clock pessimism              0.014     4.377    
                         clock uncertainty           -0.066     4.311    
    SLICE_X109Y103       FDRE (Setup_fdre_C_CE)      -0.205     4.106    TEST_i/SDDR_CT_0/U0/b_time_reg[16]
  -------------------------------------------------------------------
                         required time                          4.106    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                 -2.704    

Slack (VIOLATED) :        -2.679ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.076ns (21.883%)  route 3.841ns (78.117%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     6.789    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[17]/C
                         clock pessimism              0.014     4.381    
                         clock uncertainty           -0.066     4.315    
    SLICE_X111Y102       FDRE (Setup_fdre_C_CE)      -0.205     4.110    TEST_i/SDDR_CT_0/U0/b_time_reg[17]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 -2.679    

Slack (VIOLATED) :        -2.679ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.076ns (21.883%)  route 3.841ns (78.117%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     6.789    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[18]/C
                         clock pessimism              0.014     4.381    
                         clock uncertainty           -0.066     4.315    
    SLICE_X111Y102       FDRE (Setup_fdre_C_CE)      -0.205     4.110    TEST_i/SDDR_CT_0/U0/b_time_reg[18]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 -2.679    

Slack (VIOLATED) :        -2.679ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.076ns (21.883%)  route 3.841ns (78.117%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     6.789    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[24]/C
                         clock pessimism              0.014     4.381    
                         clock uncertainty           -0.066     4.315    
    SLICE_X111Y102       FDRE (Setup_fdre_C_CE)      -0.205     4.110    TEST_i/SDDR_CT_0/U0/b_time_reg[24]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 -2.679    

Slack (VIOLATED) :        -2.679ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.076ns (21.883%)  route 3.841ns (78.117%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     6.789    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X110Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X110Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[3]/C
                         clock pessimism              0.014     4.381    
                         clock uncertainty           -0.066     4.315    
    SLICE_X110Y102       FDRE (Setup_fdre_C_CE)      -0.205     4.110    TEST_i/SDDR_CT_0/U0/b_time_reg[3]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 -2.679    

Slack (VIOLATED) :        -2.679ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.076ns (21.883%)  route 3.841ns (78.117%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     6.789    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[6]/C
                         clock pessimism              0.014     4.381    
                         clock uncertainty           -0.066     4.315    
    SLICE_X111Y102       FDRE (Setup_fdre_C_CE)      -0.205     4.110    TEST_i/SDDR_CT_0/U0/b_time_reg[6]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 -2.679    

Slack (VIOLATED) :        -2.665ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.076ns (21.957%)  route 3.825ns (78.043%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.550     6.773    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.861     4.364    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[1]/C
                         clock pessimism              0.014     4.378    
                         clock uncertainty           -0.066     4.312    
    SLICE_X109Y101       FDRE (Setup_fdre_C_CE)      -0.205     4.107    TEST_i/SDDR_CT_0/U0/b_time_reg[1]
  -------------------------------------------------------------------
                         required time                          4.107    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                 -2.665    

Slack (VIOLATED) :        -2.665ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.076ns (21.957%)  route 3.825ns (78.043%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.550     6.773    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.861     4.364    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[20]/C
                         clock pessimism              0.014     4.378    
                         clock uncertainty           -0.066     4.312    
    SLICE_X109Y101       FDRE (Setup_fdre_C_CE)      -0.205     4.107    TEST_i/SDDR_CT_0/U0/b_time_reg[20]
  -------------------------------------------------------------------
                         required time                          4.107    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                 -2.665    

Slack (VIOLATED) :        -2.665ns  (required time - arrival time)
  Source:                 TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.076ns (21.957%)  route 3.825ns (78.043%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.806     1.806    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.869     1.872    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y99        FDSE                                         r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDSE (Prop_fdse_C_Q)         0.456     2.328 r  TEST_i/SDDR_CT_0/U0/pT2_reg[0]/Q
                         net (fo=8, routed)           0.892     3.220    TEST_i/SDDR_CT_0/U0/pT2_reg_n_0_[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=10, routed)          0.809     4.153    TEST_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     4.277 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     4.988    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.407    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.531 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.099    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.223 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.550     6.773    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.861     4.364    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[31]/C
                         clock pessimism              0.014     4.378    
                         clock uncertainty           -0.066     4.312    
    SLICE_X109Y101       FDRE (Setup_fdre_C_CE)      -0.205     4.107    TEST_i/SDDR_CT_0/U0/b_time_reg[31]
  -------------------------------------------------------------------
                         required time                          4.107    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                 -2.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.427%)  route 0.191ns (57.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.719     0.721    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  TEST_i/SDDR_CT_0/U0/b_time_reg[28]/Q
                         net (fo=1, routed)           0.191     1.053    TEST_i/SDDR_CT_0/U0/b_time[28]
    SLICE_X111Y98        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.911     0.913    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y98        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[28]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X111Y98        FDRE (Hold_fdre_C_D)         0.070     0.978    TEST_i/SDDR_CT_0/U0/CTIME_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.309%)  route 0.200ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.721     0.723    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.141     0.864 r  TEST_i/SDDR_CT_0/U0/b_time_reg[6]/Q
                         net (fo=1, routed)           0.200     1.064    TEST_i/SDDR_CT_0/U0/b_time[6]
    SLICE_X111Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.911     0.913    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[6]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X111Y97        FDRE (Hold_fdre_C_D)         0.078     0.986    TEST_i/SDDR_CT_0/U0/CTIME_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.236%)  route 0.209ns (59.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.719     0.721    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  TEST_i/SDDR_CT_0/U0/b_time_reg[4]/Q
                         net (fo=1, routed)           0.209     1.072    TEST_i/SDDR_CT_0/U0/b_time[4]
    SLICE_X110Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.911     0.913    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X110Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[4]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X110Y97        FDRE (Hold_fdre_C_D)         0.075     0.983    TEST_i/SDDR_CT_0/U0/CTIME_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.421%)  route 0.184ns (56.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.720     0.722    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  TEST_i/SDDR_CT_0/U0/b_time_reg[20]/Q
                         net (fo=1, routed)           0.184     1.047    TEST_i/SDDR_CT_0/U0/b_time[20]
    SLICE_X110Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.911     0.913    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X110Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[20]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X110Y97        FDRE (Hold_fdre_C_D)         0.047     0.955    TEST_i/SDDR_CT_0/U0/CTIME_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.932%)  route 0.221ns (61.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.720     0.722    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  TEST_i/SDDR_CT_0/U0/b_time_reg[15]/Q
                         net (fo=1, routed)           0.221     1.084    TEST_i/SDDR_CT_0/U0/b_time[15]
    SLICE_X107Y99        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.908     0.910    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y99        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[15]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.078     0.983    TEST_i/SDDR_CT_0/U0/CTIME_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.380%)  route 0.200ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.719     0.721    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  TEST_i/SDDR_CT_0/U0/b_time_reg[30]/Q
                         net (fo=1, routed)           0.200     1.062    TEST_i/SDDR_CT_0/U0/b_time[30]
    SLICE_X111Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.911     0.913    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[30]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X111Y97        FDRE (Hold_fdre_C_D)         0.047     0.955    TEST_i/SDDR_CT_0/U0/CTIME_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.870%)  route 0.231ns (62.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.720     0.722    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  TEST_i/SDDR_CT_0/U0/b_time_reg[1]/Q
                         net (fo=1, routed)           0.231     1.094    TEST_i/SDDR_CT_0/U0/b_time[1]
    SLICE_X110Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.911     0.913    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X110Y97        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[1]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X110Y97        FDRE (Hold_fdre_C_D)         0.076     0.984    TEST_i/SDDR_CT_0/U0/CTIME_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.181%)  route 0.228ns (61.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.720     0.722    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  TEST_i/SDDR_CT_0/U0/b_time_reg[26]/Q
                         net (fo=1, routed)           0.228     1.091    TEST_i/SDDR_CT_0/U0/b_time[26]
    SLICE_X111Y98        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.911     0.913    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y98        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[26]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X111Y98        FDRE (Hold_fdre_C_D)         0.072     0.980    TEST_i/SDDR_CT_0/U0/CTIME_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.115%)  route 0.229ns (61.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.719     0.721    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y104       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  TEST_i/SDDR_CT_0/U0/b_time_reg[14]/Q
                         net (fo=1, routed)           0.229     1.091    TEST_i/SDDR_CT_0/U0/b_time[14]
    SLICE_X110Y99        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.911     0.913    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X110Y99        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[14]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.070     0.978    TEST_i/SDDR_CT_0/U0/CTIME_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TEST_i/SDDR_CT_0/U0/b_time_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.053%)  route 0.240ns (62.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.597     0.597    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.719     0.721    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y104       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  TEST_i/SDDR_CT_0/U0/b_time_reg[25]/Q
                         net (fo=1, routed)           0.240     1.102    TEST_i/SDDR_CT_0/U0/b_time[25]
    SLICE_X107Y99        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.908     0.910    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y99        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[25]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.076     0.981    TEST_i/SDDR_CT_0/U0/CTIME_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y84     TEST_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y83     TEST_i/selectio_wiz_1/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X108Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X108Y98    TEST_i/SDDR_CT_0/U0/CTIME_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X108Y98    TEST_i/SDDR_CT_0/U0/CTIME_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X110Y99    TEST_i/SDDR_CT_0/U0/CTIME_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X107Y99    TEST_i/SDDR_CT_0/U0/CTIME_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X111Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y99    TEST_i/SDDR_CT_0/U0/CTIME_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y98    TEST_i/SDDR_CT_0/U0/CTIME_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X107Y100   TEST_i/SDDR_CT_0/U0/CTIME_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X108Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X108Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X108Y98    TEST_i/SDDR_CT_0/U0/CTIME_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X108Y98    TEST_i/SDDR_CT_0/U0/CTIME_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X108Y98    TEST_i/SDDR_CT_0/U0/CTIME_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X108Y98    TEST_i/SDDR_CT_0/U0/CTIME_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y99    TEST_i/SDDR_CT_0/U0/CTIME_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X107Y99    TEST_i/SDDR_CT_0/U0/CTIME_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X107Y99    TEST_i/SDDR_CT_0/U0/CTIME_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y97    TEST_i/SDDR_CT_0/U0/CTIME_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TEST_clk_wiz_0_0
  To Clock:  clkfbout_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.710ns (42.289%)  route 3.698ns (57.711%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.652     2.946    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.028     4.492    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.156     4.648 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.920     5.568    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.381     5.949 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.931     6.880    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.206 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.206    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.756 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.756    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.870    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.204 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.819     9.023    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.331     9.354 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.354    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X28Y90         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.523    12.702    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y90         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.075    12.852    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 2.472ns (40.136%)  route 3.687ns (59.864%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.652     2.946    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.028     4.492    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.156     4.648 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.920     5.568    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.381     5.949 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.931     6.880    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.206 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.206    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.756 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.756    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.808     8.803    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.302     9.105 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.105    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X28Y90         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.523    12.702    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y90         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.031    12.808    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 2.579ns (41.919%)  route 3.573ns (58.081%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.652     2.946    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.028     4.492    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.156     4.648 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.920     5.568    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.381     5.949 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.931     6.880    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.206 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.206    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.756 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.756    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.069 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.694     8.763    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.335     9.098 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.098    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y90         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.523    12.702    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y90         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.075    12.852    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.596ns (42.425%)  route 3.523ns (57.575%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.652     2.946    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.028     4.492    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.156     4.648 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.920     5.568    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.381     5.949 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.931     6.880    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.206 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.206    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.756 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.756    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.090 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.644     8.734    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.331     9.065 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.065    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X28Y90         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.523    12.702    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y90         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.075    12.852    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 2.592ns (42.437%)  route 3.516ns (57.563%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.652     2.946    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.028     4.492    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.156     4.648 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.920     5.568    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.381     5.949 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.931     6.880    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.206 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.206    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.756 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.756    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.870    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.092 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.637     8.729    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.325     9.054 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.054    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X28Y91         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.524    12.703    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y91         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.075    12.853    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.586ns (42.971%)  route 3.432ns (57.029%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.652     2.946    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.028     4.492    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.156     4.648 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.920     5.568    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.381     5.949 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.931     6.880    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.206 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.206    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.756 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.756    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.870    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.109 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.553     8.662    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.302     8.964 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.964    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X29Y87         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.521    12.700    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y87         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.029    12.804    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 2.664ns (44.287%)  route 3.351ns (55.713%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.652     2.946    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.028     4.492    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.156     4.648 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.920     5.568    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.381     5.949 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.931     6.880    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.206 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.206    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.756 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.756    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.870    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.183 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.472     8.655    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.306     8.961 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.961    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X28Y91         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.524    12.703    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y91         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031    12.809    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 2.355ns (38.999%)  route 3.684ns (61.001%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.652     2.946    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.028     4.492    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.156     4.648 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.920     5.568    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.381     5.949 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.931     6.880    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.206 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.206    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.846 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.805     8.651    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.334     8.985 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.985    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X28Y91         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.524    12.703    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y91         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.075    12.853    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.574ns (26.453%)  route 4.376ns (73.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.737     3.031    TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=5, routed)           4.376     8.857    TEST_i/UTIL/U0/gpio_core_1/s_axi_wdata[0]
    SLICE_X112Y99        LUT5 (Prop_lut5_I1_O)        0.124     8.981 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.981    TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out[2]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.687    12.866    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y99        FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.077    12.918    TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 2.289ns (38.796%)  route 3.611ns (61.204%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.652     2.946    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y95         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.028     4.492    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.156     4.648 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.920     5.568    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.381     5.949 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.931     6.880    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.206 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.206    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.786 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.732     8.518    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.328     8.846 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.846    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X29Y87         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.521    12.700    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y87         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.075    12.850    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  4.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 TEST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.474%)  route 0.214ns (53.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.552     0.888    TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y94         FDRE                                         r  TEST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  TEST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]/Q
                         net (fo=1, routed)           0.214     1.243    TEST_i/DATA/U0/gpio_core_1/gpio_Data_In[18]
    SLICE_X44Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.288 r  TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.288    TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1[18]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.824     1.190    TEST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y93         FDRE                                         r  TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.092     1.247    TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.576     0.912    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y93         FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.100     1.153    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y94         SRLC32E                                      r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.844     1.210    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.227ns (52.416%)  route 0.206ns (47.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y103        FDSE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.128     1.101 r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.307    TEST_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en
    SLICE_X50Y102        LUT4 (Prop_lut4_I0_O)        0.099     1.406 r  TEST_i/rst_ps7_0_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.406    TEST_i/rst_ps7_0_100M/U0/SEQ/pr_dec0__0
    SLICE_X50Y102        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.907     1.273    TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y102        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.121     1.355    TEST_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.319%)  route 0.176ns (45.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.656     0.992    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.176     1.332    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X26Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.377 r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.377    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X26Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.844     1.210    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y97         FDRE                                         r  TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.121     1.296    TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.687%)  route 0.146ns (53.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y103        FDSE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.128     1.101 r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.146     1.247    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.906     1.272    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_CE)       -0.070     1.163    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.687%)  route 0.146ns (53.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y103        FDSE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.128     1.101 r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.146     1.247    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.906     1.272    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_CE)       -0.070     1.163    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.687%)  route 0.146ns (53.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y103        FDSE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.128     1.101 r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.146     1.247    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.906     1.272    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_CE)       -0.070     1.163    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.687%)  route 0.146ns (53.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y103        FDSE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.128     1.101 r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.146     1.247    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.906     1.272    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_CE)       -0.070     1.163    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.687%)  route 0.146ns (53.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y103        FDSE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.128     1.101 r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.146     1.247    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.906     1.272    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_CE)       -0.070     1.163    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.687%)  route 0.146ns (53.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y103        FDSE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDSE (Prop_fdse_C_Q)         0.128     1.101 r  TEST_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.146     1.247    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.906     1.272    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y103        FDRE                                         r  TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_CE)       -0.070     1.163    TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X41Y95    TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    TEST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y90    TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y90    TEST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   TEST_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_TEST_clk_wiz_0_0

Setup :          179  Failing Endpoints,  Worst Slack       -3.330ns,  Total Violation     -317.306ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.330ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.014ns (26.278%)  route 2.845ns (73.722%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.587     7.210    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.860     4.363    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[0]/C
                         clock pessimism              0.000     4.363    
                         clock uncertainty           -0.278     4.085    
    SLICE_X109Y103       FDRE (Setup_fdre_C_CE)      -0.205     3.880    TEST_i/SDDR_CT_0/U0/b_time_reg[0]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.330ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.014ns (26.278%)  route 2.845ns (73.722%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.587     7.210    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.860     4.363    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y103       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[16]/C
                         clock pessimism              0.000     4.363    
                         clock uncertainty           -0.278     4.085    
    SLICE_X109Y103       FDRE (Setup_fdre_C_CE)      -0.205     3.880    TEST_i/SDDR_CT_0/U0/b_time_reg[16]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.014ns (26.422%)  route 2.824ns (73.578%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     7.189    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[17]/C
                         clock pessimism              0.000     4.367    
                         clock uncertainty           -0.278     4.089    
    SLICE_X111Y102       FDRE (Setup_fdre_C_CE)      -0.205     3.884    TEST_i/SDDR_CT_0/U0/b_time_reg[17]
  -------------------------------------------------------------------
                         required time                          3.884    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.014ns (26.422%)  route 2.824ns (73.578%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     7.189    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[18]/C
                         clock pessimism              0.000     4.367    
                         clock uncertainty           -0.278     4.089    
    SLICE_X111Y102       FDRE (Setup_fdre_C_CE)      -0.205     3.884    TEST_i/SDDR_CT_0/U0/b_time_reg[18]
  -------------------------------------------------------------------
                         required time                          3.884    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.014ns (26.422%)  route 2.824ns (73.578%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     7.189    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[24]/C
                         clock pessimism              0.000     4.367    
                         clock uncertainty           -0.278     4.089    
    SLICE_X111Y102       FDRE (Setup_fdre_C_CE)      -0.205     3.884    TEST_i/SDDR_CT_0/U0/b_time_reg[24]
  -------------------------------------------------------------------
                         required time                          3.884    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.014ns (26.422%)  route 2.824ns (73.578%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     7.189    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X110Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X110Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[3]/C
                         clock pessimism              0.000     4.367    
                         clock uncertainty           -0.278     4.089    
    SLICE_X110Y102       FDRE (Setup_fdre_C_CE)      -0.205     3.884    TEST_i/SDDR_CT_0/U0/b_time_reg[3]
  -------------------------------------------------------------------
                         required time                          3.884    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.014ns (26.422%)  route 2.824ns (73.578%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.566     7.189    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.864     4.367    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X111Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[6]/C
                         clock pessimism              0.000     4.367    
                         clock uncertainty           -0.278     4.089    
    SLICE_X111Y102       FDRE (Setup_fdre_C_CE)      -0.205     3.884    TEST_i/SDDR_CT_0/U0/b_time_reg[6]
  -------------------------------------------------------------------
                         required time                          3.884    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.291ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.014ns (26.536%)  route 2.807ns (73.464%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.550     7.172    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.861     4.364    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[1]/C
                         clock pessimism              0.000     4.364    
                         clock uncertainty           -0.278     4.086    
    SLICE_X109Y101       FDRE (Setup_fdre_C_CE)      -0.205     3.881    TEST_i/SDDR_CT_0/U0/b_time_reg[1]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 -3.291    

Slack (VIOLATED) :        -3.291ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.014ns (26.536%)  route 2.807ns (73.464%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.550     7.172    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.861     4.364    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[20]/C
                         clock pessimism              0.000     4.364    
                         clock uncertainty           -0.278     4.086    
    SLICE_X109Y101       FDRE (Setup_fdre_C_CE)      -0.205     3.881    TEST_i/SDDR_CT_0/U0/b_time_reg[20]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 -3.291    

Slack (VIOLATED) :        -3.291ns  (required time - arrival time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_time_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_TEST_clk_wiz_0_0 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.014ns (26.536%)  route 2.807ns (73.464%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        2.057     3.351    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     3.869 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.684     4.553    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.124     4.677 f  TEST_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.711     5.388    TEST_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.124     5.512 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.294     5.806    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X110Y102       LUT6 (Prop_lut6_I4_O)        0.124     5.930 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.568     6.499    TEST_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.124     6.623 r  TEST_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.550     7.172    TEST_i/SDDR_CT_0/U0/SD4_out
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        1.612     4.112    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         1.861     4.364    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X109Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_time_reg[31]/C
                         clock pessimism              0.000     4.364    
                         clock uncertainty           -0.278     4.086    
    SLICE_X109Y101       FDRE (Setup_fdre_C_CE)      -0.205     3.881    TEST_i/SDDR_CT_0/U0/b_time_reg[31]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 -3.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.107%)  route 0.325ns (60.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y99        FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.325     1.462    TEST_i/SDDR_CT_0/U0/RESETN
    SLICE_X112Y107       LUT3 (Prop_lut3_I2_O)        0.045     1.507 r  TEST_i/SDDR_CT_0/U0/b_drdy_i_1/O
                         net (fo=1, routed)           0.000     1.507    TEST_i/SDDR_CT_0/U0/b_drdy_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.995     0.997    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X112Y107       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_drdy_reg/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.278     1.275    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.120     1.395    TEST_i/SDDR_CT_0/U0/b_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/ig1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.635%)  route 0.259ns (55.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.718     1.054    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y103       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     1.218 f  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.259     1.477    TEST_i/SDDR_CT_0/U0/FSEL
    SLICE_X113Y102       LUT6 (Prop_lut6_I2_O)        0.045     1.522 r  TEST_i/SDDR_CT_0/U0/ig1_i_1/O
                         net (fo=1, routed)           0.000     1.522    TEST_i/SDDR_CT_0/U0/ig1_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/ig1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.997     0.999    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/ig1_reg/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.278     1.277    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.092     1.369    TEST_i/SDDR_CT_0/U0/ig1_reg
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.209ns (35.669%)  route 0.377ns (64.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y99        FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.377     1.514    TEST_i/SDDR_CT_0/U0/RESETN
    SLICE_X113Y105       LUT4 (Prop_lut4_I2_O)        0.045     1.559 r  TEST_i/SDDR_CT_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000     1.559    TEST_i/SDDR_CT_0/U0/ctr_rst_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  TEST_i/SDDR_CT_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.996     0.998    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y105       FDRE                                         r  TEST_i/SDDR_CT_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.998    
                         clock uncertainty            0.278     1.276    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.092     1.368    TEST_i/SDDR_CT_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/dd_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.003%)  route 0.306ns (56.997%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.718     1.054    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y104       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.195 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.150     1.345    TEST_i/SDDR_CT_0/U0/BIDIR
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.045     1.390 f  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=2, routed)           0.156     1.546    TEST_i/SDDR_CT_0/U0/dd_0[2]_i_2_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I2_O)        0.045     1.591 r  TEST_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.000     1.591    TEST_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X113Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/dd_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.997     0.999    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X113Y102       FDRE                                         r  TEST_i/SDDR_CT_0/U0/dd_0_reg[2]/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.278     1.277    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.092     1.369    TEST_i/SDDR_CT_0/U0/dd_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/b_armed_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.401%)  route 0.350ns (62.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y99        FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.227     1.364    TEST_i/SDDR_CT_0/U0/RESETN
    SLICE_X113Y101       LUT2 (Prop_lut2_I0_O)        0.045     1.409 r  TEST_i/SDDR_CT_0/U0/b_waiting_i_1/O
                         net (fo=2, routed)           0.122     1.531    TEST_i/SDDR_CT_0/U0/b_waiting
    SLICE_X112Y100       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_armed_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.997     0.999    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X112Y100       FDRE                                         r  TEST_i/SDDR_CT_0/U0/b_armed_reg/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.278     1.277    
    SLICE_X112Y100       FDRE (Hold_fdre_C_CE)       -0.016     1.261    TEST_i/SDDR_CT_0/U0/b_armed_reg
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.113%)  route 0.386ns (64.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y99        FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.164     1.300    TEST_i/SDDR_CT_0/U0/RESETN
    SLICE_X111Y99        LUT2 (Prop_lut2_I1_O)        0.045     1.345 r  TEST_i/SDDR_CT_0/U0/D0[2]_i_1/O
                         net (fo=38, routed)          0.223     1.568    TEST_i/SDDR_CT_0/U0/D0[2]_i_1_n_0
    SLICE_X107Y100       FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.994     0.996    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y100       FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[27]/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.278     1.274    
    SLICE_X107Y100       FDRE (Hold_fdre_C_CE)       -0.039     1.235    TEST_i/SDDR_CT_0/U0/CTIME_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.113%)  route 0.386ns (64.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y99        FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.164     1.300    TEST_i/SDDR_CT_0/U0/RESETN
    SLICE_X111Y99        LUT2 (Prop_lut2_I1_O)        0.045     1.345 r  TEST_i/SDDR_CT_0/U0/D0[2]_i_1/O
                         net (fo=38, routed)          0.223     1.568    TEST_i/SDDR_CT_0/U0/D0[2]_i_1_n_0
    SLICE_X107Y100       FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.994     0.996    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y100       FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[31]/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.278     1.274    
    SLICE_X107Y100       FDRE (Hold_fdre_C_CE)       -0.039     1.235    TEST_i/SDDR_CT_0/U0/CTIME_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/dd_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.231ns (35.136%)  route 0.426ns (64.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.718     1.054    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y104       FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.195 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=17, routed)          0.236     1.431    TEST_i/SDDR_CT_0/U0/BIDIR
    SLICE_X113Y103       LUT3 (Prop_lut3_I1_O)        0.045     1.476 r  TEST_i/SDDR_CT_0/U0/dd_0[1]_i_4/O
                         net (fo=4, routed)           0.191     1.666    TEST_i/SDDR_CT_0/U0/dd_0[1]_i_4_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I3_O)        0.045     1.711 r  TEST_i/SDDR_CT_0/U0/dd_0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.711    TEST_i/SDDR_CT_0/U0/dd_0[0]
    SLICE_X110Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/dd_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.997     0.999    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X110Y101       FDRE                                         r  TEST_i/SDDR_CT_0/U0/dd_0_reg[0]/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.278     1.277    
    SLICE_X110Y101       FDRE (Hold_fdre_C_D)         0.092     1.369    TEST_i/SDDR_CT_0/U0/dd_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.182%)  route 0.338ns (61.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y99        FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.164     1.300    TEST_i/SDDR_CT_0/U0/RESETN
    SLICE_X111Y99        LUT2 (Prop_lut2_I1_O)        0.045     1.345 r  TEST_i/SDDR_CT_0/U0/D0[2]_i_1/O
                         net (fo=38, routed)          0.175     1.520    TEST_i/SDDR_CT_0/U0/D0[2]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.908     0.910    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X108Y98        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[12]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.278     1.188    
    SLICE_X108Y98        FDRE (Hold_fdre_C_CE)       -0.016     1.172    TEST_i/SDDR_CT_0/U0/CTIME_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_i/SDDR_CT_0/U0/CTIME_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.182%)  route 0.338ns (61.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.637     0.973    TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y99        FDRE                                         r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.164     1.300    TEST_i/SDDR_CT_0/U0/RESETN
    SLICE_X111Y99        LUT2 (Prop_lut2_I1_O)        0.045     1.345 r  TEST_i/SDDR_CT_0/U0/D0[2]_i_1/O
                         net (fo=38, routed)          0.175     1.520    TEST_i/SDDR_CT_0/U0/D0[2]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1232, routed)        0.864     0.864    TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    TEST_i/clk_wiz_0/inst/clk_out2_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=132, routed)         0.908     0.910    TEST_i/SDDR_CT_0/U0/MCLK
    SLICE_X108Y98        FDRE                                         r  TEST_i/SDDR_CT_0/U0/CTIME_reg[13]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.278     1.188    
    SLICE_X108Y98        FDRE (Hold_fdre_C_CE)       -0.016     1.172    TEST_i/SDDR_CT_0/U0/CTIME_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.348    





