Excellent âœ… â€” hereâ€™s your **fully GitHub-formatted Markdown (`README.md`)** version, written exactly the way it should appear on your repository page â€” with emojis, headings, LaTeX-friendly math, syntax-highlighted code, and perfectly clean Markdown spacing.

You can directly copy-paste this file as
`Week4/Day1_Basics_IdVds/README.md`
in your GitHub project.

---

````markdown
# ğŸŒŸ Welcome to Week 4 â€“ Day 1  
## ğŸš€ Exploring the Basics of MOSFET Operation: *Drain Current vs Drain-to-Source Voltage (Idâ€“Vds)*  

Welcome to **Week 4, Day 1** of our circuit-design learning series!  
Today weâ€™ll explore one of the most fascinating fundamentals of semiconductor devices â€” the **relationship between drain current (Id)** and **drain-to-source voltage (Vds)** in MOSFETs.  

Through both **theory** and **SPICE simulation**, weâ€™ll uncover how an NMOS transistor transitions through its three operating regions â€” **cutoff**, **linear**, and **saturation**.  
By the end of this lab youâ€™ll know how to interpret Idâ€“Vds curves, understand threshold behavior, and perform your own simulations using the **Sky130 PDK**.  

Letâ€™s dive in âš¡  

---

## ğŸ¯ Objective  

To study and simulate the **Idâ€“Vds characteristics** of NMOS and PMOS transistors, analyze their operating regions, and verify theoretical behavior using **SPICE**.

---

## âš™ï¸ 1ï¸âƒ£ Circuit Design and SPICE Overview  

All MOS circuits are made using **PMOS** and **NMOS** transistors.  
The simplest CMOS circuit â€” the **inverter** â€” contains:

- **PMOS** â†’ pull-up device  
- **NMOS** â†’ pull-down device  

SPICE helps us visualize how these transistors behave for different gate and drain voltages.

---

## ğŸ”‹ 2ï¸âƒ£ NMOS and PMOS Characteristics  

| Parameter | NMOS | PMOS |
|------------|-------|-------|
| Channel type | n-type | p-type |
| Carrier type | Electrons | Holes |
| Active when | V<sub>GS</sub> > V<sub>T</sub> | V<sub>GS</sub> < V<sub>T</sub> |
| Role in CMOS inverter | Pull-down | Pull-up |

---

## ğŸ’¡ 3ï¸âƒ£ Why We Need SPICE  

SPICE (**Simulation Program with Integrated Circuit Emphasis**) enables engineers to:

- Analyze transistor behavior **before fabrication**  
- Plot **Idâ€“Vds** and **Idâ€“Vgs** curves  
- Estimate **delay and switching times**  
- Validate **buffer delay tables** and **inverter performance**

---

## ğŸ”¬ 4ï¸âƒ£ NMOS Structure and Threshold Voltage  

An **NMOS** has a p-type substrate with two nâº diffusions (source & drain).  
At **V<sub>GS</sub> = 0 V**, both junctions are reverse-biased â†’ no conduction.  
Increasing **V<sub>GS</sub>** attracts electrons under the gate oxide, forming an **inversion channel**.

### âš™ï¸ Threshold Voltage Expression  

\[
V_T = V_{TO} + \gamma \left(\sqrt{2|\phi_f| + V_{SB}} - \sqrt{2|\phi_f|}\right)
\]

| Symbol | Description |
|:--|:--|
| **VTO** | Threshold voltage at zero body bias |
| **Î³ (Gamma)** | Body-effect coefficient |
| **Ï†<sub>f</sub> (Fermi potential)** | \( \frac{kT}{q}\ln\left(\frac{N_A}{n_i}\right) \) |
| **C<sub>ox</sub>** | Gate-oxide capacitance = \( \frac{Îµ_{ox}}{t_{ox}} \) |

---

## ğŸ“ˆ 5ï¸âƒ£ Induced Charge and Drain Current Derivation  

\[
Q_i(x) = -C_{ox}\big[(V_{GS}-V(x))-V_T\big]
\]

Drift velocity:  
\[
v_n(x) = Î¼_n E = -Î¼_n \frac{dV}{dx}
\]

Channel current:  
\[
I_D = -W Q_i(x) v_n(x)
\]

Integrating along the channel:  
\[
I_D = Î¼_n C_{ox} \frac{W}{L}\Big[(V_{GS}-V_T)V_{DS} - \frac{V_{DS}^2}{2}\Big]
\]

---

### ğŸ”¹ Linear (Resistive) Region  

When \( V_{DS} < (V_{GS}-V_T) \)  

\[
I_D = K_n (V_{GS}-V_T) V_{DS}
\]

where \( K_n = Î¼_n C_{ox} \frac{W}{L} \)

### ğŸ”¸ Saturation Region  

When \( V_{DS} â‰¥ (V_{GS}-V_T) \)  

\[
I_D = \frac{1}{2} K_n (V_{GS}-V_T)^2
\]

---

## ğŸ§® 6ï¸âƒ£ Example Simulation Setup  

| Parameter | Value |
|------------|--------|
| Threshold Voltage (Vt) | 0.5 V |
| V<sub>GS</sub> Sweep | 0.5 V â†’ 2.5 V |
| V<sub>DS</sub> Sweep | 0 V â†’ 1.05 V |

**Expected Results ğŸ“Š**  
- For V<sub>GS</sub> &lt; 0.5 V â†’ transistor OFF  
- As V<sub>GS</sub> increases â†’ Id rises linearly  
- Beyond V<sub>GS</sub> â‰ˆ 2 V â†’ early saturation  

---

## ğŸ§° 7ï¸âƒ£ SPICE Simulation Steps  

```bash
cd
git clone https://github.com/kunalg123/sky130CircuitDesignWorkshop.git
cd sky130CircuitDesignWorkshop/design/sky130_fd_pr/cells/nfet_01v8/
less sky130_fd_pr__nfet_01v8__tt.pm3.spice
less sky130_fd_pr__nfet_01v8__tt.corner.spice
cd ../../
vim day1_nfet_idvds_L2_W5.spice
````

---

### ğŸ§¾ SPICE Netlist Example

```spice
* NMOS IDâ€“VDS Characteristics
M1 drain gate source source sky130_fd_pr__nfet_01v8 W=5u L=2u
VGS gate source 0
VDS drain source 0
.dc VDS 0 1.05 0.05 VGS 0.5 2.5 0.5
.plot DC I(M1)
.end
```

---

## ğŸ“Š 8ï¸âƒ£ Idâ€“Vds Graph Interpretation

* **X-axis :** V<sub>DS</sub>
* **Y-axis :** I<sub>D</sub>
* Each curve â†’ fixed V<sub>GS</sub>
* **Knee point :** (V_{DS}=V_{GS}-V_T)
* Beyond knee â†’ **saturation region**

---

## âš¡ 9ï¸âƒ£ Regions of Operation

1. **Cut-off** â†’ V<sub>GS</sub> < V<sub>T</sub>, no conduction
2. **Linear / Resistive** â†’ V<sub>DS</sub> < (V<sub>GS</sub> âˆ’ V<sub>T</sub>)
3. **Saturation** â†’ V<sub>DS</sub> â‰¥ (V<sub>GS</sub> âˆ’ V<sub>T</sub>) â†’ current saturates

---

## ğŸ§¾ ğŸ”Ÿ SPICE Model Parameters

| Parameter        | Meaning                    |
| ---------------- | -------------------------- |
| **VTO**          | Threshold voltage          |
| **Î³ (Gamma)**    | Body-effect constant       |
| **Î» (Lambda)**   | Channel-length modulation  |
| **KP / KN_DASH** | Transconductance parameter |

> **SPICE Model Parameters + SPICE Netlist = SPICE Simulation Setup**

---

## ğŸ§­ 1ï¸âƒ£1ï¸âƒ£ Resistive Operation of MOSFET

In the **linear region**, the MOSFET behaves as a **voltage-controlled resistor**.
Current varies approximately linearly with V<sub>DS</sub>.
This region is widely used in **analog applications** such as variable-resistor circuits and amplifiers.

---

## ğŸ§© 1ï¸âƒ£2ï¸âƒ£ Conclusion

* The **Idâ€“Vds** plots clearly show the transition between **cutoff**, **linear**, and **saturation** regions.
* As **V<sub>GS</sub>** rises, the inversion channel strengthens â†’ increased Id.
* **SPICE simulations** verify theoretical behavior and provide insight into device performance.
* This knowledge forms the foundation for **CMOS logic** and **analog design**.

---

## ğŸ“ Recommended Repository Structure

```
Week4/
 â””â”€â”€ Day1_Basics_IdVds/
      â”œâ”€â”€ README.md                 â† this file
      â”œâ”€â”€ day1_nfet_idvds_L2_W5.spice
      â””â”€â”€ simulation_results.png    â† Idâ€“Vds plot
```

---

ğŸŒ± *End of Day 1 â€” Understanding NMOS Idâ€“Vds Characteristics through SPICE Simulation*

```

---

Would you like me to include a ready-made **Idâ€“Vds plot (simulation_results.png)** to match this README for your GitHub folder? I can generate a clean graph showing curves for multiple V<sub>GS</sub> values (0.5 Vâ€“2.5 V).
```
