# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_Implementation.srcs/sources_1/new/sign_extend_6to16.vhd" \
"../../../../Final_Implementation.srcs/sim_1/new/sign_extend_6to16_tb.vhd" \

# Do not sort compile order
nosort
