Analysis & Synthesis report for Top
Sat Dec 03 23:42:04 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL
 13. Parameter Settings for User Entity Instance: ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_ns:U0_multiplier_ns
 14. Parameter Settings for User Entity Instance: ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out
 15. Port Connectivity Checks: "ram:U1_ram"
 16. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out|cla32:U2_cla64"
 17. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out|cla32:U0_cla64"
 18. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL"
 19. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|mux16_32bits:U13_mux16_32bits"
 20. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder"
 21. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|ASR32:U10_ASR"
 22. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSR32:U9_LSR|mx4:U31_mx4"
 23. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSR32:U9_LSR|mx4:U30_mx4"
 24. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSR32:U9_LSR|mx4:U29_mx4"
 25. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSR32:U9_LSR"
 26. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL|mx4:U2_mx4"
 27. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL|mx4:U1_mx4"
 28. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL|mx4:U0_mx4"
 29. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL"
 30. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU"
 31. Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal"
 32. Port Connectivity Checks: "BUS:U0_BUS|mux3_32bit:U4_mux3_32bit"
 33. Port Connectivity Checks: "BUS:U0_BUS|mux2_32bit:U2_mux2_32bit"
 34. Port Connectivity Checks: "BUS:U0_BUS|mux2_8bit:U1_mux2_8bit"
 35. Port Connectivity Checks: "BUS:U0_BUS|mux2:U0_mux2"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 03 23:42:04 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Top                                         ;
; Top-level Entity Name           ; Top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1058                                        ;
; Total pins                      ; 77                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Top                ; Top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; CAL.v                            ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/CAL.v          ;         ;
; cla_module.v                     ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/cla_module.v   ;         ;
; MUL.v                            ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/MUL.v          ;         ;
; BUS.v                            ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/BUS.v          ;         ;
; Top.v                            ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/Top.v          ;         ;
; ram.v                            ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/ram.v          ;         ;
; gates.v                          ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/gates.v        ;         ;
; mux_module.v                     ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/mux_module.v   ;         ;
; ALUwMUL.v                        ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/ALUwMUL.v      ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/ALU.v          ;         ;
; shift_module.v                   ; yes             ; User Verilog HDL File  ; C:/2-2/COMEX/Project/project1/shift_module.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 805       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 365       ;
;     -- 7 input functions                    ; 256       ;
;     -- 6 input functions                    ; 52        ;
;     -- 5 input functions                    ; 3         ;
;     -- 4 input functions                    ; 17        ;
;     -- <=3 input functions                  ; 37        ;
;                                             ;           ;
; Dedicated logic registers                   ; 1058      ;
;                                             ;           ;
; I/O pins                                    ; 77        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1058      ;
; Total fan-out                               ; 6601      ;
; Average fan-out                             ; 4.19      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                               ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                      ; Entity Name ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------+-------------+--------------+
; |Top                             ; 365 (0)             ; 1058 (0)                  ; 0                 ; 0          ; 77   ; 0            ; |Top                                     ; Top         ; work         ;
;    |BUS:U0_BUS|                  ; 39 (0)              ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:U0_BUS                          ; BUS         ; work         ;
;       |bus_addr:U3_bus_addr|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:U0_BUS|bus_addr:U3_bus_addr     ; bus_addr    ; work         ;
;       |mux2_8bit:U1_mux2_8bit|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:U0_BUS|mux2_8bit:U1_mux2_8bit   ; mux2_8bit   ; work         ;
;       |mux3_32bit:U4_mux3_32bit| ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:U0_BUS|mux3_32bit:U4_mux3_32bit ; mux3_32bit  ; work         ;
;    |ram:U1_ram|                  ; 326 (326)           ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |Top|ram:U1_ram                          ; ram         ; work         ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+--------------------------------------------------------------------------------+--------------------+
; Register name                                                                  ; Reason for Removal ;
+--------------------------------------------------------------------------------+--------------------+
; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|result[0]                             ; Lost fanout        ;
; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|state[0,1]                            ; Lost fanout        ;
; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|cnt[0..5]                             ; Lost fanout        ;
; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|result[1..63]                         ; Lost fanout        ;
; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out|sign ; Lost fanout        ;
; Total Number of Removed Registers = 73                                         ;                    ;
+--------------------------------------------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+-----------------------------------------------------+--------------------+--------------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal ; Registers Removed due to This Register                                         ;
+-----------------------------------------------------+--------------------+--------------------------------------------------------------------------------+
; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|result[0]  ; Lost Fanouts       ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|state[1],                             ;
;                                                     ;                    ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|state[0],                             ;
;                                                     ;                    ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|cnt[5],                               ;
;                                                     ;                    ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|cnt[4],                               ;
;                                                     ;                    ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|cnt[3],                               ;
;                                                     ;                    ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|cnt[2],                               ;
;                                                     ;                    ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|cnt[1],                               ;
;                                                     ;                    ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|cnt[0],                               ;
;                                                     ;                    ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|result[2],                            ;
;                                                     ;                    ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|result[1]                             ;
; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|result[62] ; Lost Fanouts       ; ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out|sign ;
+-----------------------------------------------------+--------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1058  ;
; Number of registers using Synchronous Clear  ; 1056  ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top|ram:U1_ram|S_dout[11]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Top|BUS:U0_BUS|mux3_32bit:U4_mux3_32bit|y[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; INIT           ; 00    ; Unsigned Binary                                              ;
; CAL            ; 01    ; Unsigned Binary                                              ;
; DONE           ; 10    ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_ns:U0_multiplier_ns ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; INIT           ; 00    ; Unsigned Binary                                                                             ;
; CAL            ; 01    ; Unsigned Binary                                                                             ;
; DONE           ; 10    ; Unsigned Binary                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; INIT           ; 00    ; Unsigned Binary                                                                               ;
; CAL            ; 01    ; Unsigned Binary                                                                               ;
; DONE           ; 10    ; Unsigned Binary                                                                               ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:U1_ram"                                                                                                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out|cla32:U2_cla64" ;
+------+--------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at VCC                                                                              ;
; co   ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out|cla32:U0_cla64" ;
+------+--------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at GND                                                                              ;
; co   ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL"                                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; op_start ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; op_clear ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|mux16_32bits:U13_mux16_32bits" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; n    ; Input ; Info     ; Stuck at GND                                                             ;
; o    ; Input ; Info     ; Stuck at GND                                                             ;
; p    ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder"                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; co_prev ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; co      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|ASR32:U10_ASR" ;
+----------+-------+----------+------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                              ;
+----------+-------+----------+------------------------------------------------------+
; shamt[1] ; Input ; Info     ; Stuck at GND                                         ;
; shamt[0] ; Input ; Info     ; Stuck at VCC                                         ;
+----------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSR32:U9_LSR|mx4:U31_mx4" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                        ;
; d2   ; Input ; Info     ; Stuck at GND                                                        ;
; d3   ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSR32:U9_LSR|mx4:U30_mx4" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                        ;
; d3   ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSR32:U9_LSR|mx4:U29_mx4" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; d3   ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSR32:U9_LSR" ;
+----------+-------+----------+-----------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                             ;
+----------+-------+----------+-----------------------------------------------------+
; shamt[1] ; Input ; Info     ; Stuck at GND                                        ;
; shamt[0] ; Input ; Info     ; Stuck at VCC                                        ;
+----------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL|mx4:U2_mx4" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; d3   ; Input ; Info     ; Stuck at GND                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL|mx4:U1_mx4" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                       ;
; d3   ; Input ; Info     ; Stuck at GND                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL|mx4:U0_mx4" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                       ;
; d2   ; Input ; Info     ; Stuck at GND                                                       ;
; d3   ; Input ; Info     ; Stuck at GND                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL" ;
+----------+-------+----------+-----------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                             ;
+----------+-------+----------+-----------------------------------------------------+
; shamt[1] ; Input ; Info     ; Stuck at GND                                        ;
; shamt[0] ; Input ; Info     ; Stuck at VCC                                        ;
+----------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU"                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; opdone ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "opdone[31..1]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUwMUL:U2_ALUwMUL|CAL:U0_cal"                                                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; re[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; opdone     ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "opdone[63..32]" have no fanouts ;
; opdone     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "BUS:U0_BUS|mux3_32bit:U4_mux3_32bit" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "BUS:U0_BUS|mux2_32bit:U2_mux2_32bit" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "BUS:U0_BUS|mux2_8bit:U1_mux2_8bit" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "BUS:U0_BUS|mux2:U0_mux2" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; a    ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1058                        ;
;     CLR               ; 2                           ;
;     ENA SCLR          ; 1024                        ;
;     SCLR              ; 32                          ;
; arriav_lcell_comb     ; 365                         ;
;     extend            ; 256                         ;
;         7 data inputs ; 256                         ;
;     normal            ; 109                         ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 3                           ;
;         6 data inputs ; 52                          ;
; boundary_port         ; 77                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 03 23:41:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb_top.v
    Info (12023): Found entity 1: tb_Top File: C:/2-2/COMEX/Project/project1/tb_Top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cal.v
    Info (12023): Found entity 1: CAL File: C:/2-2/COMEX/Project/project1/CAL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_shifter8.v
    Info (12023): Found entity 1: tb_shifter File: C:/2-2/COMEX/Project/project1/tb_shifter8.v Line: 3
Info (12021): Found 6 design units, including 6 entities, in source file cla_module.v
    Info (12023): Found entity 1: cla32 File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 2
    Info (12023): Found entity 2: cla4 File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 27
    Info (12023): Found entity 3: fa_v2 File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 51
    Info (12023): Found entity 4: clb4 File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 63
    Info (12023): Found entity 5: cla4_ov File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 115
    Info (12023): Found entity 6: cla32_ov File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 138
Info (12021): Found 3 design units, including 3 entities, in source file mul.v
    Info (12023): Found entity 1: MUL File: C:/2-2/COMEX/Project/project1/MUL.v Line: 1
    Info (12023): Found entity 2: multiplier_ns File: C:/2-2/COMEX/Project/project1/MUL.v Line: 43
    Info (12023): Found entity 3: multiplier_out File: C:/2-2/COMEX/Project/project1/MUL.v Line: 83
Info (12021): Found 2 design units, including 2 entities, in source file bus.v
    Info (12023): Found entity 1: BUS File: C:/2-2/COMEX/Project/project1/BUS.v Line: 1
    Info (12023): Found entity 2: bus_addr File: C:/2-2/COMEX/Project/project1/BUS.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: Top File: C:/2-2/COMEX/Project/project1/Top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/2-2/COMEX/Project/project1/ram.v Line: 1
Info (12021): Found 23 design units, including 23 entities, in source file gates.v
    Info (12023): Found entity 1: _inv File: C:/2-2/COMEX/Project/project1/gates.v Line: 2
    Info (12023): Found entity 2: _nand2 File: C:/2-2/COMEX/Project/project1/gates.v Line: 12
    Info (12023): Found entity 3: _and2 File: C:/2-2/COMEX/Project/project1/gates.v Line: 22
    Info (12023): Found entity 4: _or2 File: C:/2-2/COMEX/Project/project1/gates.v Line: 32
    Info (12023): Found entity 5: _xor2 File: C:/2-2/COMEX/Project/project1/gates.v Line: 43
    Info (12023): Found entity 6: _and3 File: C:/2-2/COMEX/Project/project1/gates.v Line: 60
    Info (12023): Found entity 7: _and4 File: C:/2-2/COMEX/Project/project1/gates.v Line: 69
    Info (12023): Found entity 8: _and5 File: C:/2-2/COMEX/Project/project1/gates.v Line: 78
    Info (12023): Found entity 9: _or3 File: C:/2-2/COMEX/Project/project1/gates.v Line: 87
    Info (12023): Found entity 10: _or4 File: C:/2-2/COMEX/Project/project1/gates.v Line: 96
    Info (12023): Found entity 11: _or5 File: C:/2-2/COMEX/Project/project1/gates.v Line: 105
    Info (12023): Found entity 12: _inv_4bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 114
    Info (12023): Found entity 13: _and2_4bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 121
    Info (12023): Found entity 14: _or2_4bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 129
    Info (12023): Found entity 15: _xor2_4bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 137
    Info (12023): Found entity 16: _xnor2_4bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 147
    Info (12023): Found entity 17: _inv_32bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 155
    Info (12023): Found entity 18: _and2_32bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 162
    Info (12023): Found entity 19: _or2_32bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 168
    Info (12023): Found entity 20: _xor2_32bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 174
    Info (12023): Found entity 21: _xnor2_32bits File: C:/2-2/COMEX/Project/project1/gates.v Line: 189
    Info (12023): Found entity 22: SLT File: C:/2-2/COMEX/Project/project1/gates.v Line: 204
    Info (12023): Found entity 23: SGT File: C:/2-2/COMEX/Project/project1/gates.v Line: 216
Info (12021): Found 5 design units, including 5 entities, in source file mux_module.v
    Info (12023): Found entity 1: mux2 File: C:/2-2/COMEX/Project/project1/mux_module.v Line: 1
    Info (12023): Found entity 2: mux2_8bit File: C:/2-2/COMEX/Project/project1/mux_module.v Line: 9
    Info (12023): Found entity 3: mux2_32bit File: C:/2-2/COMEX/Project/project1/mux_module.v Line: 18
    Info (12023): Found entity 4: mux3_32bit File: C:/2-2/COMEX/Project/project1/mux_module.v Line: 27
    Info (12023): Found entity 5: mux16_32bits File: C:/2-2/COMEX/Project/project1/mux_module.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file aluwmul.v
    Info (12023): Found entity 1: ALUwMUL File: C:/2-2/COMEX/Project/project1/ALUwMUL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/2-2/COMEX/Project/project1/ALU.v Line: 1
Info (12021): Found 9 design units, including 9 entities, in source file shift_module.v
    Info (12023): Found entity 1: shifter32 File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 1
    Info (12023): Found entity 2: cc_logic File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 16
    Info (12023): Found entity 3: LSL32 File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 50
    Info (12023): Found entity 4: LSR32 File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 93
    Info (12023): Found entity 5: ASR32 File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 134
    Info (12023): Found entity 6: mx2 File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 175
    Info (12023): Found entity 7: mx4 File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 188
    Info (12023): Found entity 8: _register32_r File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 203
    Info (12023): Found entity 9: _dff_r File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 244
Info (12021): Found 1 design units, including 1 entities, in source file tb_mul.v
    Info (12023): Found entity 1: tb_MUL File: C:/2-2/COMEX/Project/project1/tb_MUL.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_alu.v
    Info (12023): Found entity 1: tb_ALU File: C:/2-2/COMEX/Project/project1/tb_ALU.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/2-2/COMEX/Project/project1/test.v Line: 3
Info (12127): Elaborating entity "Top" for the top level hierarchy
Info (12128): Elaborating entity "BUS" for hierarchy "BUS:U0_BUS" File: C:/2-2/COMEX/Project/project1/Top.v Line: 17
Info (12128): Elaborating entity "mux2" for hierarchy "BUS:U0_BUS|mux2:U0_mux2" File: C:/2-2/COMEX/Project/project1/BUS.v Line: 22
Info (12128): Elaborating entity "mux2_8bit" for hierarchy "BUS:U0_BUS|mux2_8bit:U1_mux2_8bit" File: C:/2-2/COMEX/Project/project1/BUS.v Line: 23
Info (12128): Elaborating entity "mux2_32bit" for hierarchy "BUS:U0_BUS|mux2_32bit:U2_mux2_32bit" File: C:/2-2/COMEX/Project/project1/BUS.v Line: 24
Info (12128): Elaborating entity "bus_addr" for hierarchy "BUS:U0_BUS|bus_addr:U3_bus_addr" File: C:/2-2/COMEX/Project/project1/BUS.v Line: 26
Info (12128): Elaborating entity "mux3_32bit" for hierarchy "BUS:U0_BUS|mux3_32bit:U4_mux3_32bit" File: C:/2-2/COMEX/Project/project1/BUS.v Line: 40
Info (12128): Elaborating entity "ALUwMUL" for hierarchy "ALUwMUL:U2_ALUwMUL" File: C:/2-2/COMEX/Project/project1/Top.v Line: 19
Info (12128): Elaborating entity "CAL" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal" File: C:/2-2/COMEX/Project/project1/ALUwMUL.v Line: 13
Warning (10034): Output port "opdone[63..2]" at CAL.v(6) has no driver File: C:/2-2/COMEX/Project/project1/CAL.v Line: 6
Info (12128): Elaborating entity "ALU" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU" File: C:/2-2/COMEX/Project/project1/CAL.v Line: 14
Info (12128): Elaborating entity "_inv_32bits" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_inv_32bits:U0_inv_32bits" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 14
Info (12128): Elaborating entity "_and2_32bits" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_and2_32bits:U2_and2_32bits" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 18
Info (12128): Elaborating entity "_or2_32bits" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_or2_32bits:U3_or2_32bits" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 19
Info (12128): Elaborating entity "_xor2_32bits" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_xor2_32bits:U4_xor2_32bits" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 20
Info (12128): Elaborating entity "_xor2_4bits" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_xor2_32bits:U4_xor2_32bits|_xor2_4bits:U0_xor2_4bits" File: C:/2-2/COMEX/Project/project1/gates.v Line: 178
Info (12128): Elaborating entity "_xor2" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_xor2_32bits:U4_xor2_32bits|_xor2_4bits:U0_xor2_4bits|_xor2:U0_xor2" File: C:/2-2/COMEX/Project/project1/gates.v Line: 140
Info (12128): Elaborating entity "_inv" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_xor2_32bits:U4_xor2_32bits|_xor2_4bits:U0_xor2_4bits|_xor2:U0_xor2|_inv:U0_inv" File: C:/2-2/COMEX/Project/project1/gates.v Line: 51
Info (12128): Elaborating entity "_and2" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_xor2_32bits:U4_xor2_32bits|_xor2_4bits:U0_xor2_4bits|_xor2:U0_xor2|_and2:U2_and2" File: C:/2-2/COMEX/Project/project1/gates.v Line: 53
Info (12128): Elaborating entity "_or2" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_xor2_32bits:U4_xor2_32bits|_xor2_4bits:U0_xor2_4bits|_xor2:U0_xor2|_or2:U4_or2" File: C:/2-2/COMEX/Project/project1/gates.v Line: 55
Info (12128): Elaborating entity "_xnor2_32bits" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_xnor2_32bits:U5_xnor2_32bits" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 21
Info (12128): Elaborating entity "_xnor2_4bits" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_xnor2_32bits:U5_xnor2_32bits|_xnor2_4bits:U0_xnor2_4bits" File: C:/2-2/COMEX/Project/project1/gates.v Line: 193
Info (12128): Elaborating entity "_inv_4bits" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|_xnor2_32bits:U5_xnor2_32bits|_xnor2_4bits:U0_xnor2_4bits|_inv_4bits:U1_inv_4bits" File: C:/2-2/COMEX/Project/project1/gates.v Line: 152
Info (12128): Elaborating entity "SLT" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|SLT:U6_SLT" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 23
Info (12128): Elaborating entity "SGT" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|SGT:U7_SGT" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 25
Info (12128): Elaborating entity "LSL32" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 27
Info (12128): Elaborating entity "mx4" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL|mx4:U0_mx4" File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 57
Info (12128): Elaborating entity "mx2" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL|mx4:U0_mx4|mx2:U0_mx2" File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 195
Info (12128): Elaborating entity "_nand2" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSL32:U8_LSL|mx4:U0_mx4|mx2:U0_mx2|_nand2:U1_nand2" File: C:/2-2/COMEX/Project/project1/shift_module.v Line: 182
Info (12128): Elaborating entity "LSR32" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|LSR32:U9_LSR" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 29
Info (12128): Elaborating entity "ASR32" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|ASR32:U10_ASR" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 31
Info (12128): Elaborating entity "cla32_ov" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 36
Info (12128): Elaborating entity "cla4" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4:U0_cla4" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 151
Info (12128): Elaborating entity "fa_v2" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4:U0_cla4|fa_v2:U0_fa_v2" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 40
Info (12128): Elaborating entity "clb4" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4:U0_cla4|clb4:U4_clb" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 46
Info (12128): Elaborating entity "_and3" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4:U0_cla4|clb4:U4_clb|_and3:AD3_1" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 96
Info (12128): Elaborating entity "_or3" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4:U0_cla4|clb4:U4_clb|_or3:OR3_1" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 97
Info (12128): Elaborating entity "_and4" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4:U0_cla4|clb4:U4_clb|_and4:AD4_1" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 102
Info (12128): Elaborating entity "_or4" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4:U0_cla4|clb4:U4_clb|_or4:OR4_1" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 103
Info (12128): Elaborating entity "_and5" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4:U0_cla4|clb4:U4_clb|_and5:AD5_1" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 109
Info (12128): Elaborating entity "_or5" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4:U0_cla4|clb4:U4_clb|_or5:OR5_1" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 110
Info (12128): Elaborating entity "cla4_ov" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|cla32_ov:U12_adder|cla4_ov:U7_cla4_ov" File: C:/2-2/COMEX/Project/project1/cla_module.v Line: 159
Info (12128): Elaborating entity "mux16_32bits" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|ALU:U0_ALU|mux16_32bits:U13_mux16_32bits" File: C:/2-2/COMEX/Project/project1/ALU.v Line: 42
Info (12128): Elaborating entity "MUL" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL" File: C:/2-2/COMEX/Project/project1/CAL.v Line: 15
Info (12128): Elaborating entity "multiplier_ns" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_ns:U0_multiplier_ns" File: C:/2-2/COMEX/Project/project1/MUL.v Line: 37
Info (12128): Elaborating entity "multiplier_out" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out" File: C:/2-2/COMEX/Project/project1/MUL.v Line: 38
Warning (10230): Verilog HDL assignment warning at MUL.v(129): truncated value with size 64 to match size of target (32) File: C:/2-2/COMEX/Project/project1/MUL.v Line: 129
Warning (10235): Verilog HDL Always Construct warning at MUL.v(137): variable "en" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/2-2/COMEX/Project/project1/MUL.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at MUL.v(123): inferring latch(es) for variable "n_result", which holds its previous value in one or more paths through the always construct File: C:/2-2/COMEX/Project/project1/MUL.v Line: 123
Warning (10240): Verilog HDL Always Construct warning at MUL.v(123): inferring latch(es) for variable "n_sign", which holds its previous value in one or more paths through the always construct File: C:/2-2/COMEX/Project/project1/MUL.v Line: 123
Info (10041): Inferred latch for "n_sign" at MUL.v(123) File: C:/2-2/COMEX/Project/project1/MUL.v Line: 123
Info (10041): Inferred latch for "n_result[63]" at MUL.v(123) File: C:/2-2/COMEX/Project/project1/MUL.v Line: 123
Info (12128): Elaborating entity "cla32" for hierarchy "ALUwMUL:U2_ALUwMUL|CAL:U0_cal|MUL:U1_MUL|multiplier_out:U1_multiplier_out|cla32:U0_cla64" File: C:/2-2/COMEX/Project/project1/MUL.v Line: 115
Info (12128): Elaborating entity "ram" for hierarchy "ram:U1_ram" File: C:/2-2/COMEX/Project/project1/Top.v Line: 21
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "ram:U1_ram|mem" is uninferred due to asynchronous read logic File: C:/2-2/COMEX/Project/project1/ram.v Line: 9
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 73 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/2-2/COMEX/Project/project1/output_files/Top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1466 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 1389 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Sat Dec 03 23:42:04 2022
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/2-2/COMEX/Project/project1/output_files/Top.map.smsg.


