# ğŸ” GLiTCH: Leakage Evaluation Framework for Cryptographic Hardware

This repository provides a lightweight framework to evaluate side-channel leakage in unmasked cryptographic S-Box designs. It uses simulation traces (VCDs) generated via Verilog simulation (e.g., using `iverilog`) and performs automated leakage analysis using known input data.

GLiTCH enables a systematic way to explore how signal transitions reveal secret-dependent information, especially in the context of secure hardware design.

---

## ğŸ§© Overview

The toolchain consists of two main scripts:

1. **`unmasked_aes_sbox.sh`**  
   Automates Verilog simulations across multiple inputs and generates switching activity traces (VCDs) for each run.

2. **`analyze_leaks.py`**  
   Analyzes the generated traces using side-channel metrics like Guessing Entropy (GE) by correlating them with known input values.

---

## ğŸ“ Directory Structure

```
.
â”œâ”€â”€ unmasked_aes_sbox.sh          # Verilog simulation driver (bash)
â”œâ”€â”€ analyze_leaks.py              # Leakage analysis script (Python)
â”œâ”€â”€ clean.sh                      # Utility to remove temporary files
â”œâ”€â”€ verilog_files/                # Folder with Verilog designs and testbenches
â”œâ”€â”€ sboxes/aes/                   # Folder for storing input VCDs and txtfile.txt
â”œâ”€â”€ vcd/                          # Output directory for VCD traces
â”œâ”€â”€ txtfile.txt                   # Plaintext input oracle (generated)
â”œâ”€â”€ output_processing/            # Post-analysis result handling
â””â”€â”€ README.md                     # This file
```

---

## ğŸ§ª Verilog Simulation: `unmasked_aes_sbox.sh`

This script performs multiple Verilog simulations for an S-Box design. For each simulation, it injects a new plaintext, uses a fixed key, and generates a corresponding VCD file.

### âœ… Usage

```bash
./unmasked_aes_sbox.sh <verilog_dir> <testbench_file> <num_iterations> <KEY>
```

### âœ… Arguments

| Argument           | Description                                                 |
|--------------------|-------------------------------------------------------------|
| `<verilog_dir>`    | Path to folder containing Verilog source files              |
| `<testbench_file>` | Top-level testbench file inside the given directory         |
| `<num_iterations>` | Number of simulations to perform (e.g., 256)                |
| `<KEY>`            | Constant key to be used during all simulations              |

### âœ… Example

```bash
./unmasked_aes_sbox.sh verilog_files/Unmasked_Sbox_AES tb_unmasked_aes_sbox.v 256 42
```

### ğŸ” What It Does

- Injects input values (e.g., plaintexts) using Verilog `\`define` macros
- Runs Icarus Verilog (`iverilog + vvp`) to simulate the design
- Dumps activity traces in standard `.vcd` format (e.g., `0.vcd`, `1.vcd`, ...)
- Saves corresponding inputs to `txtfile.txt`
- Automatically calls `analyze_leaks.py` for leakage evaluation
- Cleans up all temporary simulation artifacts

### ğŸ’¡ Notes

- The script assumes signal injection and VCD configuration happen at fixed line numbers (customizable inside the script).
- You may replace `iverilog` with any other simulator that produces VCDs.

---

## ğŸ“Š Leakage Analysis: `analyze_leaks.py`

This Python script performs post-simulation leakage analysis by correlating signal transitions in VCD files with their corresponding input values. It calculates metrics like **Guessing Entropy (GE)** and can process designs in parallel using multithreading.

### âœ… Usage

```bash
python3 analyze_leaks.py <KEY> <RESULTS_FOLDER> -n <NUM_TRACES> -r <LEAKS_FOLDER> -p <NUM_THREADS>
```

### âœ… Arguments

| Argument             | Description                                              |
|----------------------|----------------------------------------------------------|
| `<KEY>`              | Constant key used during simulation                      |
| `<RESULTS_FOLDER>`   | Prefix for the output files generated by analysis        |
| `-n <NUM_TRACES>`    | Number of VCD traces (must match lines in `txtfile.txt`) |
| `-r <LEAKS_FOLDER>`  | Folder containing `txtfile.txt` and all `.vcd` files     |
| `-p <NUM_THREADS>`   | Number of threads for parallel processing                |

### âœ… Example

```bash
python3 analyze_leaks.py 100 "FN_unmasked_aes_key_100" -n 256 -r sboxes/aes -p 32
```

### ğŸ“¤ Output

- Leakage metrics such as:
  - **Guessing Entropy (GE)**
  - Possibly Correlation Power Analysis (CPA) scores
- Processed output stored inside `output_processing/sboxes/aes/`
- Intermediate and final results saved using the given prefix (`RESULTS_FOLDER`)

---

## ğŸ§¼ Cleanup

To remove temporary build artifacts (dumpfiles, VCDs, intermediate files):

```bash
./clean.sh
```

---

## ğŸ§ª Running Only the Oracle Generator (Optional)

To generate `txtfile.txt` with a fixed set of plaintexts (e.g., 0â€“255) without simulation:

```bash
./clean.sh
for ((i=0; i<=255; i++)); do
  echo "$i" >> txtfile.txt
done
echo "txtfile.txt created successfully."
```

---

## ğŸ§‘â€ğŸ’» Maintainers

- **Rohin Menon**  
  [GitHub @RohinMenon](https://github.com/RohinMenon)

---

## ğŸ“˜ License

This repository is provided for academic and research use only. Please cite the authors if you use it in your work.

---