read_verilog ../top_latch.v
