

================================================================
== Vitis HLS Report for 'div'
================================================================
* Date:           Sun Aug  4 22:51:44 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.593 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.59>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [div.cpp:13]   --->   Operation 37 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [div.cpp:10]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in_0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in_1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_out_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_out_0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %data_in_0, i32 1" [div.cpp:14]   --->   Operation 45 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp, void %if.then, void %lor.lhs.false" [div.cpp:14]   --->   Operation 46 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %data_in_1, i32 1" [div.cpp:14]   --->   Operation 47 'nbreadreq' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_1, void %if.then, void %if.end" [div.cpp:14]   --->   Operation 48 'br' 'br_ln14' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln15 = br void %return" [div.cpp:15]   --->   Operation 49 'br' 'br_ln15' <Predicate = (!tmp_1) | (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.42ns)   --->   "%data_in_0_read = nbread i33 @_ssdm_op_NbRead.ap_fifo.volatile.i32P0A, i32 %data_in_0" [div.cpp:18]   --->   Operation 50 'nbread' 'data_in_0_read' <Predicate = (tmp & tmp_1)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in0 = extractvalue i33 %data_in_0_read" [div.cpp:18]   --->   Operation 51 'extractvalue' 'in0' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.42ns)   --->   "%data_in_1_read = nbread i33 @_ssdm_op_NbRead.ap_fifo.volatile.i32P0A, i32 %data_in_1" [div.cpp:19]   --->   Operation 52 'nbread' 'data_in_1_read' <Predicate = (tmp & tmp_1)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in1 = extractvalue i33 %data_in_1_read" [div.cpp:19]   --->   Operation 53 'extractvalue' 'in1' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [36/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 54 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 55 [35/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 55 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 56 [34/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 56 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 57 [33/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 57 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 58 [32/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 58 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 59 [31/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 59 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 60 [30/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 60 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 61 [29/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 61 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 62 [28/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 62 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 63 [27/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 63 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 64 [26/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 64 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 65 [25/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 65 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 66 [24/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 66 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 67 [23/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 67 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 68 [22/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 68 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 69 [21/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 69 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 70 [20/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 70 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 71 [19/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 71 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 72 [18/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 72 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 73 [17/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 73 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 74 [16/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 74 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 75 [15/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 75 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 76 [14/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 76 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 77 [13/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 77 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 78 [12/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 78 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 79 [11/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 79 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 80 [10/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 80 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 81 [9/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 81 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 82 [8/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 82 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 83 [7/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 83 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 84 [6/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 84 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 85 [5/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 85 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 86 [4/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 86 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 87 [3/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 87 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 88 [2/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 88 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.59>
ST_36 : Operation 89 [1/36] (1.16ns)   --->   "%sdiv_ln20 = sdiv i32 %in0, i32 %in1" [div.cpp:20]   --->   Operation 89 'sdiv' 'sdiv_ln20' <Predicate = (tmp & tmp_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 90 [1/1] (0.00ns)   --->   "%res = trunc i16 %sdiv_ln20" [div.cpp:20]   --->   Operation 90 'trunc' 'res' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_36 : Operation 91 [1/1] (1.42ns)   --->   "%empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i16P0A, i16 %data_out_0, i16 %res" [div.cpp:22]   --->   Operation 91 'nbwrite' 'empty' <Predicate = (tmp & tmp_1)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_36 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln23 = br void %return" [div.cpp:23]   --->   Operation 92 'br' 'br_ln23' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_36 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [div.cpp:23]   --->   Operation 93 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln13  (specpipeline ) [ 0000000000000000000000000000000000000]
spectopmodule_ln10 (spectopmodule) [ 0000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000]
tmp                (nbreadreq    ) [ 0111111111111111111111111111111111111]
br_ln14            (br           ) [ 0000000000000000000000000000000000000]
tmp_1              (nbreadreq    ) [ 0111111111111111111111111111111111111]
br_ln14            (br           ) [ 0000000000000000000000000000000000000]
br_ln15            (br           ) [ 0000000000000000000000000000000000000]
data_in_0_read     (nbread       ) [ 0000000000000000000000000000000000000]
in0                (extractvalue ) [ 0111111111111111111111111111111111111]
data_in_1_read     (nbread       ) [ 0000000000000000000000000000000000000]
in1                (extractvalue ) [ 0111111111111111111111111111111111111]
sdiv_ln20          (sdiv         ) [ 0000000000000000000000000000000000000]
res                (trunc        ) [ 0000000000000000000000000000000000000]
empty              (nbwrite      ) [ 0000000000000000000000000000000000000]
br_ln23            (br           ) [ 0000000000000000000000000000000000000]
ret_ln23           (ret          ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="tmp_nbreadreq_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="1" slack="0"/>
<pin id="36" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="tmp_1_nbreadreq_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="data_in_0_read_nbread_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="33" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="data_in_0_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_in_1_read_nbread_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="33" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="data_in_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="empty_nbwrite_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="16" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="empty/36 "/>
</bind>
</comp>

<comp id="67" class="1004" name="in1_fu_67">
<pin_list>
<pin id="394" dir="0" index="0" bw="33" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="in0_fu_71">
<pin_list>
<pin id="389" dir="0" index="0" bw="33" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln20/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="res_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res/36 "/>
</bind>
</comp>

<comp id="86" class="1005" name="in1_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in1 "/>
</bind>
</comp>

<comp id="90" class="1005" name="tmp_1_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="in0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in0 "/>
</bind>
</comp>

<comp id="99" class="1005" name="tmp_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="26" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="45"><net_src comp="26" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="84"><net_src comp="75" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="391"><net_src comp="48" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="392"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="396"><net_src comp="54" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="397"><net_src comp="67" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="417"><net_src comp="32" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="418"><net_src comp="71" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="419"><net_src comp="94" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="420"><net_src comp="40" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="421"><net_src comp="67" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="422"><net_src comp="86" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_0 | {36 }
 - Input state : 
	Port: div : data_in_0 | {1 }
	Port: div : data_in_1 | {1 }
  - Chain level:
	State 1
		sdiv_ln20 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		res : 1
		empty : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   sdiv   |          grp_fu_75          |   2283  |   1738  |
|----------|-----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_32     |    0    |    0    |
|          |    tmp_1_nbreadreq_fu_40    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  nbread  | data_in_0_read_nbread_fu_48 |    0    |    0    |
|          | data_in_1_read_nbread_fu_54 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  nbwrite |     empty_nbwrite_fu_60     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|          in1_fu_67          |    0    |    0    |
|          |          in0_fu_71          |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |          res_fu_81          |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   2283  |   1738  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
| in0_reg_94 |   32   |
| in1_reg_86 |   32   |
|tmp_1_reg_90|    1   |
| tmp_reg_99 |    1   |
+------------+--------+
|    Total   |   66   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_75 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_75 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  0.774  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  2283  |  1738  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2349  |  1756  |
+-----------+--------+--------+--------+
