#ifndef _CSLR_IRDA_001_H_
#define _CSLR_IRDA_001_H_

#include <cslr.h>

#include <tistdtypes.h>

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint8 RHR_THR_DLL;
    const char RSVD0[3];
    volatile Uint8 IER_DLH;
    const char RSVD1[3];
    volatile Uint8 IIR_FCR_EFR;
    const char RSVD2[3];
    volatile Uint8 LCR;
    const char RSVD3[3];
    volatile Uint8 MCR_ADDR1;
    const char RSVD4[3];
    volatile Uint8 LSR_ADDR2;
    const char RSVD5[7];
    volatile Uint8 SPR_TLR;
    const char RSVD6[3];
    volatile Uint8 MDR1;
    const char RSVD7[3];
    volatile Uint8 MDR2;
    const char RSVD8[3];
    volatile Uint8 SFLSR_TXFLL;
    const char RSVD9[3];
    volatile Uint8 RESUME_TXFLH;
    const char RSVD10[3];
    volatile Uint8 SFREGL_RXFLL;
    const char RSVD11[3];
    volatile Uint8 SFREGH_RXFLH;
    const char RSVD12[3];
    volatile Uint8 BLR;
    const char RSVD13[3];
    volatile Uint8 ACREG;
    const char RSVD14[3];
    volatile Uint8 SCR;
    const char RSVD15[3];
    volatile Uint8 SSR;
    const char RSVD16[3];
    volatile Uint8 EBLR;
    const char RSVD17[7];
    volatile Uint8 MVR;
    const char RSVD18[3];
    volatile Uint8 SYSC;
    const char RSVD19[3];
    volatile Uint8 SYSS;
    const char RSVD20[3];
    volatile Uint8 WER;
} CSL_IrdaRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* RHR_THR_DLL */

#define CSL_IRDA_RHR_THR_DLL_RHR_THR_DLL_MASK (0x000000FFu)
#define CSL_IRDA_RHR_THR_DLL_RHR_THR_DLL_SHIFT (0x00000000u)
#define CSL_IRDA_RHR_THR_DLL_RHR_THR_DLL_RESETVAL (0x00000000u)

#define CSL_IRDA_RHR_THR_DLL_RESETVAL    (0x00000000u)

/* RHR */

#define CSL_IRDA_RHR_RHR_MASK            (0x000000FFu)
#define CSL_IRDA_RHR_RHR_SHIFT           (0x00000000u)
#define CSL_IRDA_RHR_RHR_RESETVAL        (0x00000000u)

#define CSL_IRDA_RHR_RESETVAL            (0x00000000u)

/* THR */

#define CSL_IRDA_THR_THR_MASK            (0x000000FFu)
#define CSL_IRDA_THR_THR_SHIFT           (0x00000000u)
#define CSL_IRDA_THR_THR_RESETVAL        (0x00000000u)

#define CSL_IRDA_THR_RESETVAL            (0x00000000u)

/* DLL */

#define CSL_IRDA_DLL_CLOCK_LSB_MASK      (0x000000FFu)
#define CSL_IRDA_DLL_CLOCK_LSB_SHIFT     (0x00000000u)
#define CSL_IRDA_DLL_CLOCK_LSB_RESETVAL  (0x00000000u)

#define CSL_IRDA_DLL_RESETVAL            (0x00000000u)

/* IER_DLH */

#define CSL_IRDA_IER_DLH_IER_DLH_MASK    (0x000000FFu)
#define CSL_IRDA_IER_DLH_IER_DLH_SHIFT   (0x00000000u)
#define CSL_IRDA_IER_DLH_IER_DLH_RESETVAL (0x00000000u)

#define CSL_IRDA_IER_DLH_RESETVAL        (0x00000000u)

/* IER */

#define CSL_IRDA_IER_EOF_IT_MASK         (0x00000080u)
#define CSL_IRDA_IER_EOF_IT_SHIFT        (0x00000007u)
#define CSL_IRDA_IER_EOF_IT_RESETVAL     (0x00000000u)

#define CSL_IRDA_IER_LINE_STS_IT_MASK    (0x00000040u)
#define CSL_IRDA_IER_LINE_STS_IT_SHIFT   (0x00000006u)
#define CSL_IRDA_IER_LINE_STS_IT_RESETVAL (0x00000000u)

#define CSL_IRDA_IER_TX_STATUS_IT_MASK   (0x00000020u)
#define CSL_IRDA_IER_TX_STATUS_IT_SHIFT  (0x00000005u)
#define CSL_IRDA_IER_TX_STATUS_IT_RESETVAL (0x00000000u)

#define CSL_IRDA_IER_STS_FIFO_TRIG_IT_MASK (0x00000010u)
#define CSL_IRDA_IER_STS_FIFO_TRIG_IT_SHIFT (0x00000004u)
#define CSL_IRDA_IER_STS_FIFO_TRIG_IT_RESETVAL (0x00000000u)

#define CSL_IRDA_IER_RX_OVERRUN_IT_MASK  (0x00000008u)
#define CSL_IRDA_IER_RX_OVERRUN_IT_SHIFT (0x00000003u)
#define CSL_IRDA_IER_RX_OVERRUN_IT_RESETVAL (0x00000000u)

#define CSL_IRDA_IER_LAST_RX_BYTE_IT_MASK (0x00000004u)
#define CSL_IRDA_IER_LAST_RX_BYTE_IT_SHIFT (0x00000002u)
#define CSL_IRDA_IER_LAST_RX_BYTE_IT_RESETVAL (0x00000000u)

#define CSL_IRDA_IER_THR_IT_MASK         (0x00000002u)
#define CSL_IRDA_IER_THR_IT_SHIFT        (0x00000001u)
#define CSL_IRDA_IER_THR_IT_RESETVAL     (0x00000000u)

#define CSL_IRDA_IER_RHR_IT_MASK         (0x00000001u)
#define CSL_IRDA_IER_RHR_IT_SHIFT        (0x00000000u)
#define CSL_IRDA_IER_RHR_IT_RESETVAL     (0x00000000u)

#define CSL_IRDA_IER_RESETVAL            (0x00000000u)

/* DLH */

#define CSL_IRDA_DLH_CLOCK_MSB_MASK      (0x0000003Fu)
#define CSL_IRDA_DLH_CLOCK_MSB_SHIFT     (0x00000000u)
#define CSL_IRDA_DLH_CLOCK_MSB_RESETVAL  (0x00000000u)

#define CSL_IRDA_DLH_RESETVAL            (0x00000000u)

/* IIR_FCR_EFR */

#define CSL_IRDA_IIR_FCR_EFR_IIR_FCR_EFR_MASK (0x000000FFu)
#define CSL_IRDA_IIR_FCR_EFR_IIR_FCR_EFR_SHIFT (0x00000000u)
#define CSL_IRDA_IIR_FCR_EFR_IIR_FCR_EFR_RESETVAL (0x00000000u)

#define CSL_IRDA_IIR_FCR_EFR_RESETVAL    (0x00000000u)

/* IIR */

#define CSL_IRDA_IIR_EOF_IT_MASK         (0x00000080u)
#define CSL_IRDA_IIR_EOF_IT_SHIFT        (0x00000007u)
#define CSL_IRDA_IIR_EOF_IT_RESETVAL     (0x00000000u)

#define CSL_IRDA_IIR_LINE_STS_IT_MASK    (0x00000040u)
#define CSL_IRDA_IIR_LINE_STS_IT_SHIFT   (0x00000006u)
#define CSL_IRDA_IIR_LINE_STS_IT_RESETVAL (0x00000000u)

#define CSL_IRDA_IIR_TX_STATUS_IT_MASK   (0x00000020u)
#define CSL_IRDA_IIR_TX_STATUS_IT_SHIFT  (0x00000005u)
#define CSL_IRDA_IIR_TX_STATUS_IT_RESETVAL (0x00000000u)

#define CSL_IRDA_IIR_STS_FIFO_IT_MASK    (0x00000010u)
#define CSL_IRDA_IIR_STS_FIFO_IT_SHIFT   (0x00000004u)
#define CSL_IRDA_IIR_STS_FIFO_IT_RESETVAL (0x00000000u)

#define CSL_IRDA_IIR_RX_OE_IT_MASK       (0x00000008u)
#define CSL_IRDA_IIR_RX_OE_IT_SHIFT      (0x00000003u)
#define CSL_IRDA_IIR_RX_OE_IT_RESETVAL   (0x00000000u)

#define CSL_IRDA_IIR_RX_FIFO_LAST_BYTE_IT_MASK (0x00000004u)
#define CSL_IRDA_IIR_RX_FIFO_LAST_BYTE_IT_SHIFT (0x00000002u)
#define CSL_IRDA_IIR_RX_FIFO_LAST_BYTE_IT_RESETVAL (0x00000000u)

#define CSL_IRDA_IIR_THR_IT_MASK         (0x00000002u)
#define CSL_IRDA_IIR_THR_IT_SHIFT        (0x00000001u)
#define CSL_IRDA_IIR_THR_IT_RESETVAL     (0x00000000u)

#define CSL_IRDA_IIR_RHR_IT_MASK         (0x00000001u)
#define CSL_IRDA_IIR_RHR_IT_SHIFT        (0x00000000u)
#define CSL_IRDA_IIR_RHR_IT_RESETVAL     (0x00000000u)

#define CSL_IRDA_IIR_RESETVAL            (0x00000000u)

/* EFR */

#define CSL_IRDA_EFR_AUTO_CTS_EN_MASK    (0x00000080u)
#define CSL_IRDA_EFR_AUTO_CTS_EN_SHIFT   (0x00000007u)
#define CSL_IRDA_EFR_AUTO_CTS_EN_RESETVAL (0x00000000u)
#define CSL_IRDA_EFR_AUTO_CTS_EN_DISABLE (0x00000000u)
#define CSL_IRDA_EFR_AUTO_CTS_EN_ENABLE  (0x00000001u)

#define CSL_IRDA_EFR_AUTO_RTS_EN_MASK    (0x00000040u)
#define CSL_IRDA_EFR_AUTO_RTS_EN_SHIFT   (0x00000006u)
#define CSL_IRDA_EFR_AUTO_RTS_EN_RESETVAL (0x00000000u)
#define CSL_IRDA_EFR_AUTO_RTS_EN_DISABLE (0x00000000u)
#define CSL_IRDA_EFR_AUTO_RTS_EN_ENABLE  (0x00000001u)

#define CSL_IRDA_EFR_SPECIAL_CHAR_DETECT_MASK (0x00000020u)
#define CSL_IRDA_EFR_SPECIAL_CHAR_DETECT_SHIFT (0x00000005u)
#define CSL_IRDA_EFR_SPECIAL_CHAR_DETECT_RESETVAL (0x00000000u)
#define CSL_IRDA_EFR_SPECIAL_CHAR_DETECT_DISABLE (0x00000000u)
#define CSL_IRDA_EFR_SPECIAL_CHAR_DETECT_ENABLE (0x00000001u)

#define CSL_IRDA_EFR_ENHANCED_EN_MASK    (0x00000010u)
#define CSL_IRDA_EFR_ENHANCED_EN_SHIFT   (0x00000004u)
#define CSL_IRDA_EFR_ENHANCED_EN_RESETVAL (0x00000000u)
#define CSL_IRDA_EFR_ENHANCED_EN_DISABLE (0x00000000u)
#define CSL_IRDA_EFR_ENHANCED_EN_ENABLE  (0x00000001u)

#define CSL_IRDA_EFR_SW_FLOW_CONTROL_MASK (0x0000000Fu)
#define CSL_IRDA_EFR_SW_FLOW_CONTROL_SHIFT (0x00000000u)
#define CSL_IRDA_EFR_SW_FLOW_CONTROL_RESETVAL (0x00000000u)

#define CSL_IRDA_EFR_RESETVAL            (0x00000000u)

/* FCR */

#define CSL_IRDA_FCR_RX_FIFO_TRIG_MASK   (0x000000C0u)
#define CSL_IRDA_FCR_RX_FIFO_TRIG_SHIFT  (0x00000006u)
#define CSL_IRDA_FCR_RX_FIFO_TRIG_RESETVAL (0x00000000u)

#define CSL_IRDA_FCR_TX_FIFO_TRIG_MASK   (0x00000030u)
#define CSL_IRDA_FCR_TX_FIFO_TRIG_SHIFT  (0x00000004u)
#define CSL_IRDA_FCR_TX_FIFO_TRIG_RESETVAL (0x00000000u)

#define CSL_IRDA_FCR_DMA_MODE_MASK       (0x00000008u)
#define CSL_IRDA_FCR_DMA_MODE_SHIFT      (0x00000003u)
#define CSL_IRDA_FCR_DMA_MODE_RESETVAL   (0x00000000u)

#define CSL_IRDA_FCR_TX_FIFO_CLEAR_MASK  (0x00000004u)
#define CSL_IRDA_FCR_TX_FIFO_CLEAR_SHIFT (0x00000002u)
#define CSL_IRDA_FCR_TX_FIFO_CLEAR_RESETVAL (0x00000000u)
#define CSL_IRDA_FCR_TX_FIFO_CLEAR_DISABLE (0x00000000u)
#define CSL_IRDA_FCR_TX_FIFO_CLEAR_ENABLE (0x00000001u)

#define CSL_IRDA_FCR_RX_FIFO_CLEAR_MASK  (0x00000002u)
#define CSL_IRDA_FCR_RX_FIFO_CLEAR_SHIFT (0x00000001u)
#define CSL_IRDA_FCR_RX_FIFO_CLEAR_RESETVAL (0x00000000u)
#define CSL_IRDA_FCR_RX_FIFO_CLEAR_DISABLE (0x00000000u)
#define CSL_IRDA_FCR_RX_FIFO_CLEAR_ENABLE (0x00000001u)

#define CSL_IRDA_FCR_FIFO_EN_MASK        (0x00000001u)
#define CSL_IRDA_FCR_FIFO_EN_SHIFT       (0x00000000u)
#define CSL_IRDA_FCR_FIFO_EN_RESETVAL    (0x00000000u)
#define CSL_IRDA_FCR_FIFO_EN_DISABLE     (0x00000000u)
#define CSL_IRDA_FCR_FIFO_EN_ENABLE      (0x00000001u)

#define CSL_IRDA_FCR_RESETVAL            (0x00000000u)

/* LCR */

#define CSL_IRDA_LCR_DIV_EN_MASK         (0x00000080u)
#define CSL_IRDA_LCR_DIV_EN_SHIFT        (0x00000007u)
#define CSL_IRDA_LCR_DIV_EN_RESETVAL     (0x00000000u)
#define CSL_IRDA_LCR_DIV_EN_DISABLE      (0x00000000u)
#define CSL_IRDA_LCR_DIV_EN_ENABLE       (0x00000001u)

#define CSL_IRDA_LCR_BREAK_EN_MASK       (0x00000040u)
#define CSL_IRDA_LCR_BREAK_EN_SHIFT      (0x00000006u)
#define CSL_IRDA_LCR_BREAK_EN_RESETVAL   (0x00000000u)
#define CSL_IRDA_LCR_BREAK_EN_DISABLE    (0x00000000u)
#define CSL_IRDA_LCR_BREAK_EN_ENABLE     (0x00000001u)

#define CSL_IRDA_LCR_PARITY_TYPE2_MASK   (0x00000020u)
#define CSL_IRDA_LCR_PARITY_TYPE2_SHIFT  (0x00000005u)
#define CSL_IRDA_LCR_PARITY_TYPE2_RESETVAL (0x00000000u)

#define CSL_IRDA_LCR_PARITY_TYPE1_MASK   (0x00000010u)
#define CSL_IRDA_LCR_PARITY_TYPE1_SHIFT  (0x00000004u)
#define CSL_IRDA_LCR_PARITY_TYPE1_RESETVAL (0x00000000u)

#define CSL_IRDA_LCR_PARITY_EN_MASK      (0x00000008u)
#define CSL_IRDA_LCR_PARITY_EN_SHIFT     (0x00000003u)
#define CSL_IRDA_LCR_PARITY_EN_RESETVAL  (0x00000000u)

#define CSL_IRDA_LCR_NB_STOP_MASK        (0x00000004u)
#define CSL_IRDA_LCR_NB_STOP_SHIFT       (0x00000002u)
#define CSL_IRDA_LCR_NB_STOP_RESETVAL    (0x00000000u)
#define CSL_IRDA_LCR_NB_STOP_01          (0x00000000u)
#define CSL_IRDA_LCR_NB_STOP_1_5         (0x00000001u)
#define CSL_IRDA_LCR_NB_STOP_02          (0x00000001u)

#define CSL_IRDA_LCR_CHAR_LENGTH_MASK    (0x00000003u)
#define CSL_IRDA_LCR_CHAR_LENGTH_SHIFT   (0x00000000u)
#define CSL_IRDA_LCR_CHAR_LENGTH_RESETVAL (0x00000000u)
#define CSL_IRDA_LCR_CHAR_LENGTH_05      (0x00000000u)
#define CSL_IRDA_LCR_CHAR_LENGTH_06      (0x00000001u)
#define CSL_IRDA_LCR_CHAR_LENGTH_07      (0x00000002u)
#define CSL_IRDA_LCR_CHAR_LENGTH_08      (0x00000003u)

#define CSL_IRDA_LCR_RESETVAL            (0x00000000u)

/* MCR_ADDR1 */

#define CSL_IRDA_MCR_ADDR1_MCR_ADDR1_MASK (0x000000FFu)
#define CSL_IRDA_MCR_ADDR1_MCR_ADDR1_SHIFT (0x00000000u)
#define CSL_IRDA_MCR_ADDR1_MCR_ADDR1_RESETVAL (0x00000000u)

#define CSL_IRDA_MCR_ADDR1_RESETVAL      (0x00000000u)

/* MCR */

#define CSL_IRDA_MCR_TCR_TLR_MASK        (0x00000040u)
#define CSL_IRDA_MCR_TCR_TLR_SHIFT       (0x00000006u)
#define CSL_IRDA_MCR_TCR_TLR_RESETVAL    (0x00000000u)
#define CSL_IRDA_MCR_TCR_TLR_DISABLE     (0x00000000u)
#define CSL_IRDA_MCR_TCR_TLR_ENABLE      (0x00000001u)

#define CSL_IRDA_MCR_XON_EN_MASK         (0x00000020u)
#define CSL_IRDA_MCR_XON_EN_SHIFT        (0x00000005u)
#define CSL_IRDA_MCR_XON_EN_RESETVAL     (0x00000000u)
#define CSL_IRDA_MCR_XON_EN_DISABLE      (0x00000000u)
#define CSL_IRDA_MCR_XON_EN_ENABLE       (0x00000001u)

#define CSL_IRDA_MCR_LOOPBACK_EN_MASK    (0x00000010u)
#define CSL_IRDA_MCR_LOOPBACK_EN_SHIFT   (0x00000004u)
#define CSL_IRDA_MCR_LOOPBACK_EN_RESETVAL (0x00000000u)
#define CSL_IRDA_MCR_LOOPBACK_EN_DISABLE (0x00000000u)
#define CSL_IRDA_MCR_LOOPBACK_EN_ENABLE  (0x00000001u)

#define CSL_IRDA_MCR_CD_STS_CH_MASK      (0x00000008u)
#define CSL_IRDA_MCR_CD_STS_CH_SHIFT     (0x00000003u)
#define CSL_IRDA_MCR_CD_STS_CH_RESETVAL  (0x00000000u)
#define CSL_IRDA_MCR_CD_STS_CH_HIGH      (0x00000000u)
#define CSL_IRDA_MCR_CD_STS_CH_LOW       (0x00000001u)

#define CSL_IRDA_MCR_RI_STS_CH_MASK      (0x00000004u)
#define CSL_IRDA_MCR_RI_STS_CH_SHIFT     (0x00000002u)
#define CSL_IRDA_MCR_RI_STS_CH_RESETVAL  (0x00000000u)
#define CSL_IRDA_MCR_RI_STS_CH_HIGH      (0x00000000u)
#define CSL_IRDA_MCR_RI_STS_CH_LOW       (0x00000001u)

#define CSL_IRDA_MCR_RTS_MASK            (0x00000002u)
#define CSL_IRDA_MCR_RTS_SHIFT           (0x00000001u)
#define CSL_IRDA_MCR_RTS_RESETVAL        (0x00000000u)
#define CSL_IRDA_MCR_RTS_DISABLE         (0x00000000u)
#define CSL_IRDA_MCR_RTS_ENABLE          (0x00000001u)

#define CSL_IRDA_MCR_DTR_MASK            (0x00000001u)
#define CSL_IRDA_MCR_DTR_SHIFT           (0x00000000u)
#define CSL_IRDA_MCR_DTR_RESETVAL        (0x00000000u)
#define CSL_IRDA_MCR_DTR_DISABLE         (0x00000000u)
#define CSL_IRDA_MCR_DTR_ENABLE          (0x00000001u)

#define CSL_IRDA_MCR_RESETVAL            (0x00000000u)

/* ADDR1 */

#define CSL_IRDA_ADDR1_ADDR_MASK         (0x000000FFu)
#define CSL_IRDA_ADDR1_ADDR_SHIFT        (0x00000000u)
#define CSL_IRDA_ADDR1_ADDR_RESETVAL     (0x00000000u)

#define CSL_IRDA_ADDR1_RESETVAL          (0x00000000u)

/* LSR_ADDR2 */

#define CSL_IRDA_LSR_ADDR2_LSR_ADDR2_MASK (0x000000FFu)
#define CSL_IRDA_LSR_ADDR2_LSR_ADDR2_SHIFT (0x00000000u)
#define CSL_IRDA_LSR_ADDR2_LSR_ADDR2_RESETVAL (0x00000000u)

#define CSL_IRDA_LSR_ADDR2_RESETVAL      (0x00000000u)

/* LSR */

#define CSL_IRDA_LSR_THR_EMPTY_MASK      (0x00000080u)
#define CSL_IRDA_LSR_THR_EMPTY_SHIFT     (0x00000007u)
#define CSL_IRDA_LSR_THR_EMPTY_RESETVAL  (0x00000001u)

#define CSL_IRDA_LSR_STS_FIFO_FULL_MASK  (0x00000040u)
#define CSL_IRDA_LSR_STS_FIFO_FULL_SHIFT (0x00000006u)
#define CSL_IRDA_LSR_STS_FIFO_FULL_RESETVAL (0x00000000u)

#define CSL_IRDA_LSR_RX_LAST_BYTE_MASK   (0x00000020u)
#define CSL_IRDA_LSR_RX_LAST_BYTE_SHIFT  (0x00000005u)
#define CSL_IRDA_LSR_RX_LAST_BYTE_RESETVAL (0x00000000u)

#define CSL_IRDA_LSR_FRAME_TOO_LONG_MASK (0x00000010u)
#define CSL_IRDA_LSR_FRAME_TOO_LONG_SHIFT (0x00000004u)
#define CSL_IRDA_LSR_FRAME_TOO_LONG_RESETVAL (0x00000000u)

#define CSL_IRDA_LSR_ABORT_MASK          (0x00000008u)
#define CSL_IRDA_LSR_ABORT_SHIFT         (0x00000003u)
#define CSL_IRDA_LSR_ABORT_RESETVAL      (0x00000000u)

#define CSL_IRDA_LSR_CRC_MASK            (0x00000004u)
#define CSL_IRDA_LSR_CRC_SHIFT           (0x00000002u)
#define CSL_IRDA_LSR_CRC_RESETVAL        (0x00000000u)

#define CSL_IRDA_LSR_STS_FIFO_E_MASK     (0x00000002u)
#define CSL_IRDA_LSR_STS_FIFO_E_SHIFT    (0x00000001u)
#define CSL_IRDA_LSR_STS_FIFO_E_RESETVAL (0x00000001u)

#define CSL_IRDA_LSR_RX_FIFO_E_MASK      (0x00000001u)
#define CSL_IRDA_LSR_RX_FIFO_E_SHIFT     (0x00000000u)
#define CSL_IRDA_LSR_RX_FIFO_E_RESETVAL  (0x00000001u)

#define CSL_IRDA_LSR_RESETVAL            (0x00000083u)

/* ADDR2 */

#define CSL_IRDA_ADDR2_ADDR_MASK         (0x000000FFu)
#define CSL_IRDA_ADDR2_ADDR_SHIFT        (0x00000000u)
#define CSL_IRDA_ADDR2_ADDR_RESETVAL     (0x00000000u)

#define CSL_IRDA_ADDR2_RESETVAL          (0x00000000u)

/* SPR_TLR */

#define CSL_IRDA_SPR_TLR_SPR_TLR_MASK    (0x000000FFu)
#define CSL_IRDA_SPR_TLR_SPR_TLR_SHIFT   (0x00000000u)
#define CSL_IRDA_SPR_TLR_SPR_TLR_RESETVAL (0x00000000u)

#define CSL_IRDA_SPR_TLR_RESETVAL        (0x00000000u)

/* SPR */

#define CSL_IRDA_SPR_SPR_WORD_MASK       (0x000000FFu)
#define CSL_IRDA_SPR_SPR_WORD_SHIFT      (0x00000000u)
#define CSL_IRDA_SPR_SPR_WORD_RESETVAL   (0x00000000u)

#define CSL_IRDA_SPR_RESETVAL            (0x00000000u)

/* TLR */

#define CSL_IRDA_TLR_RX_FIFO_TRIG_DMA_MASK (0x000000F0u)
#define CSL_IRDA_TLR_RX_FIFO_TRIG_DMA_SHIFT (0x00000004u)
#define CSL_IRDA_TLR_RX_FIFO_TRIG_DMA_RESETVAL (0x00000000u)

#define CSL_IRDA_TLR_TX_FIFO_TRIG_DMA_MASK (0x0000000Fu)
#define CSL_IRDA_TLR_TX_FIFO_TRIG_DMA_SHIFT (0x00000000u)
#define CSL_IRDA_TLR_TX_FIFO_TRIG_DMA_RESETVAL (0x00000000u)

#define CSL_IRDA_TLR_RESETVAL            (0x00000000u)

/* MDR1 */

#define CSL_IRDA_MDR1_FRAME_END_MODE_MASK (0x00000080u)
#define CSL_IRDA_MDR1_FRAME_END_MODE_SHIFT (0x00000007u)
#define CSL_IRDA_MDR1_FRAME_END_MODE_RESETVAL (0x00000000u)
#define CSL_IRDA_MDR1_FRAME_END_MODE_FRM_LEN (0x00000000u)
#define CSL_IRDA_MDR1_FRAME_END_MODE_EOT (0x00000001u)

#define CSL_IRDA_MDR1_SIP_MODE_MASK      (0x00000040u)
#define CSL_IRDA_MDR1_SIP_MODE_SHIFT     (0x00000006u)
#define CSL_IRDA_MDR1_SIP_MODE_RESETVAL  (0x00000000u)
#define CSL_IRDA_MDR1_SIP_MODE_MANUAL    (0x00000000u)
#define CSL_IRDA_MDR1_SIP_MODE_AUTOMATIC (0x00000001u)

#define CSL_IRDA_MDR1_SCT_MASK           (0x00000020u)
#define CSL_IRDA_MDR1_SCT_SHIFT          (0x00000005u)
#define CSL_IRDA_MDR1_SCT_RESETVAL       (0x00000000u)
#define CSL_IRDA_MDR1_SCT_DISABLE        (0x00000000u)
#define CSL_IRDA_MDR1_SCT_ENABLE         (0x00000001u)

#define CSL_IRDA_MDR1_SET_TXIR_MASK      (0x00000010u)
#define CSL_IRDA_MDR1_SET_TXIR_SHIFT     (0x00000004u)
#define CSL_IRDA_MDR1_SET_TXIR_RESETVAL  (0x00000000u)
#define CSL_IRDA_MDR1_SET_TXIR_NONE      (0x00000000u)
#define CSL_IRDA_MDR1_SET_TXIR_HIGH      (0x00000001u)

#define CSL_IRDA_MDR1_IR_SLEEP_MASK      (0x00000008u)
#define CSL_IRDA_MDR1_IR_SLEEP_SHIFT     (0x00000003u)
#define CSL_IRDA_MDR1_IR_SLEEP_RESETVAL  (0x00000000u)
#define CSL_IRDA_MDR1_IR_SLEEP_DISABLE   (0x00000000u)
#define CSL_IRDA_MDR1_IR_SLEEP_ENABLE    (0x00000001u)

#define CSL_IRDA_MDR1_MODE_SELECT_MASK   (0x00000007u)
#define CSL_IRDA_MDR1_MODE_SELECT_SHIFT  (0x00000000u)
#define CSL_IRDA_MDR1_MODE_SELECT_RESETVAL (0x00000007u)
#define CSL_IRDA_MDR1_MODE_SELECT_16X    (0x00000000u)
#define CSL_IRDA_MDR1_MODE_SELECT_SIR    (0x00000001u)
#define CSL_IRDA_MDR1_MODE_SELECT_16XAUTOBAUD (0x00000002u)
#define CSL_IRDA_MDR1_MODE_SELECT_13X    (0x00000003u)
#define CSL_IRDA_MDR1_MODE_SELECT_MIR    (0x00000004u)
#define CSL_IRDA_MDR1_MODE_SELECT_FIR    (0x00000005u)
#define CSL_IRDA_MDR1_MODE_SELECT_DISABLE (0x00000007u)

#define CSL_IRDA_MDR1_RESETVAL           (0x00000007u)

/* MDR2 */

#define CSL_IRDA_MDR2_STS_FIFO_TRIG_MASK (0x00000006u)
#define CSL_IRDA_MDR2_STS_FIFO_TRIG_SHIFT (0x00000001u)
#define CSL_IRDA_MDR2_STS_FIFO_TRIG_RESETVAL (0x00000000u)
#define CSL_IRDA_MDR2_STS_FIFO_TRIG_1    (0x00000000u)
#define CSL_IRDA_MDR2_STS_FIFO_TRIG_4    (0x00000001u)
#define CSL_IRDA_MDR2_STS_FIFO_TRIG_7    (0x00000002u)
#define CSL_IRDA_MDR2_STS_FIFO_TRIG_8    (0x00000003u)

#define CSL_IRDA_MDR2_IRTX_UNDERRUN_MASK (0x00000001u)
#define CSL_IRDA_MDR2_IRTX_UNDERRUN_SHIFT (0x00000000u)
#define CSL_IRDA_MDR2_IRTX_UNDERRUN_RESETVAL (0x00000000u)

#define CSL_IRDA_MDR2_RESETVAL           (0x00000000u)

/* SFLSR_TXFLL */

#define CSL_IRDA_SFLSR_TXFLL_SFLSR_TXFLL_MASK (0x000000FFu)
#define CSL_IRDA_SFLSR_TXFLL_SFLSR_TXFLL_SHIFT (0x00000000u)
#define CSL_IRDA_SFLSR_TXFLL_SFLSR_TXFLL_RESETVAL (0x00000000u)

#define CSL_IRDA_SFLSR_TXFLL_RESETVAL    (0x00000000u)

/* TXFLL */

#define CSL_IRDA_TXFLL_TXFLL_MASK        (0x000000FFu)
#define CSL_IRDA_TXFLL_TXFLL_SHIFT       (0x00000000u)
#define CSL_IRDA_TXFLL_TXFLL_RESETVAL    (0x00000000u)

#define CSL_IRDA_TXFLL_RESETVAL          (0x00000000u)

/* SFLSR */

#define CSL_IRDA_SFLSR_OE_ERROR_MASK     (0x00000010u)
#define CSL_IRDA_SFLSR_OE_ERROR_SHIFT    (0x00000004u)
#define CSL_IRDA_SFLSR_OE_ERROR_RESETVAL (0x00000000u)

#define CSL_IRDA_SFLSR_FRAME_TOO_LONG_ERROR_MASK (0x00000008u)
#define CSL_IRDA_SFLSR_FRAME_TOO_LONG_ERROR_SHIFT (0x00000003u)
#define CSL_IRDA_SFLSR_FRAME_TOO_LONG_ERROR_RESETVAL (0x00000000u)

#define CSL_IRDA_SFLSR_ABORT_DETECT_MASK (0x00000004u)
#define CSL_IRDA_SFLSR_ABORT_DETECT_SHIFT (0x00000002u)
#define CSL_IRDA_SFLSR_ABORT_DETECT_RESETVAL (0x00000000u)

#define CSL_IRDA_SFLSR_CRC_ERROR_MASK    (0x00000002u)
#define CSL_IRDA_SFLSR_CRC_ERROR_SHIFT   (0x00000001u)
#define CSL_IRDA_SFLSR_CRC_ERROR_RESETVAL (0x00000000u)

#define CSL_IRDA_SFLSR_RESETVAL          (0x00000000u)

/* RESUME_TXFLH */

#define CSL_IRDA_RESUME_TXFLH_RESUME_TXFLH_MASK (0x000000FFu)
#define CSL_IRDA_RESUME_TXFLH_RESUME_TXFLH_SHIFT (0x00000000u)
#define CSL_IRDA_RESUME_TXFLH_RESUME_TXFLH_RESETVAL (0x00000000u)

#define CSL_IRDA_RESUME_TXFLH_RESETVAL   (0x00000000u)

/* RESUME */

#define CSL_IRDA_RESUME_RESUME_MASK      (0x000000FFu)
#define CSL_IRDA_RESUME_RESUME_SHIFT     (0x00000000u)
#define CSL_IRDA_RESUME_RESUME_RESETVAL  (0x00000000u)

#define CSL_IRDA_RESUME_RESETVAL         (0x00000000u)

/* TXFLH */

#define CSL_IRDA_TXFLH_TXFLH_MASK        (0x0000000Fu)
#define CSL_IRDA_TXFLH_TXFLH_SHIFT       (0x00000000u)
#define CSL_IRDA_TXFLH_TXFLH_RESETVAL    (0x00000000u)

#define CSL_IRDA_TXFLH_RESETVAL          (0x00000000u)

/* SFREGL_RXFLL */

#define CSL_IRDA_SFREGL_RXFLL_SFREGL_RXFLL_MASK (0x000000FFu)
#define CSL_IRDA_SFREGL_RXFLL_SFREGL_RXFLL_SHIFT (0x00000000u)
#define CSL_IRDA_SFREGL_RXFLL_SFREGL_RXFLL_RESETVAL (0x00000000u)

#define CSL_IRDA_SFREGL_RXFLL_RESETVAL   (0x00000000u)

/* SFREGL */

#define CSL_IRDA_SFREGL_SFREGL_MASK      (0x000000FFu)
#define CSL_IRDA_SFREGL_SFREGL_SHIFT     (0x00000000u)
#define CSL_IRDA_SFREGL_SFREGL_RESETVAL  (0x00000000u)

#define CSL_IRDA_SFREGL_RESETVAL         (0x00000000u)

/* RXFLL */

#define CSL_IRDA_RXFLL_RXFLL_MASK        (0x000000FFu)
#define CSL_IRDA_RXFLL_RXFLL_SHIFT       (0x00000000u)
#define CSL_IRDA_RXFLL_RXFLL_RESETVAL    (0x00000000u)

#define CSL_IRDA_RXFLL_RESETVAL          (0x00000000u)

/* SFREGH_RXFLH */

#define CSL_IRDA_SFREGH_RXFLH_SFREGH_RXFLH_MASK (0x000000FFu)
#define CSL_IRDA_SFREGH_RXFLH_SFREGH_RXFLH_SHIFT (0x00000000u)
#define CSL_IRDA_SFREGH_RXFLH_SFREGH_RXFLH_RESETVAL (0x00000000u)

#define CSL_IRDA_SFREGH_RXFLH_RESETVAL   (0x00000000u)

/* RXFLH */

#define CSL_IRDA_RXFLH_RXFLH_MASK        (0x0000000Fu)
#define CSL_IRDA_RXFLH_RXFLH_SHIFT       (0x00000000u)
#define CSL_IRDA_RXFLH_RXFLH_RESETVAL    (0x00000000u)

#define CSL_IRDA_RXFLH_RESETVAL          (0x00000000u)

/* SFREGH */

#define CSL_IRDA_SFREGH_SFREGH_MASK      (0x0000000Fu)
#define CSL_IRDA_SFREGH_SFREGH_SHIFT     (0x00000000u)
#define CSL_IRDA_SFREGH_SFREGH_RESETVAL  (0x00000000u)

#define CSL_IRDA_SFREGH_RESETVAL         (0x00000000u)

/* BLR */

#define CSL_IRDA_BLR_STS_FIFO_RESET_MASK (0x00000080u)
#define CSL_IRDA_BLR_STS_FIFO_RESET_SHIFT (0x00000007u)
#define CSL_IRDA_BLR_STS_FIFO_RESET_RESETVAL (0x00000000u)
#define CSL_IRDA_BLR_STS_FIFO_RESET_DISABLE (0x00000000u)
#define CSL_IRDA_BLR_STS_FIFO_RESET_ENABLE (0x00000001u)

#define CSL_IRDA_BLR_XBOF_TYPE_MASK      (0x00000040u)
#define CSL_IRDA_BLR_XBOF_TYPE_SHIFT     (0x00000006u)
#define CSL_IRDA_BLR_XBOF_TYPE_RESETVAL  (0x00000001u)
#define CSL_IRDA_BLR_XBOF_TYPE_0XFF      (0x00000000u)
#define CSL_IRDA_BLR_XBOF_TYPE_0XC0      (0x00000001u)

#define CSL_IRDA_BLR_RESETVAL            (0x00000040u)

/* ACREG */

#define CSL_IRDA_ACREG_PULSE_TYPE_MASK   (0x00000080u)
#define CSL_IRDA_ACREG_PULSE_TYPE_SHIFT  (0x00000007u)
#define CSL_IRDA_ACREG_PULSE_TYPE_RESETVAL (0x00000000u)
#define CSL_IRDA_ACREG_PULSE_TYPE_3_16   (0x00000000u)
#define CSL_IRDA_ACREG_PULSE_TYPE_16US   (0x00000001u)

#define CSL_IRDA_ACREG_SD_MOD_MASK       (0x00000040u)
#define CSL_IRDA_ACREG_SD_MOD_SHIFT      (0x00000006u)
#define CSL_IRDA_ACREG_SD_MOD_RESETVAL   (0x00000000u)
#define CSL_IRDA_ACREG_SD_MOD_HIGH       (0x00000000u)
#define CSL_IRDA_ACREG_SD_MOD_LOW        (0x00000001u)

#define CSL_IRDA_ACREG_DIS_IR_RX_MASK    (0x00000020u)
#define CSL_IRDA_ACREG_DIS_IR_RX_SHIFT   (0x00000005u)
#define CSL_IRDA_ACREG_DIS_IR_RX_RESETVAL (0x00000000u)
#define CSL_IRDA_ACREG_DIS_IR_RX_DISABLE (0x00000000u)
#define CSL_IRDA_ACREG_DIS_IR_RX_ENABLE  (0x00000001u)

#define CSL_IRDA_ACREG_DIS_TX_UNDERRUN_MASK (0x00000010u)
#define CSL_IRDA_ACREG_DIS_TX_UNDERRUN_SHIFT (0x00000004u)
#define CSL_IRDA_ACREG_DIS_TX_UNDERRUN_RESETVAL (0x00000000u)
#define CSL_IRDA_ACREG_DIS_TX_UNDERRUN_DISABLE (0x00000000u)
#define CSL_IRDA_ACREG_DIS_TX_UNDERRUN_ENABLE (0x00000001u)

#define CSL_IRDA_ACREG_SEND_SIP_MASK     (0x00000008u)
#define CSL_IRDA_ACREG_SEND_SIP_SHIFT    (0x00000003u)
#define CSL_IRDA_ACREG_SEND_SIP_RESETVAL (0x00000000u)
#define CSL_IRDA_ACREG_SEND_SIP_NONE     (0x00000000u)
#define CSL_IRDA_ACREG_SEND_SIP_SEND     (0x00000001u)

#define CSL_IRDA_ACREG_SCTX_EN_MASK      (0x00000004u)
#define CSL_IRDA_ACREG_SCTX_EN_SHIFT     (0x00000002u)
#define CSL_IRDA_ACREG_SCTX_EN_RESETVAL  (0x00000000u)
#define CSL_IRDA_ACREG_SCTX_EN_SET       (0x00000001u)

#define CSL_IRDA_ACREG_ABORT_EN_MASK     (0x00000002u)
#define CSL_IRDA_ACREG_ABORT_EN_SHIFT    (0x00000001u)
#define CSL_IRDA_ACREG_ABORT_EN_RESETVAL (0x00000000u)
#define CSL_IRDA_ACREG_ABORT_EN_ABORT    (0x00000001u)

#define CSL_IRDA_ACREG_EOT_EN_MASK       (0x00000001u)
#define CSL_IRDA_ACREG_EOT_EN_SHIFT      (0x00000000u)
#define CSL_IRDA_ACREG_EOT_EN_RESETVAL   (0x00000000u)
#define CSL_IRDA_ACREG_EOT_EN_END        (0x00000001u)

#define CSL_IRDA_ACREG_RESETVAL          (0x00000000u)

/* SCR */

#define CSL_IRDA_SCR_RX_TRIG_GRANU1_MASK (0x00000080u)
#define CSL_IRDA_SCR_RX_TRIG_GRANU1_SHIFT (0x00000007u)
#define CSL_IRDA_SCR_RX_TRIG_GRANU1_RESETVAL (0x00000000u)
#define CSL_IRDA_SCR_RX_TRIG_GRANU1_DISABLE (0x00000000u)
#define CSL_IRDA_SCR_RX_TRIG_GRANU1_ENABLE (0x00000001u)

#define CSL_IRDA_SCR_TX_TRIG_GRANU1_MASK (0x00000040u)
#define CSL_IRDA_SCR_TX_TRIG_GRANU1_SHIFT (0x00000006u)
#define CSL_IRDA_SCR_TX_TRIG_GRANU1_RESETVAL (0x00000000u)
#define CSL_IRDA_SCR_TX_TRIG_GRANU1_DISABLE (0x00000000u)
#define CSL_IRDA_SCR_TX_TRIG_GRANU1_ENABLE (0x00000001u)

#define CSL_IRDA_SCR_DSR_IT_MASK         (0x00000020u)
#define CSL_IRDA_SCR_DSR_IT_SHIFT        (0x00000005u)
#define CSL_IRDA_SCR_DSR_IT_RESETVAL     (0x00000000u)
#define CSL_IRDA_SCR_DSR_IT_DISABLE      (0x00000000u)
#define CSL_IRDA_SCR_DSR_IT_ENABLE       (0x00000001u)

#define CSL_IRDA_SCR_RX_CTS_DSR_WAKE_UP_ENABLE_MASK (0x00000010u)
#define CSL_IRDA_SCR_RX_CTS_DSR_WAKE_UP_ENABLE_SHIFT (0x00000004u)
#define CSL_IRDA_SCR_RX_CTS_DSR_WAKE_UP_ENABLE_RESETVAL (0x00000000u)
#define CSL_IRDA_SCR_RX_CTS_DSR_WAKE_UP_ENABLE_DISABLE (0x00000000u)
#define CSL_IRDA_SCR_RX_CTS_DSR_WAKE_UP_ENABLE_ENABLE (0x00000001u)

#define CSL_IRDA_SCR_TX_EMPTY_CTL_IT_MASK (0x00000008u)
#define CSL_IRDA_SCR_TX_EMPTY_CTL_IT_SHIFT (0x00000003u)
#define CSL_IRDA_SCR_TX_EMPTY_CTL_IT_RESETVAL (0x00000000u)
#define CSL_IRDA_SCR_TX_EMPTY_CTL_IT_DISABLE (0x00000000u)
#define CSL_IRDA_SCR_TX_EMPTY_CTL_IT_ENABLE (0x00000001u)

#define CSL_IRDA_SCR_DMA_MODE_2_MASK     (0x00000006u)
#define CSL_IRDA_SCR_DMA_MODE_2_SHIFT    (0x00000001u)
#define CSL_IRDA_SCR_DMA_MODE_2_RESETVAL (0x00000000u)
#define CSL_IRDA_SCR_DMA_MODE_2_00       (0x00000000u)
#define CSL_IRDA_SCR_DMA_MODE_2_01       (0x00000001u)
#define CSL_IRDA_SCR_DMA_MODE_2_02       (0x00000002u)
#define CSL_IRDA_SCR_DMA_MODE_2_03       (0x00000003u)

#define CSL_IRDA_SCR_DMA_MODE_CTL_MASK   (0x00000001u)
#define CSL_IRDA_SCR_DMA_MODE_CTL_SHIFT  (0x00000000u)
#define CSL_IRDA_SCR_DMA_MODE_CTL_RESETVAL (0x00000000u)
#define CSL_IRDA_SCR_DMA_MODE_CTL_DISABLE (0x00000000u)
#define CSL_IRDA_SCR_DMA_MODE_CTL_ENABLE (0x00000001u)

#define CSL_IRDA_SCR_RESETVAL            (0x00000000u)

/* SSR */

#define CSL_IRDA_SSR_RX_CTS_DSR_WAKE_UP_STS_MASK (0x00000002u)
#define CSL_IRDA_SSR_RX_CTS_DSR_WAKE_UP_STS_SHIFT (0x00000001u)
#define CSL_IRDA_SSR_RX_CTS_DSR_WAKE_UP_STS_RESETVAL (0x00000000u)

#define CSL_IRDA_SSR_TX_FIFO_FULL_MASK   (0x00000001u)
#define CSL_IRDA_SSR_TX_FIFO_FULL_SHIFT  (0x00000000u)
#define CSL_IRDA_SSR_TX_FIFO_FULL_RESETVAL (0x00000000u)

#define CSL_IRDA_SSR_RESETVAL            (0x00000000u)

/* EBLR */

#define CSL_IRDA_EBLR_EBLR_MASK          (0x000000FFu)
#define CSL_IRDA_EBLR_EBLR_SHIFT         (0x00000000u)
#define CSL_IRDA_EBLR_EBLR_RESETVAL      (0x00000000u)

#define CSL_IRDA_EBLR_RESETVAL           (0x00000000u)

/* MVR */

#define CSL_IRDA_MVR_MAJOR_REV_MASK      (0x000000F0u)
#define CSL_IRDA_MVR_MAJOR_REV_SHIFT     (0x00000004u)
#define CSL_IRDA_MVR_MAJOR_REV_RESETVAL  (0x00000001u)

#define CSL_IRDA_MVR_MINOR_REV_MASK      (0x0000000Fu)
#define CSL_IRDA_MVR_MINOR_REV_SHIFT     (0x00000000u)
#define CSL_IRDA_MVR_MINOR_REV_RESETVAL  (0x00000001u)

#define CSL_IRDA_MVR_RESETVAL            (0x00000011u)

/* SYSC */

#define CSL_IRDA_SYSC_IDLEMODE_MASK      (0x00000018u)
#define CSL_IRDA_SYSC_IDLEMODE_SHIFT     (0x00000003u)
#define CSL_IRDA_SYSC_IDLEMODE_RESETVAL  (0x00000000u)
#define CSL_IRDA_SYSC_IDLEMODE_FORCE     (0x00000000u)
#define CSL_IRDA_SYSC_IDLEMODE_NONE      (0x00000001u)
#define CSL_IRDA_SYSC_IDLEMODE_SMART     (0x00000002u)

#define CSL_IRDA_SYSC_ENAWAKEUP_MASK     (0x00000004u)
#define CSL_IRDA_SYSC_ENAWAKEUP_SHIFT    (0x00000002u)
#define CSL_IRDA_SYSC_ENAWAKEUP_RESETVAL (0x00000000u)
#define CSL_IRDA_SYSC_ENAWAKEUP_DISABLE  (0x00000000u)
#define CSL_IRDA_SYSC_ENAWAKEUP_ENABLE   (0x00000001u)

#define CSL_IRDA_SYSC_SOFTRESET_MASK     (0x00000002u)
#define CSL_IRDA_SYSC_SOFTRESET_SHIFT    (0x00000001u)
#define CSL_IRDA_SYSC_SOFTRESET_RESETVAL (0x00000000u)
#define CSL_IRDA_SYSC_SOFTRESET_DISABLE  (0x00000000u)
#define CSL_IRDA_SYSC_SOFTRESET_ENABLE   (0x00000001u)

#define CSL_IRDA_SYSC_AUTOIDLE_MASK      (0x00000001u)
#define CSL_IRDA_SYSC_AUTOIDLE_SHIFT     (0x00000000u)
#define CSL_IRDA_SYSC_AUTOIDLE_RESETVAL  (0x00000000u)
#define CSL_IRDA_SYSC_AUTOIDLE_CLKRUN    (0x00000000u)
#define CSL_IRDA_SYSC_AUTOIDLE_AUTO_OCP  (0x00000001u)

#define CSL_IRDA_SYSC_RESETVAL           (0x00000000u)

/* SYSS */

#define CSL_IRDA_SYSS_RESETDONE_MASK     (0x00000001u)
#define CSL_IRDA_SYSS_RESETDONE_SHIFT    (0x00000000u)
#define CSL_IRDA_SYSS_RESETDONE_RESETVAL (0x00000000u)

#define CSL_IRDA_SYSS_RESETVAL           (0x00000000u)

/* WER */

#define CSL_IRDA_WER_RLS_MASK            (0x00000040u)
#define CSL_IRDA_WER_RLS_SHIFT           (0x00000006u)
#define CSL_IRDA_WER_RLS_RESETVAL        (0x00000001u)

#define CSL_IRDA_WER_RHR_MASK            (0x00000020u)
#define CSL_IRDA_WER_RHR_SHIFT           (0x00000005u)
#define CSL_IRDA_WER_RHR_RESETVAL        (0x00000001u)

#define CSL_IRDA_WER_RXIR_MASK           (0x00000010u)
#define CSL_IRDA_WER_RXIR_SHIFT          (0x00000004u)
#define CSL_IRDA_WER_RXIR_RESETVAL       (0x00000001u)

#define CSL_IRDA_WER_DCD_MASK            (0x00000008u)
#define CSL_IRDA_WER_DCD_SHIFT           (0x00000003u)
#define CSL_IRDA_WER_DCD_RESETVAL        (0x00000001u)

#define CSL_IRDA_WER_RI_MASK             (0x00000004u)
#define CSL_IRDA_WER_RI_SHIFT            (0x00000002u)
#define CSL_IRDA_WER_RI_RESETVAL         (0x00000001u)

#define CSL_IRDA_WER_DSR_MASK            (0x00000002u)
#define CSL_IRDA_WER_DSR_SHIFT           (0x00000001u)
#define CSL_IRDA_WER_DSR_RESETVAL        (0x00000001u)

#define CSL_IRDA_WER_CTS_MASK            (0x00000001u)
#define CSL_IRDA_WER_CTS_SHIFT           (0x00000000u)
#define CSL_IRDA_WER_CTS_RESETVAL        (0x00000001u)

#define CSL_IRDA_WER_RESETVAL           (0x0000007Fu)

#endif
