Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec  7 10:57:08 2021
| Host         : surya-Legion running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   838 |
|    Minimum number of control sets                        |   838 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1728 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   838 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |   166 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |   131 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     4 |
| >= 16              |   474 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7546 |         2638 |
| No           | No                    | Yes                    |              95 |           61 |
| No           | Yes                   | No                     |            1980 |          754 |
| Yes          | No                    | No                     |           15193 |         6305 |
| Yes          | No                    | Yes                    |            7663 |         3932 |
| Yes          | Yes                   | No                     |           13171 |         4676 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                               Enable Signal                                              |                                           Set/Reset Signal                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cl/inst/clk_out1 | pc/err_slave_s_xactor_f_wr_resp/d1di                                                                     |                                                                                                      |                1 |              3 |         3.00 |
|  cl/inst/clk_out1 | pc/gpio_s_xactor_f_wr_addr/gpio_gpio_dataout_register_0_EN                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              3 |         3.00 |
|  cl/inst/clk_out1 | pc/debug_memory_s_xactor_f_wr_resp/d1di                                                                  |                                                                                                      |                1 |              3 |         3.00 |
|  cl/inst/clk_out1 | pc/err_slave_s_xactor_f_wr_addr/E[0]                                                                     |                                                                                                      |                1 |              3 |         3.00 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_wr_resp/d1di                                                                          |                                                                                                      |                1 |              3 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_45[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_50[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/gpio_s_xactor_f_wr_addr/E[0]                                                                          |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_5[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_49[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_48[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_47[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_46[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_51[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_44[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_43[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_42[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_rd_addr/ring_empty_reg                                                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_41[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_40[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_4[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_39[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_wr_addr/empty_reg_reg_0[0]                                                            |                                                                                                      |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_59[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_8[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_7[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_64[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_63[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_62[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_61[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_60[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_6[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_37[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_58[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_57[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_56[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_55[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_54[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_53[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_52[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_13[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_21[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_20[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_2[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_19[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_18[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_17[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_16[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_15[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_14[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_22[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_12[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_11[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_10[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_1[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_fenceinit_reg[0]                                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/uart_user_ifc_uart_fifoRecv/tail[3]_i_1_n_0                                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/uart_user_ifc_uart_fifoXmit/tail[3]_i_1__0_n_0                                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/uart_user_ifc_uart_fifoXmit/head[0]_i_1__2_n_0                                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_3[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_9[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_36[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_35[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_34[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_33[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_32[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_31[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_rd_addr/MUX_dma_rg_rdburst_count_write_1__SEL_1                                        |                                                                                                      |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_30[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_38[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[16]_1                                                            |                                                                                                      |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_29[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_28[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_27[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_26[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_25[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_24[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[1]_23[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/uart_user_ifc_uart_baudGen_rBaudCounter/uart_user_ifc_uart_rXmitState_reg[2][0]                       | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/err_slave_s_xactor_f_wr_data/d1di                                                                     |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_wr_resp/d1di                                                                           |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_rd_addr/fabric_v_f_rd_sjs_1_ENQ                                       |                                                                                                      |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_9[3]_i_1_n_0                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_8[3]_i_1_n_0                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_7[3]_i_1_n_0                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_6[3]_i_1_n_0                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/uart_user_ifc_uart_baudGen_rBaudCounter/uart_user_ifc_uart_rRecvState_reg[0]_1[0]                     | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_rd_addr/full_reg_reg_1[0]                                             |                                                                                                      |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_5[3]_i_1_n_0                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_4[3]_i_1_n_0                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_3[3]_i_1_n_0                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_31[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_30[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_2[3]_i_1_n_0                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_29[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_28[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[60]                                                       |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[53]                                                       |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[54]                                                       |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[55]                                                       |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[56]                                                       |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[57]                                                       |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[58]                                                       |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[59]                                                       |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[62]                                                       |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/fabric_v_f_wrd_sjs_4_ENQ                                      |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[61]                                                       |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[63]                                                       |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[64]                                                       |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[65]                                                       |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[66]                                                       |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[67]                                                       |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/uart_s_xactor_f_rd_data/data0_reg20_out[68]                                                       |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/clint_s_xactor_f_wr_data/data0_reg_reg[0]_0[0]                                                        |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_0_f_wr_resp/d1di                                                             |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_14[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_27[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_13[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_12[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_11[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_10[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_0[3]_i_1_n_0                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_2_f_rd_addr/fabric_v_f_rd_sjs_3_ENQ                                       |                                                                                                      |                3 |              4 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_15[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_2_f_rd_addr/empty_reg_reg_0[0]                                            |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in124_out                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_resp/aesbuf_aes_aes_b_blockaes_mode__reg[2][0]                                   | pc/aesbuf_s_xactor_f_wr_resp/SR[0]                                                                   |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_input_fifo/aesbuf_aes_aes_b_blockaes_aes__dr_rg_state_reg[1][0]             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/rg_mcounterie_EN                                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/E[0]                                                          |                                                                                                      |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_rd_addr/E[0]                                                          |                                                                                                      |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_input_fifo/empty_reg_reg_1[0]                                               |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_18[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_26[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_25[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_24[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_23[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_22[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_21[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_20[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_19[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/fabric_v_f_wr_sjs_1_ENQ                                       |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/fabric_v_f_wrd_sjs_1_ENQ                                      |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/E[0]                                                          |                                                                                                      |                4 |              4 |         1.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/data0_reg_reg[0]_14[0]                                        |                                                                                                      |                4 |              4 |         1.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_10[0]                                           |                                                                                                      |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_17[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              4 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_entry_16[3]_i_1_n_0                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              4 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_rd_data/d1di                                                                        |                                                                                                      |                1 |              5 |         5.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_8_f_wr_resp/d1di                                                             |                                                                                                      |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_4_f_wr_resp/d1di                                                             |                                                                                                      |                1 |              5 |         5.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_5_f_wr_resp/d1di                                                             |                                                                                                      |                3 |              5 |         1.67 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_3_f_wr_resp/d1di                                                             |                                                                                                      |                1 |              5 |         5.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_2_f_wr_resp/d1di                                                             |                                                                                                      |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_1_f_wr_resp/d1di                                                             |                                                                                                      |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_13_f_wr_resp/d1di                                                            |                                                                                                      |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_12_f_wr_resp/d1di                                                            |                                                                                                      |                1 |              5 |         5.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_data/E[0]                                                                           |                                                                                                      |                1 |              5 |         5.00 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_rd_data/d1di                                                                           |                                                                                                      |                3 |              5 |         1.67 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_wr_data/E[0]                                                                          |                                                                                                      |                1 |              5 |         5.00 |
|  cl/inst/clk_out1 | pc/err_slave_s_xactor_f_rd_data/d1di                                                                     |                                                                                                      |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_9_f_wr_resp/d1di                                                             |                                                                                                      |                1 |              5 |         5.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_input_fifo/aesbuf_aes_aes_b_blockaes_aes__kg_key_length_reg[1][0]           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              5 |         1.67 |
|  cl/inst/clk_out1 | pc/signature/s_xactor_f_wr_resp/d1di                                                                     |                                                                                                      |                1 |              5 |         5.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe2_meta/D_OUT[102]_i_1__2_n_0                                                         | pc/cclass_riscv/pipe2_meta/D_OUT[22]_i_1_n_0                                                         |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_dmem/dcache/ff_read_mem_request/d0di                                                       |                3 |              5 |         1.67 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/D_OUT_reg[2]_0[0]                                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/rg_allocate_EN                                                                | pc/cclass_riscv/stage0/bpu/rg_allocate[4]_i_1_n_0                                                    |                1 |              5 |         5.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/inst_spfpu_sqrt_rg_state_reg[4][0]                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage2/registerfile/E[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_imem/icache/ff_read_mem_request/d0di                                                       |                2 |              5 |         2.50 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_memory_xactor_f_wr_addr/d0di                                                               |                3 |              6 |         2.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_rd_data/d1di                                                                           |                                                                                                      |                1 |              6 |         6.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_spfpu_divider_int_div_rg_state[5]_i_1_n_0                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              6 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_dpfpu_divider_int_div_rg_state[5]_i_1_n_0                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              6 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/D_OUT_reg[208]_0[0]                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              6 |         3.00 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_data/E[0]                                                                        | pc/aesbuf_s_xactor_f_wr_data/SR[0]                                                                   |                2 |              6 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/empty_reg_reg_1                                       | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              6 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/rg_sfence_reg                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              6 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/rg_misa_s_reg_0[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              6 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/D_OUT_reg[17]_0[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              6 |         1.20 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe2_meta/E[0]                                                                          | pc/cclass_riscv/stage3/multicycle_alu/mbox/div_/rg_count[5]_i_1_n_0                                  |                2 |              6 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/p_455_in                                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              6 |         3.00 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_wr_resp/d1di                                                                       |                                                                                                      |                1 |              6 |         6.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_7_f_wr_resp/d1di                                                             |                                                                                                      |                1 |              6 |         6.00 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_wr_addr/E[0]                                                                          |                                                                                                      |                4 |              6 |         1.50 |
|  cl/inst/clk_out1 | pc/fabric_v_f_wr_mis_1/E[0]                                                                              |                                                                                                      |                1 |              6 |         6.00 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_addr/data0_reg_reg[13]_1[0]                                                      | pc/aesbuf_s_xactor_f_wr_data/SR[0]                                                                   |                1 |              6 |         6.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/SR[0]                                             |                6 |              6 |         1.00 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_wr_data/plic_rg_wrburst_count_EN                                                      | pc/plic_s_xactor_f_wr_data/empty_reg_reg_0                                                           |                2 |              7 |         3.50 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_resp/aesbuf_aes_aes_b_blockaes_aes__dr_counter_EN                                | pc/aesbuf_s_xactor_f_wr_resp/aesbuf_aes_aes_b_blockaes_aes__dr_counter[0]                            |                2 |              7 |         3.50 |
|  cl/inst/clk_out1 | pc/signature/s_xactor_f_wr_addr/d1di                                                                     |                                                                                                      |                2 |              7 |         3.50 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_wr_resp/WILL_FIRE_RL_uart_burst_writes                                                | pc/uart_s_xactor_f_wr_resp/uart_rg_wrburst_count_reg[6]                                              |                2 |              7 |         3.50 |
|  cl/inst/clk_out1 | pc/clint_s_xactor_f_rd_data/E[0]                                                                         | pc/clint_s_xactor_f_rd_data/SR[0]                                                                    |                2 |              7 |         3.50 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_rd_data/E[0]                                                                          | pc/uart_s_xactor_f_rd_addr/SR[0]                                                                     |                1 |              7 |         7.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp1/ff_fwd_request/D_OUT_reg[68]_1                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                6 |              7 |         1.17 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_rd_addr/E[0]                                                                          | pc/plic_s_xactor_f_rd_addr/SR[0]                                                                     |                2 |              7 |         3.50 |
|  cl/inst/clk_out1 | pc/gpio_s_xactor_f_rd_addr/E[0]                                                                          | pc/gpio_s_xactor_f_rd_addr/SR[0]                                                                     |                2 |              7 |         3.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_7_f_rd_data/d1di                                                             |                                                                                                      |                2 |              7 |         3.50 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/MUX_rg_sie_write_1__SEL_3                                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              7 |         1.75 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_2_f_wr_addr/empty_reg_reg_7[0]                                            |                                                                                                      |                2 |              7 |         3.50 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_20[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_21[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_22[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_2[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_23[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_33[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_24[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_19[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_25[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_26[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_27[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                6 |              8 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_28[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_29[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_3[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_30[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_31[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_32[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/uart_user_ifc_uart_fifoRecv/D_OUT[7]_i_1__3_n_0                                                       |                                                                                                      |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3][0]                                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_last_col_sub_rot[31]                                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_write_mem_request/empty_reg_reg_2[0]                                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[0]_rep[0]                                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[0]_rep_0[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[0]_rep_1[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[0]_rep_2[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[1]_rep[0]                                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[1]_rep_0[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[1]_rep_1[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[2]_rep[0]                                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_18[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_1[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_10[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_11[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_12[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_13[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_14[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_15[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_16[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_17[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_63[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_54[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_55[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_56[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_57[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_58[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_59[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_6[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_60[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_61[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_62[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_53[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_7[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_8[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_9[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_fb_fillindex/p_417_in                                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_wr_addr/plic_plic_rg_ie_7_EN                                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_wr_addr/plic_plic_rg_ie_19_EN                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_wr_addr/plic_plic_rg_ie_15_EN                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/uart_user_ifc_uart_baudGen_rBaudCounter/CAN_FIRE_RL_uart_user_ifc_uart_receive_buffer_shift           |                                                                                                      |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_rd_addr/data0_reg_reg[27]_0[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_44[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_35[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_36[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_37[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_38[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_39[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_4[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_40[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_41[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_42[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_43[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_34[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_45[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                6 |              8 |         1.33 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_46[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_47[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_48[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_49[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_5[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_50[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_51[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_way_select_reg[3]_52[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_resp/E[0]                                                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col1[23]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_spfpu_divider_rl_stage3                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_spfpu_divider_rg_stage3[20]_i_1_n_0                   |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_rd_data/d1di                                                                        | pc/aesbuf_s_xactor_f_rd_data/data1_reg[61]_i_1__16_n_0                                               |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col1[15]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_io_xactor_f_wr_data/d1di                                                                       | pc/cclass_dmem/dcache/ff_nc_write_request/empty_reg_reg_0                                            |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_rd_data/d1di                                                                           | pc/aes_s_xactor_f_rd_addr/empty_reg_reg_0                                                            |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col0[7]_i_1_n_0                                                     | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_dmem/dtlb/ff_lookup_result/data0_reg[53]_i_1__1_n_0                                        |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_resp/aesbuf_aes_aes_b_blockaes_aes__decrypt_reg[0]                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_memory_xactor_f_wr_data/d0di                                                               |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col3[15]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col0[31]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/err_slave_s_xactor_f_rd_data/E[0]                                                                     | pc/err_slave_s_xactor_f_rd_addr/SR[0]                                                                |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col3[23]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_wr_resp/empty_reg_reg_1[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_wr_resp/E[0]                                                                       |                                                                                                      |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col0[23]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_aes256_subcol4[15]                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col0[15]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_rcon[31]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                1 |              8 |         8.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col3[31]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col3[7]_i_1_n_0                                                     | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_sbox_out_EN                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_i_sbox_out_EN                                                       | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_rd_data/E[0]                                                                          | pc/bram_s_xactor_f_rd_addr/SR[0]                                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col2[7]_i_1_n_0                                                     | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/MUX_rg_dcsr_prv_write_1__SEL_2                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col2[31]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_last_col_sub_rot[23]                                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |              8 |         1.60 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col2[23]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_last_col_sub_rot[15]                                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col2[15]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_rd_data/E[0]                                                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_last_col_sub_rot[7]                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |              8 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_aes256_subcol4[31]                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_aes256_subcol4[23]                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col1[31]_i_1_n_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |              8 |         2.67 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__dr_col1[7]_i_1_n_0                                                     | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                2 |              8 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_14                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_7                                        |                5 |              9 |         1.80 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[1]                                                   | pc/cclass_dmem/dtlb/ff_lookup_result/data0_reg_reg[7]_0                                              |                2 |              9 |         4.50 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_dmem/dtlb/ff_lookup_result/data0_reg[63]_i_1__1_n_0                                        |                3 |              9 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[0]                                                   | pc/cclass_dmem/dtlb/ff_lookup_result/data0_reg_reg[7]_1                                              |                2 |              9 |         4.50 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[0]_0                                                 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[1]_3                                             |                2 |              9 |         4.50 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[0]_0                                                 | pc/cclass_dmem/dtlb/ff_lookup_result/data0_reg_reg[7]_2                                              |                2 |              9 |         4.50 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[1]_0                                                 | pc/cclass_dmem/dtlb/ff_lookup_result/data0_reg_reg[7]_5                                              |                3 |              9 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[1]_0                                                 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[0]_3                                             |                4 |              9 |         2.25 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_12                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_1                                        |                3 |              9 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_13                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_4                                        |                2 |              9 |         4.50 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_15                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_10                                       |                3 |              9 |         3.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_output_fifo/CAN_FIRE_RL_aesbuf_aes_aes_b_get_aes                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |             10 |         3.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_14                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_6                                        |                2 |             10 |         5.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[1]                                                   | pc/cclass_dmem/dtlb/ff_lookup_result/data0_reg_reg[8]_0                                              |                3 |             10 |         3.33 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[0]                                                   | pc/cclass_dmem/dtlb/ff_lookup_result/data0_reg_reg[8]_1                                              |                6 |             10 |         1.67 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_15                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_9                                        |                3 |             10 |         3.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_12                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_0                                        |                2 |             10 |         5.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_13                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_3                                        |                3 |             10 |         3.33 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_rd_addr/E[0]                                                          |                                                                                                      |                2 |             11 |         5.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_rd_addr/empty_reg_reg_12[0]                                           |                                                                                                      |                2 |             11 |         5.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_2_f_rd_addr/E[0]                                                          |                                                                                                      |                2 |             11 |         5.50 |
|  cl/inst/clk_out1 | pc/uart_user_ifc_uart_baudGen_rBaudCounter/E[0]                                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                6 |             11 |         1.83 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/empty_reg_reg_11[0]                                           |                                                                                                      |                3 |             11 |         3.67 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_addr/d1di                                                                        |                                                                                                      |                2 |             11 |         5.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/empty_reg_reg_15[0]                                           |                                                                                                      |                5 |             11 |         2.20 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_dpfpu_divider_rl_stage3                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_dpfpu_divider_rg_stage3[23]_i_1_n_0                   |                5 |             11 |         2.20 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_wr_addr/d1di                                                                           |                                                                                                      |                2 |             11 |         5.50 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/rg_ghr[10]_i_1_n_0                                                            |                                                                                                      |                4 |             11 |         2.75 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_ff_write_resp_rv_reg[1][0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                7 |             12 |         1.71 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_rd_addr/d1di                                                                           |                                                                                                      |                5 |             12 |         2.40 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/MUX_inst_spfpu_sqrt_rg_inter_stage_write_1__SEL_1     |                                                                                                      |                5 |             12 |         2.40 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[25]_0[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |             12 |         2.40 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/D_OUT_reg[16]_0[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |             12 |         3.00 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_rd_addr/d1di                                                                        |                                                                                                      |                2 |             12 |         6.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[25]_1[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                6 |             12 |         2.00 |
|  cl/inst/clk_out1 | pc/err_slave_s_xactor_f_rd_addr/d1di                                                                     |                                                                                                      |                3 |             12 |         4.00 |
|  cl/inst/clk_out1 | pc/err_slave_s_xactor_f_rd_addr/E[0]                                                                     | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |             12 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/empty_reg_reg[0]                                                              |                                                                                                      |                7 |             13 |         1.86 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/D_OUT_reg[11]_0[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |             13 |         2.60 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_wr_addr/E[0]                                                                          |                                                                                                      |                2 |             15 |         7.50 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_wr_addr/d1di                                                                          |                                                                                                      |                5 |             15 |         3.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/empty_reg_reg_14[0]                                           |                                                                                                      |                5 |             15 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/MUX_inst_dpfpu_sqrt_rg_inter_stage_write_1__SEL_1     |                                                                                                      |                5 |             15 |         3.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[26]_2[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |             16 |         5.33 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[26]_3[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |             16 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_dma_ccr_1_reg[5][0]                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |             16 |         3.20 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_wr_addr/data0_reg_reg[22]_0[0]                                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |             16 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_rd_addr/CAN_FIRE_RL_dma_dma_readConfig                                                 |                                                                                                      |                7 |             16 |         2.29 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[23]_1[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                6 |             16 |         2.67 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/E[0]                                                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |             16 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_currentReadRs_0_EN_port0__write                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                7 |             16 |         2.29 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_currentReadRs_2_EN_port0__write                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |             16 |         3.20 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_dma_ccr_2_reg[5][0]                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |             16 |         3.20 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_currentReadRs_1_EN_port0__write                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                9 |             16 |         1.78 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/E[0]                                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                7 |             16 |         2.29 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_wr_resp/dma_dma_currentWriteRs_0_EN_port0__write                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                7 |             16 |         2.29 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_11[0]                                           |                                                                                                      |                5 |             16 |         3.20 |
|  cl/inst/clk_out1 | pc/uart_user_ifc_uart_fifoRecv/p_0_in8_out                                                               |                                                                                                      |                2 |             16 |         8.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_aes256_subcol4[7]                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                4 |             16 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_wr_resp/dma_dma_currentWriteRs_1_EN_port0__write                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                7 |             16 |         2.29 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_wr_data/d1di                                                                          |                                                                                                      |               10 |             16 |         1.60 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_wr_resp/dma_dma_currentWriteRs_2_EN_port0__write                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                9 |             16 |         1.78 |
|  cl/inst/clk_out1 | pc/cclass_memory_xactor_f_wr_data/E[0]                                                                   |                                                                                                      |                4 |             16 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_fb_fillindex/E[0]                                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             16 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/rg_fbmissallocate_reg[0]_1[0]                                      | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                3 |             16 |         5.33 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/rg_fbmissallocate_reg[0]_0[0]                                      | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |             16 |         3.20 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/rg_fbmissallocate_reg[0][0]                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |             16 |         3.20 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_rd_addr/E[0]                                                                          |                                                                                                      |                4 |             17 |         4.25 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_rd_data/d1di                                                                          |                                                                                                      |                8 |             17 |         2.12 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_rd_addr/empty_reg_reg_4[0]                                            |                                                                                                      |                9 |             18 |         2.00 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_wr_addr/E[1]                                                                          |                                                                                                      |                9 |             18 |         2.00 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_rd_data/E[0]                                                                          |                                                                                                      |                6 |             18 |         3.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_rd_addr/empty_reg_reg_11[0]                                           |                                                                                                      |                3 |             18 |         6.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_2_f_rd_addr/empty_reg_reg_9[0]                                            |                                                                                                      |                5 |             19 |         3.80 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_rd_addr/empty_reg_reg_10[0]                                           |                                                                                                      |                6 |             19 |         3.17 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_rd_addr/CAN_FIRE_RL_plic_rl_config_plic_reg_read                                      |                                                                                                      |                8 |             19 |         2.38 |
|  cl/inst/clk_out1 | pc/debug_memory_s_xactor_f_rd_addr/d1di                                                                  |                                                                                                      |                5 |             19 |         3.80 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_rd_addr/d1di                                                                          |                                                                                                      |                7 |             19 |         2.71 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_spfpu_divider_rl_stage2                       |                                                                                                      |                8 |             19 |         2.38 |
|  cl/inst/clk_out1 | pc/gpio_s_xactor_f_wr_addr/d1di                                                                          |                                                                                                      |                5 |             20 |         4.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_13[0]                                           |                                                                                                      |                5 |             20 |         4.00 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_rd_addr/d1di                                                                          |                                                                                                      |                6 |             20 |         3.33 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_rd_addr/E[0]                                                                          |                                                                                                      |                5 |             20 |         4.00 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_wr_data/d1di                                                                          |                                                                                                      |                5 |             20 |         4.00 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/empty_reg_reg_12[0]                                           |                                                                                                      |                7 |             20 |         2.86 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_5_f_rd_addr/empty_reg_reg_3[0]                                            |                                                                                                      |               10 |             20 |         2.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_rd_addr/d1di                                                                           |                                                                                                      |                5 |             20 |         4.00 |
|  cl/inst/clk_out1 | pc/gpio_s_xactor_f_rd_addr/CAN_FIRE_RL_gpio_read_request                                                 |                                                                                                      |                7 |             21 |         3.00 |
|  cl/inst/clk_out1 | pc/gpio_s_xactor_f_rd_addr/d1di                                                                          |                                                                                                      |               10 |             21 |         2.10 |
|  cl/inst/clk_out1 | pc/uart_s_xactor_f_rd_data/d1di                                                                          |                                                                                                      |                7 |             22 |         3.14 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_dpfpu_divider_rl_stage2                       |                                                                                                      |               11 |             22 |         2.00 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/D_OUT_reg[176]_0                                  |                6 |             23 |         3.83 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_spfm_add_sub_rl_stage_3                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_spfm_add_sub_ff_stage4[98]_i_1_n_0                    |                8 |             24 |         3.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_rot_prev_key_EN                                                     | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               14 |             24 |         1.71 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_spfm_add_sub_rl_stage_3                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_spfm_add_sub_ff_stage4[25]_i_1_n_0                    |                8 |             24 |         3.00 |
|  cl/inst/clk_out1 | pc/fabric_v_f_wr_mis_0/empty_reg_reg_3[0]                                                                |                                                                                                      |                7 |             24 |         3.43 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_wr_addr/d1di                                                                          |                                                                                                      |                6 |             24 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_spfpu_divider_rl_stage3                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_spfpu_divider_rg_stage3[76]_i_1_n_0                   |               14 |             25 |         1.79 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/inst_spfpu_sqrt_rg_inter_stage0                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/MUX_inst_spfpu_sqrt_rg_inter_stage_write_1__SEL_1 |               10 |             25 |         2.50 |
|  cl/inst/clk_out1 | pc/plic_plic_rg_total_priority[24]_i_1_n_0                                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             26 |         3.25 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/E[0]                                                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                9 |             27 |         3.00 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_write_mem_request/empty_reg_reg_3[0]                                            |                                                                                                      |                8 |             27 |         3.38 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/empty_reg_reg_2[0]                                                 |                                                                                                      |                6 |             29 |         4.83 |
|  cl/inst/clk_out1 | pc/clint_s_xactor_f_wr_addr/d1di                                                                         |                                                                                                      |                8 |             29 |         3.62 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/empty_reg_reg_13[0]                                           |                                                                                                      |               13 |             29 |         2.23 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[38][0]                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |             29 |         5.80 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[38]_0[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                6 |             29 |         4.83 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[38]_1[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             29 |         3.62 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/data0_reg_reg[38]_2[0]                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                6 |             29 |         4.83 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/fb_valid_2_D_IN1                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               11 |             29 |         2.64 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_fbmissallocate_reg[0]_4[0]                                      | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               10 |             29 |         2.90 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/empty_reg_reg_3[0]                                                  |                                                                                                      |               10 |             29 |         2.90 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_3_f_rd_addr/E[0]                                                          |                                                                                                      |               14 |             29 |         2.07 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/fb_valid_7_D_IN1                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               11 |             29 |         2.64 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/fb_valid_6_D_IN1                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               11 |             29 |         2.64 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/fb_valid_5_D_IN1                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             29 |         3.62 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/fb_valid_4_D_IN1                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               11 |             29 |         2.64 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/fb_valid_3_D_IN1                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               10 |             29 |         2.90 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/fb_valid_1_D_IN1                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               10 |             29 |         2.90 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/E[0]                                                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               17 |             30 |         1.76 |
|  cl/inst/clk_out1 | pc/clint_s_xactor_f_rd_addr/E[0]                                                                         |                                                                                                      |                8 |             30 |         3.75 |
|  cl/inst/clk_out1 | pc/clint_s_xactor_f_rd_addr/d1di                                                                         |                                                                                                      |               13 |             30 |         2.31 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/empty_reg_reg_3[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               22 |             31 |         1.41 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe2_mtval/D_OUT[31]_i_1__4_n_0                                                         |                                                                                                      |               11 |             32 |         2.91 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_dma_ccr_0_reg[7][0]                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             32 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_data/d1di                                                                           |                                                                                                      |               11 |             32 |         2.91 |
|  cl/inst/clk_out1 | pc/gpio_s_xactor_f_wr_addr/gpio_gpio_direction_reg_0_EN                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                9 |             32 |         3.56 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_dma_ccr_0_reg[6][0]                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             32 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[27]_2[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               13 |             32 |         2.46 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_rg_writeConfig_ccr_reg[65][0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               11 |             32 |         2.91 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe2_mtval/D_OUT[31]_i_1__4_n_0                                                         | pc/cclass_riscv/pipe2_mtval/D_OUT[63]_i_1__3_n_0                                                     |                5 |             32 |         6.40 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[23]_2[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             32 |         2.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_dma_ccr_2_reg[7][0]                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             32 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[27]_1[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               12 |             32 |         2.67 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[27]_0[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               12 |             32 |         2.67 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[26]_4[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               11 |             32 |         2.91 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_dma_ccr_2_reg[6][0]                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             32 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/empty_reg_reg_1[0]                                                 |                                                                                                      |                8 |             32 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[25]_2[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               15 |             32 |         2.13 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_dma_ccr_1_reg[6][0]                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             32 |         4.00 |
|  cl/inst/clk_out1 | pc/signature/s_xactor_f_wr_data/d1di                                                                     |                                                                                                      |                5 |             32 |         6.40 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_8[0]                                            |                                                                                                      |               10 |             32 |         3.20 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_14[0]                                           |                                                                                                      |                9 |             32 |         3.56 |
|  cl/inst/clk_out1 | pc/signature/m_xactor_f_rd_data/rg_cnt_reg[0]                                                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             32 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_rg_writeConfig_ccr_reg[64]_0[0]                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               14 |             32 |         2.29 |
|  cl/inst/clk_out1 | pc/signature/s_xactor_f_wr_addr/E[0]                                                                     | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                5 |             32 |         6.40 |
|  cl/inst/clk_out1 | pc/signature/m_xactor_f_rd_addr/rg_start_address_EN                                                      | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                9 |             32 |         3.56 |
|  cl/inst/clk_out1 | pc/signature/m_xactor_f_rd_addr/d1di                                                                     |                                                                                                      |                7 |             32 |         4.57 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_rg_writeConfig_ccr_reg[64][0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               17 |             32 |         1.88 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/empty_reg_reg_7[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               17 |             32 |         1.88 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/dma_dma_dma_ccr_1_reg[7][0]                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |                8 |             32 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/empty_reg_reg_2[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               19 |             32 |         1.68 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/d1di                                                          |                                                                                                      |                6 |             33 |         5.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_16[0]                                           |                                                                                                      |               10 |             33 |         3.30 |
|  cl/inst/clk_out1 | pc/gpio_s_xactor_f_wr_data/d1di                                                                          |                                                                                                      |               10 |             33 |         3.30 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/empty_reg_reg_2[0]                                                             |                                                                                                      |               12 |             34 |         2.83 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/empty_reg_reg_1[0]                                                 |                                                                                                      |               12 |             34 |         2.83 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/empty_reg_reg_1[0]                                                             |                                                                                                      |               12 |             34 |         2.83 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/empty_reg_reg_3[0]                                                             |                                                                                                      |               13 |             34 |         2.62 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_5_f_rd_addr/empty_reg_reg_2[0]                                            |                                                                                                      |               11 |             34 |         3.09 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/data0_reg_reg[17]_0[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               13 |             34 |         2.62 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_rd_addr/d1di                                                                          |                                                                                                      |                8 |             35 |         4.38 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_read_mem_request/p_0_in1229_out                                                 |                                                                                                      |               15 |             35 |         2.33 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_read_mem_request/empty_reg_reg_2[0]                                             |                                                                                                      |                8 |             35 |         4.38 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/empty_reg_reg_1                                                     |                                                                                                      |               19 |             35 |         1.84 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/d1di                                                       |                                                                                                      |               22 |             35 |         1.59 |
|  cl/inst/clk_out1 | pc/cclass_ptwalk_ff_req_queue/E[0]                                                                       |                                                                                                      |                8 |             35 |         4.38 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_read_mem_request/E[0]                                                           |                                                                                                      |                8 |             35 |         4.38 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_5_f_rd_addr/d1di                                                          |                                                                                                      |                8 |             35 |         4.38 |
|  cl/inst/clk_out1 | pc/cclass_io_xactor_f_wr_addr/d1di                                                                       |                                                                                                      |                5 |             35 |         7.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_core_request/ff_core_response_rv_reg[41]                                        |                                                                                                      |               32 |             36 |         1.12 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_2_f_wr_addr/d1di                                                          |                                                                                                      |                8 |             37 |         4.62 |
|  cl/inst/clk_out1 | pc/cclass_io_xactor_f_rd_addr/d1di                                                                       |                                                                                                      |                8 |             37 |         4.62 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/empty_reg_reg_1                                            |                                                                                                      |               26 |             37 |         1.42 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/cclass_imem_mv_itlb_perf_counters                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               13 |             37 |         2.85 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_2_f_rd_addr/d1di                                                          |                                                                                                      |               10 |             38 |         3.80 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage1/ff_memory_response_ff/d1di                                                        |                                                                                                      |               18 |             39 |         2.17 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv_reg[40]_0                                           |                                                                                                      |               26 |             40 |         1.54 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_spfpu_divider_rl_stage3                       |                                                                                                      |               25 |             42 |         1.68 |
|  cl/inst/clk_out1 | pc/cclass_ptwalk_ff_req_queue/cclass_ptwalk_rg_state_reg[1]_1[0]                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               11 |             44 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_12                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg                                          |               11 |             44 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_13                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_2                                        |               10 |             44 |         4.40 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_15                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_8                                        |               11 |             44 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_14                                           | pc/cclass_imem/itlb/_unnamed_/ff_core_respone/rg_sfence_reg_5                                        |               11 |             44 |         4.00 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_wr_resp/empty_reg_reg_3[0]                                                         |                                                                                                      |               11 |             45 |         4.09 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_rd_addr/d1di                                                          |                                                                                                      |               11 |             45 |         4.09 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/empty_reg_reg_0[0]                                                             |                                                                                                      |               10 |             45 |         4.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_17[0]                                           |                                                                                                      |               11 |             45 |         4.09 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/d1di                                                          |                                                                                                      |               12 |             46 |         3.83 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_wr_addr/d1di                                                                          |                                                                                                      |               18 |             46 |         2.56 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[1]                                                   | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[1]_4                                             |               14 |             46 |         3.29 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_rd_addr/d1di                                                          |                                                                                                      |               17 |             46 |         2.71 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[1]_0                                                 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[1]_1                                             |               14 |             46 |         3.29 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[0]                                                   | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[0]_4                                             |               13 |             46 |         3.54 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/empty_reg_reg_16[0]                                           |                                                                                                      |               17 |             46 |         2.71 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[0]_0                                                 | pc/cclass_dmem/dtlb/ff_lookup_result/rg_replace_reg[0]_1                                             |               16 |             46 |         2.88 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_3_f_rd_addr/d1di                                                          |                                                                                                      |               11 |             46 |         4.18 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_wr_addr/d1di                                                                           |                                                                                                      |               20 |             47 |         2.35 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_rd_addr/CAN_FIRE_RL_dma_dma_readConfig                                                 | pc/dma_s_xactor_f_rd_addr/dma_dma_ff_read_resp_rv_reg[65]                                            |               13 |             48 |         3.69 |
|  cl/inst/clk_out1 | pc/plic_s_xactor_f_wr_addr/WILL_FIRE_RL_plic_rl_config_plic_reg_write                                    |                                                                                                      |               20 |             52 |         2.60 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/D_OUT_reg[0]_rep__1_1                             |               20 |             52 |         2.60 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_dpfm_add_sub_rl_stage_3                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_dpfm_add_sub_ff_stage4[224]_i_1_n_0                   |               19 |             52 |         2.74 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/inst_spfpu_sqrt_rg_inter_stage0                       |                                                                                                      |               15 |             52 |         3.47 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_dpfm_add_sub_rl_stage_3                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_dpfm_add_sub_ff_stage4[64]_i_1_n_0                    |               20 |             52 |         2.60 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/E[0]                                                               |                                                                                                      |               16 |             53 |         3.31 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv_EN_port0__write                                 |                                                                                                      |               11 |             53 |         4.82 |
|  cl/inst/clk_out1 | pc/debug_memory_s_xactor_f_rd_data/d1di                                                                  |                                                                                                      |               27 |             53 |         1.96 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/inst_dpfpu_sqrt_rg_inter_stage0                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/MUX_inst_dpfpu_sqrt_rg_inter_stage_write_1__SEL_1 |               20 |             54 |         2.70 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_rd_data/d1di                                                                        | pc/aesbuf_s_xactor_f_rd_addr/empty_reg_reg_0                                                         |               20 |             56 |         2.80 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_rd_data/d1di                                                                           | pc/aes_s_xactor_f_rd_addr/data0_reg_reg[26]_8                                                        |               33 |             56 |         1.70 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_dpfpu_divider_rl_stage3                       | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_dpfpu_divider_rg_stage3[138]_i_1_n_0                  |               36 |             56 |         1.56 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/D_OUT_reg[19]_1[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               27 |             57 |         2.11 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_27[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_27[62]_i_1_n_0                                              |               11 |             62 |         5.64 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_23[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_23[62]_i_1_n_0                                              |               12 |             62 |         5.17 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_24[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_24[62]_i_1_n_0                                              |               14 |             62 |         4.43 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_5[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_5[62]_i_1_n_0                                               |               17 |             62 |         3.65 |
|  cl/inst/clk_out1 | pc/cclass_imem/itlb/_unnamed_/ff_request_to_ptw/data1_reg[65]_i_1__20_n_0                                |                                                                                                      |               17 |             62 |         3.65 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_9[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_9[62]_i_1_n_0                                               |                9 |             62 |         6.89 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_4[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_4[62]_i_1_n_0                                               |                9 |             62 |         6.89 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_25[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_25[62]_i_1_n_0                                              |               15 |             62 |         4.13 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_26[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_26[62]_i_1_n_0                                              |               12 |             62 |         5.17 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_22[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_22[62]_i_1_n_0                                              |                9 |             62 |         6.89 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_28[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_28[62]_i_1_n_0                                              |               17 |             62 |         3.65 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_29[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_29[62]_i_1_n_0                                              |               11 |             62 |         5.64 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_2[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_2[62]_i_1_n_0                                               |               13 |             62 |         4.77 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_30[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_30[62]_i_1_n_0                                              |               17 |             62 |         3.65 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_6[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_6[62]_i_1_n_0                                               |               17 |             62 |         3.65 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_7[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_7[62]_i_1_n_0                                               |               19 |             62 |         3.26 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_31[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_31[62]_i_1_n_0                                              |               18 |             62 |         3.44 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_15[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_15[62]_i_1_n_0                                              |                8 |             62 |         7.75 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_21[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_21[62]_i_1_n_0                                              |               11 |             62 |         5.64 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_20[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_20[62]_i_1_n_0                                              |               13 |             62 |         4.77 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_8[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_8[62]_i_1_n_0                                               |                9 |             62 |         6.89 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_1[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_1[62]_i_1_n_0                                               |               15 |             62 |         4.13 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_0[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_0[62]_i_1_n_0                                               |               13 |             62 |         4.77 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_10[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_10[62]_i_1_n_0                                              |               14 |             62 |         4.43 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_11[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_11[62]_i_1_n_0                                              |               13 |             62 |         4.77 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_12[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_12[62]_i_1_n_0                                              |               14 |             62 |         4.43 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_19[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_19[62]_i_1_n_0                                              |               15 |             62 |         4.13 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_13[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_13[62]_i_1_n_0                                              |               12 |             62 |         5.17 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_18[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_18[62]_i_1_n_0                                              |               10 |             62 |         6.20 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_3[62]_i_2_n_0                                                   | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_3[62]_i_1_n_0                                               |               12 |             62 |         5.17 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_14[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_14[62]_i_1_n_0                                              |               13 |             62 |         4.77 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_17[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_17[62]_i_1_n_0                                              |               16 |             62 |         3.88 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_16[62]_i_2_n_0                                                  | pc/cclass_riscv/stage0/bpu/v_reg_btb_tag_16[62]_i_1_n_0                                              |               13 |             62 |         4.77 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/D_OUT_reg[12]_0[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               26 |             62 |         2.38 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/empty_reg_reg_6[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               32 |             63 |         1.97 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/rg_misa_s_reg_1[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               33 |             63 |         1.91 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/D_OUT_reg[10]_6[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               38 |             63 |         1.66 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/empty_reg_reg_4[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               33 |             63 |         1.91 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/empty_reg_reg_8[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               12 |             64 |         5.33 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/rg_ir_reg[0]                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               23 |             64 |         2.78 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/mhpmcounter_0_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/empty_reg_reg_3[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               29 |             64 |         2.21 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/mhpmcounter_1_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/mhpmcounter_2_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/mhpmcounter_3_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/mhpmcounter_4_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/mhpmcounter_5_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/mhpmcounter_6_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/empty_reg_reg_0[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               26 |             64 |         2.46 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/empty_reg_reg_1[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               29 |             64 |         2.21 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/empty_reg_reg_2[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               21 |             64 |         3.05 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/empty_reg_reg_5[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               38 |             64 |         1.68 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/empty_reg_reg_4[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               26 |             64 |         2.46 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/empty_reg_reg_5[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               34 |             64 |         1.88 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/empty_reg_reg_6[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               28 |             64 |         2.29 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/mhpmcounter_0_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/mhpmcounter_1_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/mhpmcounter_2_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/mhpmcounter_3_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/mhpmcounter_4_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/mhpmcounter_5_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/mhpmcounter_6_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/E[0]                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               30 |             64 |         2.13 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_1_EN                                                      |                                                                                                      |               40 |             64 |         1.60 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_input_fifo/aesbuf_aes_aes_b_blockaes_aes__kg_rg_state_reg[2]_0[0]           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               38 |             64 |         1.68 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_resp/aesbuf_aes_aes_b_blockaes_aes__kg_rg_state_reg[0]_1[0]                      | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               29 |             64 |         2.21 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/mbox/div_/rg_result[63]_i_1__0_n_0                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               32 |             64 |         2.00 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_addr/E[0]                                                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               19 |             64 |         3.37 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_addr/E[1]                                                                        | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               21 |             64 |         3.05 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_addr/aesbuf_aes_aes_b_ctr_reg_0[0]                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               18 |             64 |         3.56 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_addr/aesbuf_aes_key_index_reg_0[0]                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               23 |             64 |         2.78 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_0_EN                                                      |                                                                                                      |               27 |             64 |         2.37 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_10_EN                                                     |                                                                                                      |               42 |             64 |         1.52 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_11_EN                                                     |                                                                                                      |               41 |             64 |         1.56 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_12_EN                                                     |                                                                                                      |               41 |             64 |         1.56 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_13_EN                                                     |                                                                                                      |               47 |             64 |         1.36 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_14_EN                                                     |                                                                                                      |               43 |             64 |         1.49 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/empty_reg_reg_2[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               29 |             64 |         2.21 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_2_EN                                                      |                                                                                                      |               41 |             64 |         1.56 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_3_EN                                                      |                                                                                                      |               43 |             64 |         1.49 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_4_EN                                                      |                                                                                                      |               42 |             64 |         1.52 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_5_EN                                                      |                                                                                                      |               40 |             64 |         1.60 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_6_EN                                                      |                                                                                                      |               38 |             64 |         1.68 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_7_EN                                                      |                                                                                                      |               34 |             64 |         1.88 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_8_EN                                                      |                                                                                                      |               44 |             64 |         1.45 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key1_9_EN                                                      |                                                                                                      |               50 |             64 |         1.28 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_addr/aesbuf_aes_key_index_reg_0[1]                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               29 |             64 |         2.21 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_data/d1di                                                                        |                                                                                                      |               31 |             64 |         2.06 |
|  cl/inst/clk_out1 | pc/cclass_io_xactor_f_wr_data/d1di                                                                       |                                                                                                      |               10 |             64 |         6.40 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_wr_data/d1di                                                                           |                                                                                                      |               15 |             64 |         4.27 |
|  cl/inst/clk_out1 | pc/dma_s_xactor_f_rd_data/d1di                                                                           | pc/dma_s_xactor_f_rd_data/data1_reg[68]_i_1__23_n_0                                                  |               14 |             64 |         4.57 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_11_EN                                                     |                                                                                                      |               45 |             64 |         1.42 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/empty_reg_reg_1[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               27 |             64 |         2.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/empty_reg_reg_2[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               34 |             64 |         1.88 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/empty_reg_reg_4[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               36 |             64 |         1.78 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/empty_reg_reg_5[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               36 |             64 |         1.78 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/empty_reg_reg_6[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               31 |             64 |         2.06 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/empty_reg_reg_7[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               33 |             64 |         1.94 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/empty_reg_reg_8[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               38 |             64 |         1.68 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/empty_reg_reg_9[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               29 |             64 |         2.21 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_rd_data/empty_reg_reg_1[0]                                                         |                                                                                                      |               19 |             64 |         3.37 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_rd_data/empty_reg_reg_0[0]                                                         |                                                                                                      |               15 |             64 |         4.27 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_rd_data/E[0]                                                                       |                                                                                                      |               19 |             64 |         3.37 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_0_EN                                                      |                                                                                                      |               42 |             64 |         1.52 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_10_EN                                                     |                                                                                                      |               50 |             64 |         1.28 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/E[0]                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_12_EN                                                     |                                                                                                      |               50 |             64 |         1.28 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_13_EN                                                     |                                                                                                      |               50 |             64 |         1.28 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_14_EN                                                     |                                                                                                      |               53 |             64 |         1.21 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_1_EN                                                      |                                                                                                      |               42 |             64 |         1.52 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_2_EN                                                      |                                                                                                      |               45 |             64 |         1.42 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_3_EN                                                      |                                                                                                      |               41 |             64 |         1.56 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_4_EN                                                      |                                                                                                      |               48 |             64 |         1.33 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_5_EN                                                      |                                                                                                      |               45 |             64 |         1.42 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_6_EN                                                      |                                                                                                      |               46 |             64 |         1.39 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_7_EN                                                      |                                                                                                      |               46 |             64 |         1.39 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_8_EN                                                      |                                                                                                      |               44 |             64 |         1.45 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__kg_save_key3_9_EN                                                      |                                                                                                      |               45 |             64 |         1.42 |
|  cl/inst/clk_out1 | pc/sel__3                                                                                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/empty_reg_reg_1[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               23 |             64 |         2.78 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/empty_reg_reg_1[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               27 |             64 |         2.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in76_out                                                                  |                                                                                                      |               15 |             64 |         4.27 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/empty_reg_reg_3[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               21 |             64 |         3.05 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/empty_reg_reg_4[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               26 |             64 |         2.46 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/empty_reg_reg_5[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               36 |             64 |         1.78 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/mhpmcounter_1_EN__1                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/mhpmcounter_2_EN__1                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/mhpmcounter_3_EN__1                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/mhpmcounter_4_EN__1                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/mhpmcounter_5_EN__1                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/mhpmcounter_6_EN__1                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/E[0]                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               28 |             64 |         2.29 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/empty_reg_reg_3[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               24 |             64 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/empty_reg_reg_0[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               31 |             64 |         2.06 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/empty_reg_reg_2[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               30 |             64 |         2.13 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/empty_reg_reg_4[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               27 |             64 |         2.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/empty_reg_reg_5[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               30 |             64 |         2.13 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/empty_reg_reg_6[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               27 |             64 |         2.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/empty_reg_reg_7[0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/mhpmcounter_1_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/mhpmcounter_2_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/mhpmcounter_3_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/mhpmcounter_4_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/mhpmcounter_5_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/mhpmcounter_6_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp6/ff_fwd_request/mhpmcounter_7_EN                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in68_out                                                                  |                                                                                                      |               21 |             64 |         3.05 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp1/ff_fwd_request/D_OUT_reg[77]_1                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               39 |             64 |         1.64 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_wr_addr/data0_reg_reg[26]_3[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               22 |             64 |         2.91 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp1/ff_fwd_request/D_OUT_reg[77]_0                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               34 |             64 |         1.88 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in112_out                                                                 |                                                                                                      |               20 |             64 |         3.20 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in94_out                                                                  |                                                                                                      |               21 |             64 |         3.05 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in96_out                                                                  |                                                                                                      |               18 |             64 |         3.56 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in98_out                                                                  |                                                                                                      |               19 |             64 |         3.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in114_out                                                                 |                                                                                                      |               19 |             64 |         3.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in72_out                                                                  |                                                                                                      |               18 |             64 |         3.56 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_addr/empty_reg_reg_10[0]                                           |                                                                                                      |               18 |             64 |         3.56 |
|  cl/inst/clk_out1 | pc/clint_s_xactor_f_wr_addr/E[0]                                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               13 |             64 |         4.92 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in70_out                                                                  |                                                                                                      |               18 |             64 |         3.56 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in92_out                                                                  |                                                                                                      |               22 |             64 |         2.91 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_9[0]                                            |                                                                                                      |               26 |             64 |         2.46 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in66_out                                                                  |                                                                                                      |               15 |             64 |         4.27 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in116_out                                                                 |                                                                                                      |               24 |             64 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in64_out                                                                  |                                                                                                      |               23 |             64 |         2.78 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in134_out                                                                 |                                                                                                      |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in118_out                                                                 |                                                                                                      |               23 |             64 |         2.78 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/E[0]                                                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               31 |             64 |         2.06 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in120_out                                                                 |                                                                                                      |               23 |             64 |         2.78 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/rg_sfence_reg_3[0]                                                            |                                                                                                      |               27 |             64 |         2.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in122_out                                                                 |                                                                                                      |               21 |             64 |         3.05 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in124_out                                                                 |                                                                                                      |               19 |             64 |         3.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in90_out                                                                  |                                                                                                      |               21 |             64 |         3.05 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in104_out                                                                 |                                                                                                      |               18 |             64 |         3.56 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in102_out                                                                 |                                                                                                      |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in100_out                                                                 |                                                                                                      |               19 |             64 |         3.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/rg_misa_s_reg[0]                                                                   | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               22 |             64 |         2.91 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/D_OUT_reg[11]_1[0]                                                                 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               28 |             64 |         2.29 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in106_out                                                                 |                                                                                                      |               20 |             64 |         3.20 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in108_out                                                                 |                                                                                                      |               20 |             64 |         3.20 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in110_out                                                                 |                                                                                                      |               24 |             64 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe2_meta/rg_loadreserved_addr_EN                                                       |                                                                                                      |               16 |             64 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in74_out                                                                  |                                                                                                      |               17 |             64 |         3.76 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_wr_addr/E[0]                                                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               27 |             64 |         2.37 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_wr_addr/aes_aes_key_index_reg[0]_0[0]                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               24 |             64 |         2.67 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in80_out                                                                  |                                                                                                      |               19 |             64 |         3.37 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in82_out                                                                  |                                                                                                      |               17 |             64 |         3.76 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_wr_addr/data0_reg_reg[26]_1[0]                                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               21 |             64 |         3.05 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in84_out                                                                  |                                                                                                      |               22 |             64 |         2.91 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in88_out                                                                  |                                                                                                      |               21 |             64 |         3.05 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in86_out                                                                  |                                                                                                      |               17 |             64 |         3.76 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/p_0_in78_out                                                                  |                                                                                                      |               17 |             64 |         3.76 |
|  cl/inst/clk_out1 | pc/clint_s_xactor_f_wr_data/d1di                                                                         |                                                                                                      |               22 |             65 |         2.95 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_12[0]                                           |                                                                                                      |               21 |             65 |         3.10 |
|  cl/inst/clk_out1 | pc/cclass_memory_xactor_f_wr_data/d1di                                                                   |                                                                                                      |               25 |             65 |         2.60 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/E[0]                                                  |                                                                                                      |               31 |             65 |         2.10 |
|  cl/inst/clk_out1 | pc/cclass_ptwalk_ff_req_queue/d1di                                                                       |                                                                                                      |               23 |             66 |         2.87 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/ras_stack_array_reg/rg_initialize_reg                                         |                                                                                                      |               23 |             66 |         2.87 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/CAN_FIRE_RL_cclass_handle_dmem_line_resp                                           |                                                                                                      |               18 |             66 |         3.67 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dtlb/ff_request_to_ptw/d1di                                                               |                                                                                                      |               20 |             66 |         3.30 |
|  cl/inst/clk_out1 | pc/cclass_fetch_xactor_f_rd_data/CAN_FIRE_RL_cclass_handle_imem_line_resp                                |                                                                                                      |               38 |             66 |         1.74 |
|  cl/inst/clk_out1 | pc/fabric_v_f_rd_sjs_3/E[0]                                                                              |                                                                                                      |               29 |             67 |         2.31 |
|  cl/inst/clk_out1 | pc/fabric_v_f_rd_sjs_1/E[0]                                                                              |                                                                                                      |               18 |             67 |         3.72 |
|  cl/inst/clk_out1 | pc/cclass_memory_xactor_f_rd_data/d1di                                                                   |                                                                                                      |               16 |             67 |         4.19 |
|  cl/inst/clk_out1 | pc/cclass_fetch_xactor_f_rd_data/d1di                                                                    |                                                                                                      |               32 |             67 |         2.09 |
|  cl/inst/clk_out1 | pc/cclass_ptwalk_ff_memory_req/d1di                                                                      | pc/cclass_ptwalk_ff_memory_req/data1_reg[77]_i_1__3_n_0                                              |               27 |             68 |         2.52 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_rd_data/d1di                                                                          |                                                                                                      |               46 |             69 |         1.50 |
|  cl/inst/clk_out1 | pc/gpio_s_xactor_f_rd_addr/empty_reg_reg_1[0]                                                            |                                                                                                      |               17 |             69 |         4.06 |
|  cl/inst/clk_out1 | pc/clint_s_xactor_f_rd_data/d1di                                                                         |                                                                                                      |               32 |             69 |         2.16 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_0_f_rd_data/d1di                                                             |                                                                                                      |               39 |             69 |         1.77 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_dpfpu_divider_rl_stage3                       |                                                                                                      |               37 |             70 |         1.89 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_9_f_rd_data/d1di                                                             |                                                                                                      |               19 |             70 |         3.68 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_8_f_rd_data/d1di                                                             |                                                                                                      |               28 |             70 |         2.50 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_2_f_rd_data/d1di                                                             |                                                                                                      |               24 |             70 |         2.92 |
|  cl/inst/clk_out1 | pc/fabric_v_f_rd_sjs_4/E[0]                                                                              |                                                                                                      |               22 |             70 |         3.18 |
|  cl/inst/clk_out1 | pc/cclass_io_xactor_f_rd_data/d1di                                                                       |                                                                                                      |               23 |             70 |         3.04 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_5_f_rd_data/d1di                                                             |                                                                                                      |               23 |             70 |         3.04 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_4_f_rd_data/d1di                                                             |                                                                                                      |               42 |             70 |         1.67 |
|  cl/inst/clk_out1 | pc/fabric_v_f_rd_sjs_2/E[0]                                                                              |                                                                                                      |               21 |             70 |         3.33 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_12_f_rd_data/d1di                                                            |                                                                                                      |               31 |             70 |         2.26 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_3_f_rd_data/d1di                                                             |                                                                                                      |               31 |             70 |         2.26 |
|  cl/inst/clk_out1 | pc/fabric_xactors_to_slaves_1_f_rd_data/d1di                                                             |                                                                                                      |               27 |             70 |         2.59 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_rd_data/d1di                                                                       |                                                                                                      |               26 |             70 |         2.69 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe3common/d1di                                                                         |                                                                                                      |               24 |             71 |         2.96 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/ff_core_response_rv_EN_port0__write                                |                                                                                                      |               23 |             72 |         3.13 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_2_f_wr_data/d1di                                                          |                                                                                                      |               15 |             73 |         4.87 |
|  cl/inst/clk_out1 | pc/cclass_ptwalk_ff_memory_req/d1di                                                                      |                                                                                                      |               22 |             73 |         3.32 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_data/d1di                                                          |                                                                                                      |               26 |             73 |         2.81 |
|  cl/inst/clk_out1 | pc/bram_s_xactor_f_wr_data/d1di                                                                          |                                                                                                      |               46 |             73 |         1.59 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_1_f_wr_addr/empty_reg_reg_15[0]                                           |                                                                                                      |               43 |             73 |         1.70 |
|  cl/inst/clk_out1 | pc/dma_dma_m_xactor_f_wr_resp/empty_reg_reg_2[0]                                                         |                                                                                                      |               22 |             75 |         3.41 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/D_OUT_reg[0]_rep__1_2[0]                              |                                                                                                      |               27 |             76 |         2.81 |
|  cl/inst/clk_out1 | pc/fabric_xactors_from_masters_4_f_wr_data/d1di                                                          |                                                                                                      |               19 |             76 |         4.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp4/ff_fwd_request/empty_reg_reg_13[0]                            |                                                                                                      |               39 |             78 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/D_OUT_reg[73]_0[0]                             |                                                                                                      |               39 |             78 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe0/D_OUT[79]_i_1__8_n_0                                                               |                                                                                                      |               29 |             78 |         2.69 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp1/ff_fwd_request/D_OUT_reg[79]_0[0]                             |                                                                                                      |               34 |             78 |         2.29 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp3/ff_fwd_request/D_OUT_reg[71]_0[0]                             |                                                                                                      |               49 |             78 |         1.59 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/D_OUT_reg[19]_0[0]                                                                 |                                                                                                      |               38 |             80 |         2.11 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage5/csr/csrfile/mk_grp5/ff_fwd_request/ff_fwd_request_ENQ                             |                                                                                                      |               42 |             80 |         1.90 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/inst_spfpu_divider_int_div_rg_inter_stage[82]_i_1_n_0          |                                                                                                      |               40 |             80 |         2.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe3type/d1di                                                                           |                                                                                                      |               30 |             83 |         2.77 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage0/bpu/ras_stack_array_reg/MUX_ras_stack_top_index_port1__write_1__SEL_1             |                                                                                                      |               11 |             88 |         8.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage1/ff_memory_response_ff/E[0]                                                        |                                                                                                      |               28 |             93 |         3.32 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_nc_write_request/d1di                                                           |                                                                                                      |               27 |             98 |         3.63 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe2_meta/D_OUT[102]_i_1__2_n_0                                                         |                                                                                                      |               35 |            100 |         2.86 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_storetail_reg_0[0]                                              | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               48 |            103 |         2.15 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_storetail_reg[0]                                                | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               51 |            103 |         2.02 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/empty_reg_reg_4[0]                                    |                                                                                                      |               36 |            104 |         2.89 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_spfm_add_sub_rl_stage4                        |                                                                                                      |               40 |            106 |         2.65 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_spfm_add_sub_rl_stage1_after_input_stage      |                                                                                                      |               63 |            110 |         1.75 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/inst_dpfpu_sqrt_rg_inter_stage0                       |                                                                                                      |               32 |            110 |         3.44 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe0/p_0_in10_out                                                                       |                                                                                                      |               14 |            112 |         8.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_spfm_add_sub_rl_stage_3                       |                                                                                                      |               46 |            119 |         2.59 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage1/ff_memory_response_ff/empty_reg_reg_2[0]                                          |                                                                                                      |               57 |            120 |         2.11 |
|  cl/inst/clk_out1 | pc/CAN_FIRE_RL_aesbuf_aes_aes_b_blockaes_aes__dr_mixColsDecrypt                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               67 |            120 |         1.79 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/D_OUT_reg[0]_rep__1_3[0]                              |                                                                                                      |               50 |            126 |         2.52 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_output_fifo/d1di                                                            |                                                                                                      |               46 |            128 |         2.78 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_aes__EN0                                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               50 |            128 |         2.56 |
|  cl/inst/clk_out1 | pc/aes_aes_aes__dr_colout0_EN                                                                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               83 |            128 |         1.54 |
|  cl/inst/clk_out1 | pc/MUX_aes_aes_aes__write_1__SEL_1                                                                       | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               59 |            128 |         2.17 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_output_fifo/aesbuf_aes_aes_b_mode_aes_reg[1][0]                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               42 |            128 |         3.05 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_resp/aesbuf_aes_aes_b_blockaes_aes__rg_state_reg[2][0]                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               65 |            128 |         1.97 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_resp/aesbuf_aes_aes_b_blockaes_mode__reg[2]_rep[0]                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               80 |            128 |         1.60 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe2_meta/E[0]                                                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               29 |            128 |         4.41 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_resp/empty_reg_reg_0[0]                                                          |                                                                                                      |               62 |            128 |         2.06 |
|  cl/inst/clk_out1 | pc/aes_s_xactor_f_rd_addr/E[0]                                                                           | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               57 |            128 |         2.25 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_input_fifo/aesbuf_aes_aes_b_blockaes_aes__kg_rg_state_reg[2][0]             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               61 |            128 |         2.10 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_output_fifo/aesbuf_aes_aes_b_blockaes_counter_EN                            | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               32 |            128 |         4.00 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_input_fifo/empty_reg_reg_0[0]                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               57 |            128 |         2.25 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe2_meta/div__EN_ma_inputs                                                             | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               43 |            133 |         3.09 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_bram_out_memory/CAN_FIRE_RL_aesbuf_aes_aes_b_outp                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               44 |            134 |         3.05 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_addr/aesbuf_aes_aes_b_bram_inp_rCache_EN                                         |                                                                                                      |               56 |            134 |         2.39 |
|  cl/inst/clk_out1 | pc/aesbuf_aes_aes_b_blockaes_output_fifo/CAN_FIRE_RL_aesbuf_aes_aes_b_get_aes                            |                                                                                                      |               36 |            134 |         3.72 |
|  cl/inst/clk_out1 | pc/MUX_aesbuf_aes_aes_b_blockaes_aes__dr_rg_state_write_1__SEL_8                                         | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               47 |            136 |         2.89 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/CAN_FIRE_RL_connect_ena_data_9                                                     |                                                                                                      |               55 |            138 |         2.51 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/ff_hold_request_rv_EN_port0__write                                 |                                                                                                      |               50 |            139 |         2.78 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/ff_hold_request_rv_reg[141]_0[0]                                   |                                                                                                      |               46 |            139 |         3.02 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/empty_reg_reg_2[0]                                    |                                                                                                      |               56 |            141 |         2.52 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_resp/WILL_FIRE_RL_aesbuf_aes_aes_b_send_bram                                     | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               53 |            154 |         2.91 |
|  cl/inst/clk_out1 | pc/aes_aes_aes__col0_EN                                                                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               49 |            160 |         3.27 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_resp/aesbuf_aes_aes_b_blockaes_aes__dr_col_0_EN                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               98 |            160 |         1.63 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/p_146_in                                                       |                                                                                                      |               81 |            171 |         2.11 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/integer_rf_WE                                                                      |                                                                                                      |               22 |            176 |         8.00 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_dpfm_add_sub_rl_stage4                        |                                                                                                      |               61 |            199 |         3.26 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/ff_input/MUX_inst_dpfm_add_sub_rg_state_handler_write_1__SEL_1 |                                                                                                      |               87 |            203 |         2.33 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_dpfm_add_sub_rl_stage1_after_input_stage      |                                                                                                      |              113 |            206 |         1.82 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe2_meta/fpu_EN__start                                                                 |                                                                                                      |              109 |            208 |         1.91 |
|  cl/inst/clk_out1 | pc/cclass_riscv/stage3/multicycle_alu/fpu/CAN_FIRE_RL_inst_dpfm_add_sub_rl_stage_3                       |                                                                                                      |               85 |            240 |         2.82 |
|  cl/inst/clk_out1 | pc/cclass_riscv/pipe4/floating_rf_WE                                                                     |                                                                                                      |               33 |            264 |         8.00 |
|  cl/inst/clk_out1 | pc/aesbuf_s_xactor_f_wr_addr/MUX_aesbuf_aes_aes_b_ctr_op_write_1__SEL_1                                  | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |               88 |            266 |         3.02 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_fb_fillindex/data0_reg_reg[0]_rep_1[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              289 |            512 |         1.77 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_fb_fillindex/data0_reg_reg[2]_rep_2[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              296 |            512 |         1.73 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_fb_fillindex/data0_reg_reg[2]_rep_1[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              282 |            512 |         1.82 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_fb_fillindex/data0_reg_reg[1]_rep_2[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              310 |            512 |         1.65 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_fb_fillindex/data0_reg_reg[0]_rep_5[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              303 |            512 |         1.69 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_fb_fillindex/data0_reg_reg[0]_rep_3[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              288 |            512 |         1.78 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_fb_fillindex/E[0]                                                               | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              296 |            512 |         1.73 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_fb_fillindex/data0_reg_reg[0]_rep_2[0]                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              286 |            512 |         1.79 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_fb_fillindex/MUX_fb_enables_1_write_1__SEL_1                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              273 |            513 |         1.88 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_fb_fillindex/MUX_fb_enables_3_write_1__SEL_1                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              225 |            513 |         2.28 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_fb_fillindex/empty_reg_reg_0                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              231 |            513 |         2.22 |
|  cl/inst/clk_out1 | pc/cclass_imem/icache/ff_fb_fillindex/empty_reg_reg_1                                                    | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              251 |            513 |         2.04 |
|  cl/inst/clk_out1 | pc/cclass_dmem/dcache/ff_core_request/rg_readdone_reg_128[0]                                             |                                                                                                      |              336 |            538 |         1.60 |
|  cl/inst/clk_out1 |                                                                                                          | pc/cclass_riscv/stage5/csr/csrfile/mk_grp7/SR[0]                                                     |              727 |           1889 |         2.60 |
|  cl/inst/clk_out1 |                                                                                                          |                                                                                                      |             2638 |           7546 |         2.86 |
+-------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


