
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: prog_reset_top_in (input port clocked by clk0)
Endpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_top_in (in)
     1    0.01                           prog_reset_top_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.75    0.64    3.64 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   146    0.76                           net98 (net)
                  0.85    0.22    3.86 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.86   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_4_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.48 ^ clkbuf_4_4_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_4_0_prog_clk (net)
                  0.06    0.00  100.48 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.38   clock uncertainty
                          0.00  100.38   clock reconvergence pessimism
                         -0.07  100.31   library recovery time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -3.86   data arrival time
-----------------------------------------------------------------------------
                                 96.45   slack (MET)


Startpoint: prog_reset_top_in (input port clocked by clk0)
Endpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_top_in (in)
     1    0.01                           prog_reset_top_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.75    0.64    3.64 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   146    0.76                           net98 (net)
                  0.85    0.22    3.86 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.86   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17  100.48 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.03                           clknet_4_1_0_prog_clk (net)
                  0.07    0.00  100.48 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.38   clock uncertainty
                          0.00  100.38   clock reconvergence pessimism
                         -0.07  100.31   library recovery time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -3.86   data arrival time
-----------------------------------------------------------------------------
                                 96.46   slack (MET)


Startpoint: prog_reset_top_in (input port clocked by clk0)
Endpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_top_in (in)
     1    0.01                           prog_reset_top_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.75    0.64    3.64 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   146    0.76                           net98 (net)
                  0.85    0.22    3.86 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.86   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17  100.48 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.03                           clknet_4_1_0_prog_clk (net)
                  0.07    0.00  100.48 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.38   clock uncertainty
                          0.00  100.38   clock reconvergence pessimism
                         -0.07  100.31   library recovery time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -3.86   data arrival time
-----------------------------------------------------------------------------
                                 96.46   slack (MET)


Startpoint: prog_reset_top_in (input port clocked by clk0)
Endpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_top_in (in)
     1    0.01                           prog_reset_top_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.75    0.64    3.64 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   146    0.76                           net98 (net)
                  0.84    0.21    3.85 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.85   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.48 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_5_0_prog_clk (net)
                  0.06    0.00  100.48 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.38   clock uncertainty
                          0.00  100.38   clock reconvergence pessimism
                         -0.07  100.31   library recovery time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -3.85   data arrival time
-----------------------------------------------------------------------------
                                 96.47   slack (MET)


Startpoint: prog_reset_top_in (input port clocked by clk0)
Endpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_top_in (in)
     1    0.01                           prog_reset_top_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.75    0.64    3.64 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   146    0.76                           net98 (net)
                  0.85    0.22    3.86 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.86   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.49 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00  100.49 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.39   clock uncertainty
                          0.00  100.39   clock reconvergence pessimism
                         -0.07  100.32   library recovery time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -3.86   data arrival time
-----------------------------------------------------------------------------
                                 96.47   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.34    3.34 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.11    0.00    3.34 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.22    0.32    3.66 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.22    0.00    3.66 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.09    0.13    3.79 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.09    0.00    3.79 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.33    4.13 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.29    0.03    4.16 v sb_1__0_.mux_left_track_11.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.43    4.59 v sb_1__0_.mux_left_track_11.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_11.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.08    0.00    4.59 v sb_1__0_.mux_left_track_11.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    4.91 v sb_1__0_.mux_left_track_11.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_11.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    4.91 v sb_1__0_.mux_left_track_11.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    5.23 v sb_1__0_.mux_left_track_11.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_11.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.07    0.00    5.23 v sb_1__0_.mux_left_track_11.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.15    5.39 v sb_1__0_.mux_left_track_11.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           sb_1__0_.mux_left_track_11.out (net)
                  0.08    0.00    5.39 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    5.71 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.07    0.00    5.71 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.33    6.04 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    6.04 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    6.38 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    6.38 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.37    6.74 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    6.74 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    6.89 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.06    0.00    6.89 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.15    7.04 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_out (net)
                  0.06    0.00    7.04 v _199_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    7.18 v _199_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net208 (net)
                  0.05    0.00    7.18 v output208/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    7.36 v output208/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[1] (net)
                  0.07    0.00    7.36 v gfpga_pad_io_soc_out[1] (out)
                                  7.36   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -7.36   data arrival time
-----------------------------------------------------------------------------
                                 89.54   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.34    3.34 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.11    0.00    3.34 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.17    0.28    3.63 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.17    0.00    3.63 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.12    3.74 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    3.74 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.27    0.35    4.09 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     4    0.13                           top_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.27    0.01    4.10 v sb_1__0_.mux_left_track_1.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.39    4.50 v sb_1__0_.mux_left_track_1.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    4.50 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    4.82 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    4.82 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.35    5.16 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.09    0.00    5.17 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.19    5.35 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           sb_1__0_.mux_left_track_1.out (net)
                  0.09    0.00    5.35 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    5.69 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    5.69 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    6.04 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    6.04 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    6.38 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    6.38 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    6.73 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    6.73 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    6.87 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.06    0.00    6.87 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.15    7.02 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_out (net)
                  0.06    0.00    7.02 v _201_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    7.16 v _201_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net210 (net)
                  0.05    0.00    7.16 v output210/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    7.34 v output210/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[3] (net)
                  0.07    0.00    7.34 v gfpga_pad_io_soc_out[3] (out)
                                  7.34   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -7.34   data arrival time
-----------------------------------------------------------------------------
                                 89.56   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.34    3.34 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.11    0.00    3.34 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.17    0.28    3.63 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.17    0.00    3.63 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.12    3.74 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    3.74 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.27    0.35    4.09 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     4    0.13                           top_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.27    0.01    4.10 v sb_1__0_.mux_left_track_1.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.39    4.50 v sb_1__0_.mux_left_track_1.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    4.50 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    4.82 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    4.82 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.35    5.16 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.09    0.00    5.17 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.19    5.35 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           sb_1__0_.mux_left_track_1.out (net)
                  0.09    0.00    5.35 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    5.67 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.06    0.00    5.67 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    5.98 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    5.98 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    6.28 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.05    0.00    6.28 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.35    6.63 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    6.63 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    6.78 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.06    0.00    6.78 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.15    6.93 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_out (net)
                  0.06    0.00    6.93 v _198_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    7.07 v _198_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net207 (net)
                  0.05    0.00    7.07 v output207/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    7.25 v output207/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[0] (net)
                  0.07    0.00    7.25 v gfpga_pad_io_soc_out[0] (out)
                                  7.25   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -7.25   data arrival time
-----------------------------------------------------------------------------
                                 89.65   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.34    3.34 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.11    0.00    3.34 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.22    0.32    3.66 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.22    0.00    3.66 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.09    0.13    3.79 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.09    0.00    3.79 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.33    4.13 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.29    0.04    4.17 v sb_1__0_.mux_left_track_3.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.41    4.57 v sb_1__0_.mux_left_track_3.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.06    0.00    4.57 v sb_1__0_.mux_left_track_3.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.33    4.90 v sb_1__0_.mux_left_track_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.08    0.00    4.90 v sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.18    5.08 v sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           sb_1__0_.mux_left_track_3.out (net)
                  0.11    0.00    5.08 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    5.42 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    5.42 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    5.76 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    5.76 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    6.11 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    6.11 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    6.47 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    6.47 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    6.62 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.06    0.00    6.62 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.07    0.16    6.78 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_out (net)
                  0.07    0.00    6.78 v _200_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    6.92 v _200_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net209 (net)
                  0.05    0.00    6.92 v output209/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    7.10 v output209/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[2] (net)
                  0.07    0.00    7.10 v gfpga_pad_io_soc_out[2] (out)
                                  7.10   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -7.10   data arrival time
-----------------------------------------------------------------------------
                                 89.80   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: chanx_left_out[19] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.34    3.34 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.11    0.00    3.34 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.22    0.32    3.66 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.22    0.00    3.66 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.09    0.13    3.79 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.09    0.00    3.79 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.33    4.13 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.28    0.03    4.16 v sb_1__0_.mux_left_track_21.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.45    4.60 v sb_1__0_.mux_left_track_21.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_21.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.09    0.00    4.60 v sb_1__0_.mux_left_track_21.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    4.94 v sb_1__0_.mux_left_track_21.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_21.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.07    0.00    4.94 v sb_1__0_.mux_left_track_21.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    5.28 v sb_1__0_.mux_left_track_21.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_21.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    5.29 v sb_1__0_.mux_left_track_21.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    5.42 v sb_1__0_.mux_left_track_21.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           sb_1__0_.mux_left_track_21.out (net)
                  0.06    0.00    5.42 v _123_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    5.56 v _123_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net123 (net)
                  0.06    0.00    5.56 v output123/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    5.75 v output123/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chanx_left_out[19] (net)
                  0.07    0.00    5.75 v chanx_left_out[19] (out)
                                  5.75   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -5.75   data arrival time
-----------------------------------------------------------------------------
                                 91.15   slack (MET)


Startpoint: ccff_head (input port clocked by clk0)
Endpoint: cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v ccff_head (in)
     1    0.00                           ccff_head (net)
                  0.50    0.00    3.00 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.28    3.28 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.08    0.00    3.28 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.28   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.49 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00  100.49 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.39   clock uncertainty
                          0.00  100.39   clock reconvergence pessimism
                         -0.12  100.27   library setup time
                                100.27   data required time
-----------------------------------------------------------------------------
                                100.27   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                 96.99   slack (MET)


Startpoint: ccff_head_1 (input port clocked by clk0)
Endpoint: sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v ccff_head_1 (in)
     1    0.00                           ccff_head_1 (net)
                  0.50    0.00    3.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.25    3.25 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    3.25 v sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  3.25   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.11    0.20  100.52 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    16    0.06                           clknet_4_15_0_prog_clk (net)
                  0.11    0.00  100.52 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.42   clock uncertainty
                          0.00  100.42   clock reconvergence pessimism
                         -0.10  100.32   library setup time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -3.25   data arrival time
-----------------------------------------------------------------------------
                                 97.06   slack (MET)


Startpoint: sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.01    0.35 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.11    0.22    0.57 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    16    0.06                           clknet_4_15_0_prog_clk (net)
                  0.11    0.00    0.58 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.11    0.58    1.16 v sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     5    0.04                           sb_1__0_.mem_top_track_0.mem_out[0] (net)
                  0.11    0.00    1.16 v sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.16   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.01  100.31 ^ clkbuf_4_11_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17  100.49 ^ clkbuf_4_11_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_11_0_prog_clk (net)
                  0.07    0.00  100.49 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.39   clock uncertainty
                          0.03  100.42   clock reconvergence pessimism
                         -0.14  100.28   library setup time
                                100.28   data required time
-----------------------------------------------------------------------------
                                100.28   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                 99.12   slack (MET)


Startpoint: sb_1__0_.mem_right_track_10.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_right_track_10.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.01    0.35 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.11    0.22    0.57 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    16    0.06                           clknet_4_15_0_prog_clk (net)
                  0.11    0.00    0.57 ^ sb_1__0_.mem_right_track_10.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.58    1.15 v sb_1__0_.mem_right_track_10.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     5    0.03                           sb_1__0_.mem_right_track_10.mem_out[0] (net)
                  0.10    0.00    1.15 v sb_1__0_.mem_right_track_10.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.15   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.01  100.31 ^ clkbuf_4_14_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.49 ^ clkbuf_4_14_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.04                           clknet_4_14_0_prog_clk (net)
                  0.08    0.00  100.49 ^ sb_1__0_.mem_right_track_10.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.39   clock uncertainty
                          0.03  100.43   clock reconvergence pessimism
                         -0.13  100.30   library setup time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                 99.15   slack (MET)


Startpoint: sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00    0.35 ^ clkbuf_4_12_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.21    0.56 ^ clkbuf_4_12_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.05                           clknet_4_12_0_prog_clk (net)
                  0.10    0.00    0.56 ^ sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.12    0.51    1.08 v sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.03                           sb_1__0_.mem_right_track_28.mem_out[0] (net)
                  0.12    0.00    1.08 v sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.08   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.51    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_9_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.15  100.46 ^ clkbuf_4_9_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.02                           clknet_4_9_0_prog_clk (net)
                  0.05    0.00  100.47 ^ sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.37   clock uncertainty
                          0.03  100.40   clock reconvergence pessimism
                         -0.15  100.25   library setup time
                                100.25   data required time
-----------------------------------------------------------------------------
                                100.25   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                 99.17   slack (MET)


