// Seed: 1819388451
module module_0 (
    input tri0 id_0,
    input wor  id_1,
    input tri1 id_2
);
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input wire id_2,
    input tri id_3,
    output tri0 id_4#(.id_12(1'b0 - 1)),
    input tri0 id_5,
    input supply1 id_6
    , id_13,
    output tri id_7,
    input wand id_8,
    input wor id_9,
    input tri id_10
);
  wand id_14;
  initial id_7 = 1;
  assign id_7 = id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6
  );
  assign modCall_1.id_0 = 0;
  wire id_15;
  assign id_12 = id_13;
  id_16(
      .id_0(1'b0), .id_1(id_3), .id_2(id_13), .id_3(id_1 * 1'b0)
  );
endmodule
