#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr  7 08:21:55 2024
# Process ID: 17532
# Current directory: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15656 C:\code\zynq_pri\zynq_study\hdmi_output_picture\rtl\syn\top.xpr
# Log file: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/vivado.log
# Journal file: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.xpr
INFO: [Project 1-313] Project file moved from 'C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 757.086 ; gain = 51.848
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ZDYZ.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ZDYZ.coe' provided. It will be converted relative to IP Instance files '../../../../top.ip_user_files/ZDYZ.coe'
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Sun Apr  7 08:27:29 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Apr  7 08:27:51 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
[Sun Apr  7 08:27:51 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'u_video_display/blk_mem_gen_0'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.355 ; gain = 533.691
Finished Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/script/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/script/top.xdc:11]
Finished Parsing XDC File [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/script/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1758.391 ; gain = 683.086
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
close_hw
launch_runs impl_1 -to_step write_bitstream -jobs 8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2318.336 ; gain = 0.195
[Sun Apr  7 08:33:39 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
close_design
close_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2442.715 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {193848} CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/00743.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/00743.coe' provided. It will be converted relative to IP Instance files '../../../../../../alg/00743.coe'
generate_target all [get_files  c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'blk_mem_gen_0'.
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.555 ; gain = 0.000
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Sun Apr  7 09:41:37 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1

reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  7 09:43:01 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr  7 09:43:01 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/00743.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/00743.coe' provided. It will be converted relative to IP Instance files '../../../../../../alg/00743.coe'
generate_target all [get_files  c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2463.199 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Sun Apr  7 09:44:49 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1

reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  7 09:45:38 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr  7 09:45:39 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/00743.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/00743.coe' provided. It will be converted relative to IP Instance files '../../../../../../alg/00743.coe'
generate_target all [get_files  c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2469.281 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Sun Apr  7 09:48:32 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  7 09:48:45 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr  7 09:48:45 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1

reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/00743.coe] -no_script -reset -force -quiet
remove_files  c:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/00743.coe
export_ip_user_files -of_objects  [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ZDYZ.coe] -no_script -reset -force -quiet
remove_files  c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ZDYZ.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/iu.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/iu.coe' provided. It will be converted relative to IP Instance files '../../../../../../alg/iu.coe'
generate_target all [get_files  c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2503.188 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Sun Apr  7 10:00:24 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
[Sun Apr  7 10:00:59 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
[Sun Apr  7 10:00:59 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Apr  7 10:14:40 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  7 10:18:16 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  7 10:24:55 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr  7 10:24:55 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {40000} CONFIG.Coe_File {C:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/imres.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/alg/imres.coe' provided. It will be converted relative to IP Instance files '../../../../../../alg/imres.coe'
generate_target all [get_files  c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.168 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Sun Apr  7 10:38:34 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  7 10:38:44 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr  7 10:38:44 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: hdmi_colorbar_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2539.086 ; gain = 27.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_colorbar_top' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/hdmi_colorbar_top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/.Xil/Vivado-14248-LAPTOP-SC6EAKJG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/.Xil/Vivado-14248-LAPTOP-SC6EAKJG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'video_driver' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/video_driver.v:24]
	Parameter H_SYNC bound to: 12'b000000101100 
	Parameter H_BACK bound to: 12'b000010010100 
	Parameter H_DISP bound to: 12'b011110000000 
	Parameter H_FRONT bound to: 12'b000001011000 
	Parameter H_TOTAL bound to: 12'b100010011000 
	Parameter V_SYNC bound to: 12'b000000000101 
	Parameter V_BACK bound to: 12'b000000100100 
	Parameter V_DISP bound to: 12'b010000111000 
	Parameter V_FRONT bound to: 12'b000000000100 
	Parameter V_TOTAL bound to: 12'b010001100101 
INFO: [Synth 8-256] done synthesizing module 'video_driver' (2#1) [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/video_driver.v:24]
INFO: [Synth 8-638] synthesizing module 'video_display' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/video_display.v:23]
	Parameter H_DISP bound to: 11'b11110000000 
	Parameter V_DISP bound to: 11'b10000111000 
	Parameter BACK_COLOR bound to: 24'b111000001111111111111111 
	Parameter PIC_X_START bound to: 11'b00000001010 
	Parameter PIC_Y_START bound to: 11'b00000001010 
	Parameter PIC_WIDTH bound to: 11'b00011001000 
	Parameter PIC_HEIGHT bound to: 11'b00011001000 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/.Xil/Vivado-14248-LAPTOP-SC6EAKJG/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/.Xil/Vivado-14248-LAPTOP-SC6EAKJG/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (16) of module 'blk_mem_gen_0' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/video_display.v:79]
INFO: [Synth 8-256] done synthesizing module 'video_display' (4#1) [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/video_display.v:23]
INFO: [Synth 8-638] synthesizing module 'dvi_transmitter_top' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/dvi_transmitter_top.v:23]
INFO: [Synth 8-638] synthesizing module 'asyn_rst_syn' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/asyn_rst_syn.v:23]
INFO: [Synth 8-256] done synthesizing module 'asyn_rst_syn' (5#1) [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/asyn_rst_syn.v:23]
INFO: [Synth 8-638] synthesizing module 'dvi_encoder' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/dvi_encoder.v:21]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'dvi_encoder' (6#1) [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/dvi_encoder.v:21]
INFO: [Synth 8-638] synthesizing module 'serializer_10_to_1' [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/serializer_10_to_1.v:25]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (7#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (7#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-256] done synthesizing module 'serializer_10_to_1' (8#1) [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/serializer_10_to_1.v:25]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'dvi_transmitter_top' (10#1) [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/dvi_transmitter_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'hdmi_colorbar_top' (11#1) [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/src/hdmi_colorbar_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2576.008 ; gain = 64.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2576.008 ; gain = 64.711
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'u_video_display/blk_mem_gen_0'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_colorbar_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_colorbar_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/script/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/script/top.xdc:11]
Finished Parsing XDC File [C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/script/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2734.246 ; gain = 222.949
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2734.246 ; gain = 224.078
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  7 10:53:36 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr  7 10:53:36 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_picture/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 10:59:34 2024...
