<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1734447349" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/design_1_wrapper.dcp">
  <File Type="PA-TCL" Name="design_test_1_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="design_test_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_test_1_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="ENC_AES_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ENC_AES_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_test_1_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/ControlUnit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Rijndael_s_box.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/add_round_key.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/generate_round_keys.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/key_schedule.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lin_transf.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/main.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mix_columns.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reg_8.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/register.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/shift_rows.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sub_bytes.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ENC_AES.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/128_32_Splitter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_test_1/design_test_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_test_1/hdl/design_test_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/D_latch.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_test_1_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/constr_test.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/constr_test.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/design_1_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_tier2_xbar_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_processing_system7_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_12"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_pt1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_11"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_pt3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_10"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_ENC_AES_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_13"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_7"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_pt2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_8"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_0_9"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_Split_128_32_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_tier2_xbar_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_pt0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_tier2_xbar_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_ct0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_ct0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_test_1_axi_gpio_ct0_1"/>
</GenRun>
