{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "nanoscale-integrated_sensing"}, {"score": 0.004278807087784626, "phrase": "nanoscale_sensor_processor"}, {"score": 0.0036553070575015344, "phrase": "simple_accumulator-based_instruction-set_architecture"}, {"score": 0.0031223774204093713, "phrase": "instruction-fused_sensing"}, {"score": 0.0027741761880779535, "phrase": "optical_resonance_energy_transfer_logic"}, {"score": 0.0025137856138000014, "phrase": "design's_size"}, {"score": 0.0021049977753042253, "phrase": "largest-known_virus"}], "paper_keywords": [""], "paper_abstract": "The authors explore nanoscale sensor processor (nsp) architectures their design includes a simple accumulator-based instruction-set architecture, sensors. Limited memory, and instruction-fused sensing using nsp technology based on optical resonance energy transfer logic helps them decrease the design's size, their smallest design is about the size of the largest-known virus.", "paper_title": "ARCHITECTURAL IMPLICATIONS OF NANOSCALE-INTEGRATED SENSING AND COMPUTING", "paper_id": "WOS:000275020900013"}