
*** Running vivado
    with args -log dcfifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dcfifo.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source dcfifo.tcl -notrace
Command: synth_design -top dcfifo -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 865617
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.066 ; gain = 0.000 ; free physical = 711 ; free virtual = 20356
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dcfifo' [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'dcfifo_8x256_8x256' [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.runs/synth_1/.Xil/Vivado-865153-mlyue/realtime/dcfifo_8x256_8x256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dcfifo_8x256_8x256' (1#1) [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.runs/synth_1/.Xil/Vivado-865153-mlyue/realtime/dcfifo_8x256_8x256_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dcfifo_wr' [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dcfifo_wr' (2#1) [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'dcfifo_rd' [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dcfifo_rd' (3#1) [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo_rd.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fifo_data' does not match port width (8) of module 'dcfifo_rd' [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo.v:73]
INFO: [Synth 8-6155] done synthesizing module 'dcfifo' (4#1) [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2722.066 ; gain = 0.000 ; free physical = 477 ; free virtual = 20124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2722.066 ; gain = 0.000 ; free physical = 467 ; free virtual = 20115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2722.066 ; gain = 0.000 ; free physical = 467 ; free virtual = 20115
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.066 ; gain = 0.000 ; free physical = 462 ; free virtual = 20110
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.gen/sources_1/ip/dcfifo_8x256_8x256/dcfifo_8x256_8x256/scfifo_8x256_in_context.xdc] for cell 'dcfifo_8x256_8x256_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.gen/sources_1/ip/dcfifo_8x256_8x256/dcfifo_8x256_8x256/scfifo_8x256_in_context.xdc] for cell 'dcfifo_8x256_8x256_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.871 ; gain = 0.000 ; free physical = 1290 ; free virtual = 20951
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.871 ; gain = 0.000 ; free physical = 1290 ; free virtual = 20951
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1329 ; free virtual = 20991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1329 ; free virtual = 20991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dcfifo_8x256_8x256_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1329 ; free virtual = 20992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dcfifo_wr'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dcfifo_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                     ONE |                              010 |                              010
                     TWO |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'dcfifo_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                     ONE |                              010 |                              010
                     TWO |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'dcfifo_rd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1323 ; free virtual = 20989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1296 ; free virtual = 20970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1150 ; free virtual = 20832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1150 ; free virtual = 20832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1144 ; free virtual = 20826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1092 ; free virtual = 20797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1092 ; free virtual = 20797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1092 ; free virtual = 20797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1092 ; free virtual = 20797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1092 ; free virtual = 20797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1092 ; free virtual = 20797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |dcfifo_8x256_8x256 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |dcfifo_8x256_8x256 |     1|
|2     |BUFG               |     1|
|3     |LUT1               |     1|
|4     |LUT4               |     6|
|5     |LUT5               |     6|
|6     |LUT6               |     8|
|7     |FDCE               |    20|
|8     |FDPE               |     2|
|9     |IBUF               |     2|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1092 ; free virtual = 20797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.871 ; gain = 0.000 ; free physical = 1148 ; free virtual = 20852
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.871 ; gain = 63.805 ; free physical = 1148 ; free virtual = 20852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.871 ; gain = 0.000 ; free physical = 1139 ; free virtual = 20844
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.871 ; gain = 0.000 ; free physical = 1177 ; free virtual = 20884
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bd6fd5a6
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2785.871 ; gain = 64.031 ; free physical = 1375 ; free virtual = 21082
INFO: [Common 17-1381] The checkpoint '/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.runs/synth_1/dcfifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dcfifo_utilization_synth.rpt -pb dcfifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 16:14:12 2022...
