// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_3_proc_HH_
#define _Loop_3_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_target_sitofphbi.h"
#include "hls_target_fpext_ibs.h"
#include "hls_target_dmul_6jbC.h"

namespace ap_rtl {

struct Loop_3_proc : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > p_p2_mul1_stencil_stream_V_value_V_dout;
    sc_in< sc_logic > p_p2_mul1_stencil_stream_V_value_V_empty_n;
    sc_out< sc_logic > p_p2_mul1_stencil_stream_V_value_V_read;
    sc_out< sc_lv<32> > hw_output_V_value_V;
    sc_out< sc_logic > hw_output_V_value_V_ap_vld;
    sc_in< sc_logic > hw_output_V_value_V_ap_ack;
    sc_out< sc_lv<1> > hw_output_V_last_V;
    sc_out< sc_logic > hw_output_V_last_V_ap_vld;
    sc_in< sc_logic > hw_output_V_last_V_ap_ack;
    sc_signal< sc_lv<64> > ap_var_for_const0;


    // Module declarations
    Loop_3_proc(sc_module_name name);
    SC_HAS_PROCESS(Loop_3_proc);

    ~Loop_3_proc();

    sc_trace_file* mVcdFile;

    hls_target_sitofphbi<1,8,32,32>* hls_target_sitofphbi_x_U44;
    hls_target_fpext_ibs<1,2,32,64>* hls_target_fpext_ibs_x_U45;
    hls_target_dmul_6jbC<1,10,64,64,64>* hls_target_dmul_6jbC_x_U46;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > p_p2_mul1_stencil_stream_V_value_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_338;
    sc_signal< sc_logic > hw_output_V_value_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter22_exitcond_flatten_reg_338;
    sc_signal< sc_logic > hw_output_V_last_V_blk_n;
    sc_signal< sc_lv<21> > indvar_flatten_reg_104;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_1_reg_115;
    sc_signal< sc_lv<11> > p_hw_output_x_scan_2_reg_127;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_149_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< sc_logic > ap_sig_ioackin_hw_output_V_value_V_ap_ack;
    sc_signal< bool > ap_block_state25_io;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter20_exitcond_flatten_reg_338;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter21_exitcond_flatten_reg_338;
    sc_signal< sc_lv<21> > indvar_flatten_next_fu_155_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond7_fu_161_p2;
    sc_signal< sc_lv<1> > exitcond7_reg_347;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond7_reg_347;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond7_reg_347;
    sc_signal< sc_lv<11> > p_hw_output_x_scan_s_fu_167_p3;
    sc_signal< sc_lv<11> > p_hw_output_x_scan_s_reg_353;
    sc_signal< sc_lv<11> > p_hw_output_x_scan_1_fu_175_p2;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_2_fu_181_p2;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_2_reg_363;
    sc_signal< sc_lv<1> > tmp_s_fu_187_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_368;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_s_reg_368;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_s_fu_193_p3;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_s_reg_373;
    sc_signal< sc_lv<32> > tmp_value_V_5_reg_378;
    sc_signal< sc_lv<1> > tmp_2_fu_200_p2;
    sc_signal< sc_lv<1> > tmp_2_reg_383;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_2_reg_383;
    sc_signal< sc_lv<1> > tmp_7_mid1_fu_205_p2;
    sc_signal< sc_lv<1> > tmp_7_mid1_reg_388;
    sc_signal< sc_lv<1> > tmp_last_V_fu_215_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter20_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter21_tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter22_tmp_last_V_reg_393;
    sc_signal< sc_lv<32> > grp_fu_138_p1;
    sc_signal< sc_lv<32> > p_417_reg_398;
    sc_signal< sc_lv<64> > grp_fu_141_p1;
    sc_signal< sc_lv<64> > p_418_reg_403;
    sc_signal< sc_lv<11> > loc_V_reg_408;
    sc_signal< sc_lv<52> > loc_V_1_fu_234_p1;
    sc_signal< sc_lv<52> > loc_V_1_reg_414;
    sc_signal< sc_lv<52> > ap_reg_pp0_iter22_loc_V_1_reg_414;
    sc_signal< sc_lv<1> > isNeg_fu_247_p3;
    sc_signal< sc_lv<1> > isNeg_reg_419;
    sc_signal< sc_lv<12> > sh_assign_1_fu_264_p3;
    sc_signal< sc_lv<12> > sh_assign_1_reg_424;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_1_phi_fu_119_p4;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_logic > ap_reg_ioackin_hw_output_V_value_V_ap_ack;
    sc_signal< sc_logic > ap_reg_ioackin_hw_output_V_last_V_ap_ack;
    sc_signal< sc_lv<1> > tmp_7_mid2_fu_210_p3;
    sc_signal< sc_lv<64> > grp_fu_144_p2;
    sc_signal< sc_lv<64> > p_Val2_s_fu_220_p1;
    sc_signal< sc_lv<12> > tmp_i_i_cast_i_fu_238_p1;
    sc_signal< sc_lv<12> > sh_assign_fu_241_p2;
    sc_signal< sc_lv<11> > tmp_1_i_i_fu_255_p2;
    sc_signal< sc_lv<12> > tmp_1_i_cast_i_fu_260_p1;
    sc_signal< sc_lv<54> > tmp_i_i_fu_272_p4;
    sc_signal< sc_lv<32> > sh_assign_1_i_cast_i_fu_285_p1;
    sc_signal< sc_lv<54> > tmp_2_i_cast_i_fu_292_p1;
    sc_signal< sc_lv<137> > tmp_i_cast_i_fu_281_p1;
    sc_signal< sc_lv<137> > tmp_2_i_i_fu_288_p1;
    sc_signal< sc_lv<54> > tmp_3_i_i_fu_296_p2;
    sc_signal< sc_lv<1> > tmp_fu_308_p3;
    sc_signal< sc_lv<137> > tmp_4_i_i_fu_302_p2;
    sc_signal< sc_lv<32> > tmp_1_fu_316_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_320_p4;
    sc_signal< sc_logic > grp_fu_138_ce;
    sc_signal< sc_logic > grp_fu_141_ce;
    sc_signal< sc_logic > grp_fu_144_ce;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state26;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<64> ap_const_lv64_3FC0000000000000;
    static const sc_lv<21> ap_const_lv21_1F80E1;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<11> ap_const_lv11_77D;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_434;
    static const sc_lv<11> ap_const_lv11_77C;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state26();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_io();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_hw_output_V_value_V_ap_ack();
    void thread_exitcond7_fu_161_p2();
    void thread_exitcond_flatten_fu_149_p2();
    void thread_grp_fu_138_ce();
    void thread_grp_fu_141_ce();
    void thread_grp_fu_144_ce();
    void thread_hw_output_V_last_V();
    void thread_hw_output_V_last_V_ap_vld();
    void thread_hw_output_V_last_V_blk_n();
    void thread_hw_output_V_value_V();
    void thread_hw_output_V_value_V_ap_vld();
    void thread_hw_output_V_value_V_blk_n();
    void thread_indvar_flatten_next_fu_155_p2();
    void thread_isNeg_fu_247_p3();
    void thread_loc_V_1_fu_234_p1();
    void thread_p_Val2_s_fu_220_p1();
    void thread_p_hw_output_x_scan_1_fu_175_p2();
    void thread_p_hw_output_x_scan_s_fu_167_p3();
    void thread_p_hw_output_y_scan_1_phi_fu_119_p4();
    void thread_p_hw_output_y_scan_2_fu_181_p2();
    void thread_p_hw_output_y_scan_s_fu_193_p3();
    void thread_p_p2_mul1_stencil_stream_V_value_V_blk_n();
    void thread_p_p2_mul1_stencil_stream_V_value_V_read();
    void thread_sh_assign_1_fu_264_p3();
    void thread_sh_assign_1_i_cast_i_fu_285_p1();
    void thread_sh_assign_fu_241_p2();
    void thread_tmp_1_fu_316_p1();
    void thread_tmp_1_i_cast_i_fu_260_p1();
    void thread_tmp_1_i_i_fu_255_p2();
    void thread_tmp_2_fu_200_p2();
    void thread_tmp_2_i_cast_i_fu_292_p1();
    void thread_tmp_2_i_i_fu_288_p1();
    void thread_tmp_3_i_i_fu_296_p2();
    void thread_tmp_4_fu_320_p4();
    void thread_tmp_4_i_i_fu_302_p2();
    void thread_tmp_7_mid1_fu_205_p2();
    void thread_tmp_7_mid2_fu_210_p3();
    void thread_tmp_fu_308_p3();
    void thread_tmp_i_cast_i_fu_281_p1();
    void thread_tmp_i_i_cast_i_fu_238_p1();
    void thread_tmp_i_i_fu_272_p4();
    void thread_tmp_last_V_fu_215_p2();
    void thread_tmp_s_fu_187_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
