// Seed: 2115388594
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1 != (1);
  assign id_1 = 1;
  reg id_3;
  always @(posedge (1))
    if (id_2) begin
      id_3 <= id_1;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0(
      id_1, id_4
  );
  initial begin
    id_2 <= id_1;
    id_3[1] = id_4;
  end
  wire id_5;
endmodule
