{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523641540590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523641540590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 12:45:40 2018 " "Processing started: Fri Apr 13 12:45:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523641540590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641540590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641540590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523641541561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523641541561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/muxx41.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/muxx41.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXX41 " "Found entity 1: MUXX41" {  } { { "rtl/vehiculos/MUXX41.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/MUXX41.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/sc_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/sc_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_VEL " "Found entity 1: SC_VEL" {  } { { "rtl/vehiculos/SC_VEL.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_VEL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/control_ranas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/control_ranas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_RANAS " "Found entity 1: CONTROL_RANAS" {  } { { "rtl/vehiculos/CONTROL_RANAS.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/CONTROL_RANAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/sc_statemachine_nve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/sc_statemachine_nve.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_NVE " "Found entity 1: SC_STATEMACHINE_NVE" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/states/states.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/states/states.v" { { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "rtl/states/states.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/states/states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561720 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/max7219_ctrl/univ_shift_reg.v " "Can't analyze file -- file rtl/max7219_ctrl/univ_shift_reg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523641561720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/max7219_ctrl/shift_reg_start_done.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen/pintar_data_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen/pintar_data_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_DATA_DEMUX " "Found entity 1: PINTAR_DATA_DEMUX" {  } { { "rtl/imagen/PINTAR_DATA_DEMUX.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/PINTAR_DATA_DEMUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen/imagen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen/imagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagen " "Found entity 1: imagen" {  } { { "rtl/imagen/imagen.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/imagen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/menu_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/menu_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 MENU_PRINCIPAL " "Found entity 1: MENU_PRINCIPAL" {  } { { "rtl/vehiculos/MENU_PRINCIPAL.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/MENU_PRINCIPAL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rebote/rebote.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rebote/rebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 rebote " "Found entity 1: rebote" {  } { { "rtl/rebote/rebote.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rebote/rebote.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561767 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/max7219_ctrl/max7219_ctrl.v " "Can't analyze file -- file rtl/max7219_ctrl/max7219_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523641561783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rana/rana.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rana/rana.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANA " "Found entity 1: RANA" {  } { { "rtl/rana/rana.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rana/rana.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_tb " "Found entity 1: system_tb" {  } { { "system_tb.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/system_tb.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_conf.v 0 0 " "Found 0 design units, including 0 entities, in source file system_conf.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen/pintar_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen/pintar_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_MATRIZ " "Found entity 1: PINTAR_MATRIZ" {  } { { "rtl/imagen/PINTAR_MATRIZ.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/PINTAR_MATRIZ.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641561820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(22) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(22): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(23) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(23): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(25) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(25): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(26) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(26): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(27) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(27): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(28) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(28): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(29) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(29): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(30) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(30): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(31) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(31): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(32) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(32): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(33) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(33): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(34) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(34): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641561820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523641561883 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6..4\] system.v(49) " "Output port \"LED\[6..4\]\" at system.v(49) has no driver" {  } { { "system.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523641561905 "|system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imagen imagen:imagen_1 " "Elaborating entity \"imagen\" for hierarchy \"imagen:imagen_1\"" {  } { { "system.v" "imagen_1" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523641561952 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "matrix_ctrl_unit_0 matrix_ctrl " "Node instance \"matrix_ctrl_unit_0\" instantiates undefined entity \"matrix_ctrl\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system.v" "matrix_ctrl_unit_0" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 76 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523641561983 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523641562306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 13 12:46:02 2018 " "Processing ended: Fri Apr 13 12:46:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523641562306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523641562306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523641562306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641562306 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641563006 ""}
