#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5577d27274d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5577d27fbc40 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x5577d27cff30 .param/str "RAM_FILE" 0 3 15, "test/bin/addiu2.hex.txt";
v0x5577d28bd3c0_0 .net "active", 0 0, v0x5577d28b9700_0;  1 drivers
v0x5577d28bd4b0_0 .net "address", 31 0, L_0x5577d28d5690;  1 drivers
v0x5577d28bd550_0 .net "byteenable", 3 0, L_0x5577d28e0c50;  1 drivers
v0x5577d28bd640_0 .var "clk", 0 0;
v0x5577d28bd6e0_0 .var "initialwrite", 0 0;
v0x5577d28bd7f0_0 .net "read", 0 0, L_0x5577d28d4eb0;  1 drivers
v0x5577d28bd8e0_0 .net "readdata", 31 0, v0x5577d28bcf00_0;  1 drivers
v0x5577d28bd9f0_0 .net "register_v0", 31 0, L_0x5577d28e4600;  1 drivers
v0x5577d28bdb00_0 .var "reset", 0 0;
v0x5577d28bdba0_0 .var "waitrequest", 0 0;
v0x5577d28bdc40_0 .var "waitrequest_counter", 1 0;
v0x5577d28bdd00_0 .net "write", 0 0, L_0x5577d28bf150;  1 drivers
v0x5577d28bddf0_0 .net "writedata", 31 0, L_0x5577d28d2730;  1 drivers
E_0x5577d276b950/0 .event anyedge, v0x5577d28b97c0_0;
E_0x5577d276b950/1 .event posedge, v0x5577d28baf60_0;
E_0x5577d276b950 .event/or E_0x5577d276b950/0, E_0x5577d276b950/1;
E_0x5577d276c3d0/0 .event anyedge, v0x5577d28b97c0_0;
E_0x5577d276c3d0/1 .event posedge, v0x5577d28bbfb0_0;
E_0x5577d276c3d0 .event/or E_0x5577d276c3d0/0, E_0x5577d276c3d0/1;
S_0x5577d27996c0 .scope module, "cpu" "mips_cpu_bus" 3 18, 4 1 0, S_0x5577d27fbc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
enum0x5577d273a240 .enum4 (6)
   "OP_R_TYPE" 6'b000000,
   "OP_REGIMM" 6'b000001,
   "OP_J" 6'b000010,
   "OP_JAL" 6'b000011,
   "OP_BEQ" 6'b000100,
   "OP_BNE" 6'b000101,
   "OP_BLEZ" 6'b000110,
   "OP_BGTZ" 6'b000111,
   "OP_SLTI" 6'b001010,
   "OP_SLTIU" 6'b001011,
   "OP_ADDIU" 6'b001001,
   "OP_ANDI" 6'b001100,
   "OP_ORI" 6'b001101,
   "OP_XORI" 6'b001110,
   "OP_LUI" 6'b001111,
   "OP_LB" 6'b100000,
   "OP_LH" 6'b100001,
   "OP_LWL" 6'b100010,
   "OP_LW" 6'b100011,
   "OP_LBU" 6'b100100,
   "OP_LHU" 6'b100101,
   "OP_LWR" 6'b100110,
   "OP_SB" 6'b101000,
   "OP_SH" 6'b101001,
   "OP_SW" 6'b101011
 ;
enum0x5577d274cb50 .enum4 (5)
   "B_BLTZ" 5'b00000,
   "B_BLTZAL" 5'b10000,
   "B_BGEZ" 5'b00001,
   "B_BGEZAL" 5'b10001
 ;
enum0x5577d27e2b80 .enum4 (6)
   "FN_SLL" 6'b000000,
   "FN_SRL" 6'b000010,
   "FN_SRA" 6'b000011,
   "FN_SLLV" 6'b000100,
   "FN_SRLV" 6'b000110,
   "FN_SRAV" 6'b000111,
   "FN_JR" 6'b001000,
   "FN_JALR" 6'b001001,
   "FN_MFHI" 6'b010000,
   "FN_MTHI" 6'b010001,
   "FN_MFLO" 6'b010010,
   "FN_MTLO" 6'b010011,
   "FN_MULT" 6'b011000,
   "FN_MULTU" 6'b011001,
   "FN_DIV" 6'b011010,
   "FN_DIVU" 6'b011011,
   "FN_ADDU" 6'b100001,
   "FN_SUBU" 6'b100011,
   "FN_AND" 6'b100100,
   "FN_OR" 6'b100101,
   "FN_XOR" 6'b100110,
   "FN_SLT" 6'b101010,
   "FN_SLTU" 6'b101011
 ;
enum0x5577d27e5150 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_OR" 4'b0001,
   "ALU_XOR" 4'b0010,
   "ALU_LUI" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_SUB" 4'b0101,
   "ALU_SLTU" 4'b0110,
   "ALU_A" 4'b0111,
   "ALU_SLL" 4'b1000,
   "ALU_SRL" 4'b1001,
   "ALU_SLLV" 4'b1010,
   "ALU_SRLV" 4'b1011,
   "ALU_SRA" 4'b1100,
   "ALU_SRAV" 4'b1101,
   "ALU_SLT" 4'b1110,
   "ALU_DEFAULT" 4'b1111
 ;
enum0x5577d27e6d20 .enum4 (3)
   "S_FETCH" 3'b000,
   "S_DECODE" 3'b001,
   "S_EXECUTE" 3'b010,
   "S_MEMORY" 3'b011,
   "S_WRITEBACK" 3'b100,
   "S_HALTED" 3'b111
 ;
L_0x5577d288d0d0 .functor OR 1, L_0x5577d28be9b0, L_0x5577d28beb40, C4<0>, C4<0>;
L_0x5577d28bea80 .functor OR 1, L_0x5577d288d0d0, L_0x5577d28becd0, C4<0>, C4<0>;
L_0x5577d287d170 .functor AND 1, L_0x5577d28be8b0, L_0x5577d28bea80, C4<1>, C4<1>;
L_0x5577d285bea0 .functor OR 1, L_0x5577d28d2c90, L_0x5577d28d3040, C4<0>, C4<0>;
L_0x7f190d3b27f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5577d2859bd0 .functor XNOR 1, L_0x5577d28d31d0, L_0x7f190d3b27f8, C4<0>, C4<0>;
L_0x5577d2849fd0 .functor AND 1, L_0x5577d285bea0, L_0x5577d2859bd0, C4<1>, C4<1>;
L_0x5577d28525f0 .functor AND 1, L_0x5577d28d3600, L_0x5577d28d3960, C4<1>, C4<1>;
L_0x5577d2775990 .functor OR 1, L_0x5577d2849fd0, L_0x5577d28525f0, C4<0>, C4<0>;
L_0x5577d28d3ff0 .functor OR 1, L_0x5577d28d3c30, L_0x5577d28d3f00, C4<0>, C4<0>;
L_0x5577d28d4100 .functor OR 1, L_0x5577d2775990, L_0x5577d28d3ff0, C4<0>, C4<0>;
L_0x5577d28d45f0 .functor OR 1, L_0x5577d28d4270, L_0x5577d28d4500, C4<0>, C4<0>;
L_0x5577d28d4700 .functor OR 1, L_0x5577d28d4100, L_0x5577d28d45f0, C4<0>, C4<0>;
L_0x5577d28d4880 .functor AND 1, L_0x5577d28d2ba0, L_0x5577d28d4700, C4<1>, C4<1>;
L_0x5577d28d4990 .functor OR 1, L_0x5577d28d28c0, L_0x5577d28d4880, C4<0>, C4<0>;
L_0x5577d28d4810 .functor OR 1, L_0x5577d28dc810, L_0x5577d28dcc90, C4<0>, C4<0>;
L_0x5577d28dce20 .functor AND 1, L_0x5577d28dc720, L_0x5577d28d4810, C4<1>, C4<1>;
L_0x5577d28dd540 .functor AND 1, L_0x5577d28dce20, L_0x5577d28dd400, C4<1>, C4<1>;
L_0x5577d28ddbe0 .functor AND 1, L_0x5577d28dd650, L_0x5577d28ddaf0, C4<1>, C4<1>;
L_0x5577d28de330 .functor AND 1, L_0x5577d28ddd90, L_0x5577d28de240, C4<1>, C4<1>;
L_0x5577d28deec0 .functor OR 1, L_0x5577d28de900, L_0x5577d28de9f0, C4<0>, C4<0>;
L_0x5577d28df0d0 .functor OR 1, L_0x5577d28deec0, L_0x5577d28ddcf0, C4<0>, C4<0>;
L_0x5577d28df1e0 .functor AND 1, L_0x5577d28de440, L_0x5577d28df0d0, C4<1>, C4<1>;
L_0x5577d28dfea0 .functor OR 1, L_0x5577d28df890, L_0x5577d28df980, C4<0>, C4<0>;
L_0x5577d28e00a0 .functor OR 1, L_0x5577d28dfea0, L_0x5577d28dffb0, C4<0>, C4<0>;
L_0x5577d28e0280 .functor AND 1, L_0x5577d28df3b0, L_0x5577d28e00a0, C4<1>, C4<1>;
L_0x5577d28e0de0 .functor BUFZ 32, L_0x5577d28e5250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5577d28e2a10 .functor AND 1, L_0x5577d28e3bb0, L_0x5577d28e28d0, C4<1>, C4<1>;
L_0x5577d28e3ca0 .functor AND 1, L_0x5577d28e4180, L_0x5577d28e4220, C4<1>, C4<1>;
L_0x5577d28e4030 .functor OR 1, L_0x5577d28e3ea0, L_0x5577d28e3f90, C4<0>, C4<0>;
L_0x5577d28e4810 .functor AND 1, L_0x5577d28e3ca0, L_0x5577d28e4030, C4<1>, C4<1>;
L_0x5577d28e4310 .functor AND 1, L_0x5577d28e4a20, L_0x5577d28e4b10, C4<1>, C4<1>;
v0x5577d28a9320_0 .net "AluA", 31 0, L_0x5577d28e0de0;  1 drivers
v0x5577d28a9400_0 .net "AluB", 31 0, L_0x5577d28e2470;  1 drivers
v0x5577d28a94a0_0 .var "AluControl", 3 0;
v0x5577d28a9570_0 .net "AluOut", 31 0, v0x5577d28a49f0_0;  1 drivers
v0x5577d28a9640_0 .net "AluZero", 0 0, L_0x5577d28e2de0;  1 drivers
L_0x7f190d3b2018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577d28a96e0_0 .net/2s *"_ivl_0", 1 0, L_0x7f190d3b2018;  1 drivers
v0x5577d28a9780_0 .net *"_ivl_101", 1 0, L_0x5577d28d0ad0;  1 drivers
L_0x7f190d3b2408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28a9840_0 .net/2u *"_ivl_102", 1 0, L_0x7f190d3b2408;  1 drivers
v0x5577d28a9920_0 .net *"_ivl_104", 0 0, L_0x5577d28d0ce0;  1 drivers
L_0x7f190d3b2450 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28a99e0_0 .net/2u *"_ivl_106", 23 0, L_0x7f190d3b2450;  1 drivers
v0x5577d28a9ac0_0 .net *"_ivl_108", 31 0, L_0x5577d28d0e50;  1 drivers
v0x5577d28a9ba0_0 .net *"_ivl_111", 1 0, L_0x5577d28d0bc0;  1 drivers
L_0x7f190d3b2498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577d28a9c80_0 .net/2u *"_ivl_112", 1 0, L_0x7f190d3b2498;  1 drivers
v0x5577d28a9d60_0 .net *"_ivl_114", 0 0, L_0x5577d28d10c0;  1 drivers
L_0x7f190d3b24e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28a9e20_0 .net/2u *"_ivl_116", 15 0, L_0x7f190d3b24e0;  1 drivers
L_0x7f190d3b2528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28a9f00_0 .net/2u *"_ivl_118", 7 0, L_0x7f190d3b2528;  1 drivers
v0x5577d28a9fe0_0 .net *"_ivl_120", 31 0, L_0x5577d28d12f0;  1 drivers
v0x5577d28aa1d0_0 .net *"_ivl_123", 1 0, L_0x5577d28d1430;  1 drivers
L_0x7f190d3b2570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5577d28aa2b0_0 .net/2u *"_ivl_124", 1 0, L_0x7f190d3b2570;  1 drivers
v0x5577d28aa390_0 .net *"_ivl_126", 0 0, L_0x5577d28d1620;  1 drivers
L_0x7f190d3b25b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28aa450_0 .net/2u *"_ivl_128", 7 0, L_0x7f190d3b25b8;  1 drivers
L_0x7f190d3b2600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28aa530_0 .net/2u *"_ivl_130", 15 0, L_0x7f190d3b2600;  1 drivers
v0x5577d28aa610_0 .net *"_ivl_132", 31 0, L_0x5577d28d1740;  1 drivers
L_0x7f190d3b2648 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28aa6f0_0 .net/2u *"_ivl_134", 23 0, L_0x7f190d3b2648;  1 drivers
v0x5577d28aa7d0_0 .net *"_ivl_136", 31 0, L_0x5577d28d19f0;  1 drivers
v0x5577d28aa8b0_0 .net *"_ivl_138", 31 0, L_0x5577d28d1ae0;  1 drivers
v0x5577d28aa990_0 .net *"_ivl_140", 31 0, L_0x5577d28d1de0;  1 drivers
v0x5577d28aaa70_0 .net *"_ivl_142", 31 0, L_0x5577d28d1f70;  1 drivers
L_0x7f190d3b2690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28aab50_0 .net/2u *"_ivl_144", 31 0, L_0x7f190d3b2690;  1 drivers
v0x5577d28aac30_0 .net *"_ivl_146", 31 0, L_0x5577d28d2280;  1 drivers
v0x5577d28aad10_0 .net *"_ivl_148", 31 0, L_0x5577d28d2410;  1 drivers
L_0x7f190d3b26d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577d28aadf0_0 .net/2u *"_ivl_152", 2 0, L_0x7f190d3b26d8;  1 drivers
v0x5577d28aaed0_0 .net *"_ivl_154", 0 0, L_0x5577d28d28c0;  1 drivers
L_0x7f190d3b2720 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5577d28aaf90_0 .net/2u *"_ivl_156", 2 0, L_0x7f190d3b2720;  1 drivers
v0x5577d28ab070_0 .net *"_ivl_158", 0 0, L_0x5577d28d2ba0;  1 drivers
L_0x7f190d3b2768 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x5577d28ab130_0 .net/2u *"_ivl_160", 5 0, L_0x7f190d3b2768;  1 drivers
v0x5577d28ab210_0 .net *"_ivl_162", 0 0, L_0x5577d28d2c90;  1 drivers
L_0x7f190d3b27b0 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x5577d28ab2d0_0 .net/2u *"_ivl_164", 5 0, L_0x7f190d3b27b0;  1 drivers
v0x5577d28ab3b0_0 .net *"_ivl_166", 0 0, L_0x5577d28d3040;  1 drivers
v0x5577d28ab470_0 .net *"_ivl_169", 0 0, L_0x5577d285bea0;  1 drivers
v0x5577d28ab530_0 .net *"_ivl_171", 0 0, L_0x5577d28d31d0;  1 drivers
v0x5577d28ab610_0 .net/2u *"_ivl_172", 0 0, L_0x7f190d3b27f8;  1 drivers
v0x5577d28ab6f0_0 .net *"_ivl_174", 0 0, L_0x5577d2859bd0;  1 drivers
v0x5577d28ab7b0_0 .net *"_ivl_177", 0 0, L_0x5577d2849fd0;  1 drivers
L_0x7f190d3b2840 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5577d28ab870_0 .net/2u *"_ivl_178", 5 0, L_0x7f190d3b2840;  1 drivers
v0x5577d28ab950_0 .net *"_ivl_180", 0 0, L_0x5577d28d3600;  1 drivers
v0x5577d28aba10_0 .net *"_ivl_183", 1 0, L_0x5577d28d36f0;  1 drivers
L_0x7f190d3b2888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28abaf0_0 .net/2u *"_ivl_184", 1 0, L_0x7f190d3b2888;  1 drivers
v0x5577d28abbd0_0 .net *"_ivl_186", 0 0, L_0x5577d28d3960;  1 drivers
v0x5577d28abc90_0 .net *"_ivl_189", 0 0, L_0x5577d28525f0;  1 drivers
v0x5577d28abd50_0 .net *"_ivl_191", 0 0, L_0x5577d2775990;  1 drivers
L_0x7f190d3b28d0 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x5577d28abe10_0 .net/2u *"_ivl_192", 5 0, L_0x7f190d3b28d0;  1 drivers
v0x5577d28abef0_0 .net *"_ivl_194", 0 0, L_0x5577d28d3c30;  1 drivers
L_0x7f190d3b2918 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x5577d28abfb0_0 .net/2u *"_ivl_196", 5 0, L_0x7f190d3b2918;  1 drivers
v0x5577d28ac090_0 .net *"_ivl_198", 0 0, L_0x5577d28d3f00;  1 drivers
L_0x7f190d3b2060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28ac150_0 .net/2s *"_ivl_2", 1 0, L_0x7f190d3b2060;  1 drivers
v0x5577d28ac230_0 .net *"_ivl_201", 0 0, L_0x5577d28d3ff0;  1 drivers
v0x5577d28ac2f0_0 .net *"_ivl_203", 0 0, L_0x5577d28d4100;  1 drivers
L_0x7f190d3b2960 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5577d28ac3b0_0 .net/2u *"_ivl_204", 5 0, L_0x7f190d3b2960;  1 drivers
v0x5577d28ac490_0 .net *"_ivl_206", 0 0, L_0x5577d28d4270;  1 drivers
L_0x7f190d3b29a8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x5577d28ac550_0 .net/2u *"_ivl_208", 5 0, L_0x7f190d3b29a8;  1 drivers
v0x5577d28ac630_0 .net *"_ivl_210", 0 0, L_0x5577d28d4500;  1 drivers
v0x5577d28ac6f0_0 .net *"_ivl_213", 0 0, L_0x5577d28d45f0;  1 drivers
v0x5577d28ac7b0_0 .net *"_ivl_215", 0 0, L_0x5577d28d4700;  1 drivers
v0x5577d28ac870_0 .net *"_ivl_217", 0 0, L_0x5577d28d4880;  1 drivers
v0x5577d28acd40_0 .net *"_ivl_219", 0 0, L_0x5577d28d4990;  1 drivers
L_0x7f190d3b29f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577d28ace00_0 .net/2s *"_ivl_220", 1 0, L_0x7f190d3b29f0;  1 drivers
L_0x7f190d3b2a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28acee0_0 .net/2s *"_ivl_222", 1 0, L_0x7f190d3b2a38;  1 drivers
v0x5577d28acfc0_0 .net *"_ivl_224", 1 0, L_0x5577d28d4b20;  1 drivers
L_0x7f190d3b2a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577d28ad0a0_0 .net/2u *"_ivl_228", 2 0, L_0x7f190d3b2a80;  1 drivers
v0x5577d28ad180_0 .net *"_ivl_230", 0 0, L_0x5577d28d4fa0;  1 drivers
v0x5577d28ad240_0 .net *"_ivl_235", 29 0, L_0x5577d28d53d0;  1 drivers
L_0x7f190d3b2ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28ad320_0 .net/2u *"_ivl_236", 1 0, L_0x7f190d3b2ac8;  1 drivers
L_0x7f190d3b20a8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5577d28ad400_0 .net/2u *"_ivl_24", 2 0, L_0x7f190d3b20a8;  1 drivers
v0x5577d28ad4e0_0 .net *"_ivl_241", 1 0, L_0x5577d28d5780;  1 drivers
L_0x7f190d3b2b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28ad5c0_0 .net/2u *"_ivl_242", 1 0, L_0x7f190d3b2b10;  1 drivers
v0x5577d28ad6a0_0 .net *"_ivl_244", 0 0, L_0x5577d28d5a50;  1 drivers
L_0x7f190d3b2b58 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5577d28ad760_0 .net/2u *"_ivl_246", 3 0, L_0x7f190d3b2b58;  1 drivers
v0x5577d28ad840_0 .net *"_ivl_249", 1 0, L_0x5577d28d5b90;  1 drivers
L_0x7f190d3b2ba0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577d28ad920_0 .net/2u *"_ivl_250", 1 0, L_0x7f190d3b2ba0;  1 drivers
v0x5577d28ada00_0 .net *"_ivl_252", 0 0, L_0x5577d28d5e70;  1 drivers
L_0x7f190d3b2be8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5577d28adac0_0 .net/2u *"_ivl_254", 3 0, L_0x7f190d3b2be8;  1 drivers
v0x5577d28adba0_0 .net *"_ivl_257", 1 0, L_0x5577d28d5fb0;  1 drivers
L_0x7f190d3b2c30 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5577d28adc80_0 .net/2u *"_ivl_258", 1 0, L_0x7f190d3b2c30;  1 drivers
v0x5577d28add60_0 .net *"_ivl_26", 0 0, L_0x5577d28be8b0;  1 drivers
v0x5577d28ade20_0 .net *"_ivl_260", 0 0, L_0x5577d28d62a0;  1 drivers
L_0x7f190d3b2c78 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5577d28adee0_0 .net/2u *"_ivl_262", 3 0, L_0x7f190d3b2c78;  1 drivers
v0x5577d28adfc0_0 .net *"_ivl_265", 1 0, L_0x5577d28d63e0;  1 drivers
L_0x7f190d3b2cc0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5577d28ae0a0_0 .net/2u *"_ivl_266", 1 0, L_0x7f190d3b2cc0;  1 drivers
v0x5577d28ae180_0 .net *"_ivl_268", 0 0, L_0x5577d28d66e0;  1 drivers
L_0x7f190d3b2d08 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5577d28ae240_0 .net/2u *"_ivl_270", 3 0, L_0x7f190d3b2d08;  1 drivers
L_0x7f190d3b2d50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577d28ae320_0 .net/2u *"_ivl_272", 3 0, L_0x7f190d3b2d50;  1 drivers
v0x5577d28ae400_0 .net *"_ivl_274", 3 0, L_0x5577d28d6820;  1 drivers
v0x5577d28ae4e0_0 .net *"_ivl_276", 3 0, L_0x5577d28d6c20;  1 drivers
v0x5577d28ae5c0_0 .net *"_ivl_278", 3 0, L_0x5577d28d6db0;  1 drivers
L_0x7f190d3b20f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5577d28ae6a0_0 .net/2u *"_ivl_28", 5 0, L_0x7f190d3b20f0;  1 drivers
v0x5577d28ae780_0 .net *"_ivl_283", 1 0, L_0x5577d28d7350;  1 drivers
L_0x7f190d3b2d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28ae860_0 .net/2u *"_ivl_284", 1 0, L_0x7f190d3b2d98;  1 drivers
v0x5577d28ae940_0 .net *"_ivl_286", 0 0, L_0x5577d28d7680;  1 drivers
L_0x7f190d3b2de0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5577d28aea00_0 .net/2u *"_ivl_288", 3 0, L_0x7f190d3b2de0;  1 drivers
v0x5577d28aeae0_0 .net *"_ivl_291", 1 0, L_0x5577d28d77c0;  1 drivers
L_0x7f190d3b2e28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577d28aebc0_0 .net/2u *"_ivl_292", 1 0, L_0x7f190d3b2e28;  1 drivers
v0x5577d28aeca0_0 .net *"_ivl_294", 0 0, L_0x5577d28d7b00;  1 drivers
L_0x7f190d3b2e70 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x5577d28aed60_0 .net/2u *"_ivl_296", 3 0, L_0x7f190d3b2e70;  1 drivers
v0x5577d28aee40_0 .net *"_ivl_299", 1 0, L_0x5577d28d7c40;  1 drivers
v0x5577d28aef20_0 .net *"_ivl_30", 0 0, L_0x5577d28be9b0;  1 drivers
L_0x7f190d3b2eb8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5577d28aefe0_0 .net/2u *"_ivl_300", 1 0, L_0x7f190d3b2eb8;  1 drivers
v0x5577d28af0c0_0 .net *"_ivl_302", 0 0, L_0x5577d28d7f90;  1 drivers
L_0x7f190d3b2f00 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5577d28af180_0 .net/2u *"_ivl_304", 3 0, L_0x7f190d3b2f00;  1 drivers
v0x5577d28af260_0 .net *"_ivl_307", 1 0, L_0x5577d28d80d0;  1 drivers
L_0x7f190d3b2f48 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5577d28af340_0 .net/2u *"_ivl_308", 1 0, L_0x7f190d3b2f48;  1 drivers
v0x5577d28af420_0 .net *"_ivl_310", 0 0, L_0x5577d28d8430;  1 drivers
L_0x7f190d3b2f90 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5577d28af4e0_0 .net/2u *"_ivl_312", 3 0, L_0x7f190d3b2f90;  1 drivers
L_0x7f190d3b2fd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577d28af5c0_0 .net/2u *"_ivl_314", 3 0, L_0x7f190d3b2fd8;  1 drivers
v0x5577d28af6a0_0 .net *"_ivl_316", 3 0, L_0x5577d28d8570;  1 drivers
v0x5577d28af780_0 .net *"_ivl_318", 3 0, L_0x5577d28d89d0;  1 drivers
L_0x7f190d3b2138 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x5577d28af860_0 .net/2u *"_ivl_32", 5 0, L_0x7f190d3b2138;  1 drivers
v0x5577d28af940_0 .net *"_ivl_320", 3 0, L_0x5577d28d8b60;  1 drivers
v0x5577d28afa20_0 .net *"_ivl_325", 1 0, L_0x5577d28d9160;  1 drivers
L_0x7f190d3b3020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28afb00_0 .net/2u *"_ivl_326", 1 0, L_0x7f190d3b3020;  1 drivers
v0x5577d28afbe0_0 .net *"_ivl_328", 0 0, L_0x5577d28d94f0;  1 drivers
L_0x7f190d3b3068 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5577d28afca0_0 .net/2u *"_ivl_330", 3 0, L_0x7f190d3b3068;  1 drivers
v0x5577d28afd80_0 .net *"_ivl_333", 1 0, L_0x5577d28d9630;  1 drivers
L_0x7f190d3b30b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577d28afe60_0 .net/2u *"_ivl_334", 1 0, L_0x7f190d3b30b0;  1 drivers
v0x5577d28aff40_0 .net *"_ivl_336", 0 0, L_0x5577d28d99d0;  1 drivers
L_0x7f190d3b30f8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b0000_0 .net/2u *"_ivl_338", 3 0, L_0x7f190d3b30f8;  1 drivers
v0x5577d28b00e0_0 .net *"_ivl_34", 0 0, L_0x5577d28beb40;  1 drivers
v0x5577d28b01a0_0 .net *"_ivl_341", 1 0, L_0x5577d28d9b10;  1 drivers
L_0x7f190d3b3140 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5577d28b0280_0 .net/2u *"_ivl_342", 1 0, L_0x7f190d3b3140;  1 drivers
v0x5577d28b0b70_0 .net *"_ivl_344", 0 0, L_0x5577d28d9ec0;  1 drivers
L_0x7f190d3b3188 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5577d28b0c30_0 .net/2u *"_ivl_346", 3 0, L_0x7f190d3b3188;  1 drivers
v0x5577d28b0d10_0 .net *"_ivl_349", 1 0, L_0x5577d28da000;  1 drivers
L_0x7f190d3b31d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5577d28b0df0_0 .net/2u *"_ivl_350", 1 0, L_0x7f190d3b31d0;  1 drivers
v0x5577d28b0ed0_0 .net *"_ivl_352", 0 0, L_0x5577d28da3c0;  1 drivers
L_0x7f190d3b3218 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5577d28b0f90_0 .net/2u *"_ivl_354", 3 0, L_0x7f190d3b3218;  1 drivers
L_0x7f190d3b3260 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b1070_0 .net/2u *"_ivl_356", 3 0, L_0x7f190d3b3260;  1 drivers
v0x5577d28b1150_0 .net *"_ivl_358", 3 0, L_0x5577d28da500;  1 drivers
v0x5577d28b1230_0 .net *"_ivl_360", 3 0, L_0x5577d28da9c0;  1 drivers
v0x5577d28b1310_0 .net *"_ivl_362", 3 0, L_0x5577d28dab50;  1 drivers
v0x5577d28b13f0_0 .net *"_ivl_367", 1 0, L_0x5577d28db1b0;  1 drivers
L_0x7f190d3b32a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28b14d0_0 .net/2u *"_ivl_368", 1 0, L_0x7f190d3b32a8;  1 drivers
v0x5577d28b15b0_0 .net *"_ivl_37", 0 0, L_0x5577d288d0d0;  1 drivers
v0x5577d28b1670_0 .net *"_ivl_370", 0 0, L_0x5577d28db5a0;  1 drivers
L_0x7f190d3b32f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b1730_0 .net/2u *"_ivl_372", 3 0, L_0x7f190d3b32f0;  1 drivers
v0x5577d28b1810_0 .net *"_ivl_375", 1 0, L_0x5577d28db6e0;  1 drivers
L_0x7f190d3b3338 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5577d28b18f0_0 .net/2u *"_ivl_376", 1 0, L_0x7f190d3b3338;  1 drivers
v0x5577d28b19d0_0 .net *"_ivl_378", 0 0, L_0x5577d28dbae0;  1 drivers
L_0x7f190d3b2180 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b1a90_0 .net/2u *"_ivl_38", 5 0, L_0x7f190d3b2180;  1 drivers
L_0x7f190d3b3380 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5577d28b1b70_0 .net/2u *"_ivl_380", 3 0, L_0x7f190d3b3380;  1 drivers
L_0x7f190d3b33c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b1c50_0 .net/2u *"_ivl_382", 3 0, L_0x7f190d3b33c8;  1 drivers
v0x5577d28b1d30_0 .net *"_ivl_384", 3 0, L_0x5577d28dbc20;  1 drivers
L_0x7f190d3b3410 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b1e10_0 .net/2u *"_ivl_388", 2 0, L_0x7f190d3b3410;  1 drivers
v0x5577d28b1ef0_0 .net *"_ivl_390", 0 0, L_0x5577d28dc2b0;  1 drivers
L_0x7f190d3b3458 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5577d28b1fb0_0 .net/2u *"_ivl_392", 3 0, L_0x7f190d3b3458;  1 drivers
L_0x7f190d3b34a0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b2090_0 .net/2u *"_ivl_394", 2 0, L_0x7f190d3b34a0;  1 drivers
v0x5577d28b2170_0 .net *"_ivl_396", 0 0, L_0x5577d28dc720;  1 drivers
L_0x7f190d3b34e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b2230_0 .net/2u *"_ivl_398", 5 0, L_0x7f190d3b34e8;  1 drivers
v0x5577d28b2310_0 .net *"_ivl_4", 1 0, L_0x5577d28bdf00;  1 drivers
v0x5577d28b23f0_0 .net *"_ivl_40", 0 0, L_0x5577d28becd0;  1 drivers
v0x5577d28b24b0_0 .net *"_ivl_400", 0 0, L_0x5577d28dc810;  1 drivers
L_0x7f190d3b3530 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b2570_0 .net/2u *"_ivl_402", 5 0, L_0x7f190d3b3530;  1 drivers
v0x5577d28b2650_0 .net *"_ivl_404", 0 0, L_0x5577d28dcc90;  1 drivers
v0x5577d28b2710_0 .net *"_ivl_407", 0 0, L_0x5577d28d4810;  1 drivers
v0x5577d28b27d0_0 .net *"_ivl_409", 0 0, L_0x5577d28dce20;  1 drivers
v0x5577d28b2890_0 .net *"_ivl_411", 1 0, L_0x5577d28dcfc0;  1 drivers
L_0x7f190d3b3578 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28b2970_0 .net/2u *"_ivl_412", 1 0, L_0x7f190d3b3578;  1 drivers
v0x5577d28b2a50_0 .net *"_ivl_414", 0 0, L_0x5577d28dd400;  1 drivers
v0x5577d28b2b10_0 .net *"_ivl_417", 0 0, L_0x5577d28dd540;  1 drivers
L_0x7f190d3b35c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5577d28b2bd0_0 .net/2u *"_ivl_418", 3 0, L_0x7f190d3b35c0;  1 drivers
L_0x7f190d3b3608 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b2cb0_0 .net/2u *"_ivl_420", 2 0, L_0x7f190d3b3608;  1 drivers
v0x5577d28b2d90_0 .net *"_ivl_422", 0 0, L_0x5577d28dd650;  1 drivers
L_0x7f190d3b3650 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x5577d28b2e50_0 .net/2u *"_ivl_424", 5 0, L_0x7f190d3b3650;  1 drivers
v0x5577d28b2f30_0 .net *"_ivl_426", 0 0, L_0x5577d28ddaf0;  1 drivers
v0x5577d28b2ff0_0 .net *"_ivl_429", 0 0, L_0x5577d28ddbe0;  1 drivers
v0x5577d28b30b0_0 .net *"_ivl_43", 0 0, L_0x5577d28bea80;  1 drivers
L_0x7f190d3b3698 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b3170_0 .net/2u *"_ivl_430", 2 0, L_0x7f190d3b3698;  1 drivers
v0x5577d28b3250_0 .net *"_ivl_432", 0 0, L_0x5577d28ddd90;  1 drivers
L_0x7f190d3b36e0 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x5577d28b3310_0 .net/2u *"_ivl_434", 5 0, L_0x7f190d3b36e0;  1 drivers
v0x5577d28b33f0_0 .net *"_ivl_436", 0 0, L_0x5577d28de240;  1 drivers
v0x5577d28b34b0_0 .net *"_ivl_439", 0 0, L_0x5577d28de330;  1 drivers
L_0x7f190d3b3728 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b3570_0 .net/2u *"_ivl_440", 2 0, L_0x7f190d3b3728;  1 drivers
v0x5577d28b3650_0 .net *"_ivl_442", 0 0, L_0x5577d28de440;  1 drivers
L_0x7f190d3b3770 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b3710_0 .net/2u *"_ivl_444", 5 0, L_0x7f190d3b3770;  1 drivers
v0x5577d28b37f0_0 .net *"_ivl_446", 0 0, L_0x5577d28de900;  1 drivers
L_0x7f190d3b37b8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x5577d28b38b0_0 .net/2u *"_ivl_448", 5 0, L_0x7f190d3b37b8;  1 drivers
v0x5577d28b3990_0 .net *"_ivl_45", 0 0, L_0x5577d287d170;  1 drivers
v0x5577d28b3a50_0 .net *"_ivl_450", 0 0, L_0x5577d28de9f0;  1 drivers
v0x5577d28b3b10_0 .net *"_ivl_453", 0 0, L_0x5577d28deec0;  1 drivers
L_0x7f190d3b3800 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b3bd0_0 .net/2u *"_ivl_454", 5 0, L_0x7f190d3b3800;  1 drivers
v0x5577d28b3cb0_0 .net *"_ivl_456", 0 0, L_0x5577d28ddcf0;  1 drivers
v0x5577d28b3d70_0 .net *"_ivl_459", 0 0, L_0x5577d28df0d0;  1 drivers
L_0x7f190d3b21c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577d28b3e30_0 .net/2s *"_ivl_46", 1 0, L_0x7f190d3b21c8;  1 drivers
v0x5577d28b3f10_0 .net *"_ivl_461", 0 0, L_0x5577d28df1e0;  1 drivers
L_0x7f190d3b3848 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b3fd0_0 .net/2u *"_ivl_462", 2 0, L_0x7f190d3b3848;  1 drivers
v0x5577d28b40b0_0 .net *"_ivl_464", 0 0, L_0x5577d28df3b0;  1 drivers
L_0x7f190d3b3890 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x5577d28b4170_0 .net/2u *"_ivl_466", 5 0, L_0x7f190d3b3890;  1 drivers
v0x5577d28b4250_0 .net *"_ivl_468", 0 0, L_0x5577d28df890;  1 drivers
L_0x7f190d3b38d8 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x5577d28b4310_0 .net/2u *"_ivl_470", 5 0, L_0x7f190d3b38d8;  1 drivers
v0x5577d28b43f0_0 .net *"_ivl_472", 0 0, L_0x5577d28df980;  1 drivers
v0x5577d28b44b0_0 .net *"_ivl_475", 0 0, L_0x5577d28dfea0;  1 drivers
L_0x7f190d3b3920 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x5577d28b4570_0 .net/2u *"_ivl_476", 5 0, L_0x7f190d3b3920;  1 drivers
v0x5577d28b4650_0 .net *"_ivl_478", 0 0, L_0x5577d28dffb0;  1 drivers
L_0x7f190d3b2210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28b4710_0 .net/2s *"_ivl_48", 1 0, L_0x7f190d3b2210;  1 drivers
v0x5577d28b47f0_0 .net *"_ivl_481", 0 0, L_0x5577d28e00a0;  1 drivers
v0x5577d28b48b0_0 .net *"_ivl_483", 0 0, L_0x5577d28e0280;  1 drivers
L_0x7f190d3b3968 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b4970_0 .net/2u *"_ivl_484", 3 0, L_0x7f190d3b3968;  1 drivers
v0x5577d28b4a50_0 .net *"_ivl_486", 3 0, L_0x5577d28e0390;  1 drivers
v0x5577d28b4b30_0 .net *"_ivl_488", 3 0, L_0x5577d28e0930;  1 drivers
v0x5577d28b4c10_0 .net *"_ivl_490", 3 0, L_0x5577d28e0ac0;  1 drivers
v0x5577d28b4cf0_0 .net *"_ivl_492", 3 0, L_0x5577d28e1070;  1 drivers
v0x5577d28b4dd0_0 .net *"_ivl_494", 3 0, L_0x5577d28e1200;  1 drivers
v0x5577d28b4eb0_0 .net *"_ivl_50", 1 0, L_0x5577d28befc0;  1 drivers
L_0x7f190d3b39b0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x5577d28b4f90_0 .net/2u *"_ivl_500", 5 0, L_0x7f190d3b39b0;  1 drivers
v0x5577d28b5070_0 .net *"_ivl_502", 0 0, L_0x5577d28e16d0;  1 drivers
L_0x7f190d3b39f8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x5577d28b5130_0 .net/2u *"_ivl_504", 5 0, L_0x7f190d3b39f8;  1 drivers
v0x5577d28b5210_0 .net *"_ivl_506", 0 0, L_0x5577d28e12a0;  1 drivers
L_0x7f190d3b3a40 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x5577d28b52d0_0 .net/2u *"_ivl_508", 5 0, L_0x7f190d3b3a40;  1 drivers
v0x5577d28b53b0_0 .net *"_ivl_510", 0 0, L_0x5577d28e1390;  1 drivers
L_0x7f190d3b3a88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b5470_0 .net/2u *"_ivl_512", 5 0, L_0x7f190d3b3a88;  1 drivers
v0x5577d28b5550_0 .net *"_ivl_514", 0 0, L_0x5577d28e1480;  1 drivers
L_0x7f190d3b3ad0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x5577d28b5610_0 .net/2u *"_ivl_516", 5 0, L_0x7f190d3b3ad0;  1 drivers
v0x5577d28b56f0_0 .net *"_ivl_518", 0 0, L_0x5577d28e1570;  1 drivers
L_0x7f190d3b3b18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b57b0_0 .net/2u *"_ivl_520", 5 0, L_0x7f190d3b3b18;  1 drivers
v0x5577d28b5890_0 .net *"_ivl_522", 0 0, L_0x5577d28e1bd0;  1 drivers
L_0x7f190d3b3b60 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x5577d28b5950_0 .net/2u *"_ivl_524", 5 0, L_0x7f190d3b3b60;  1 drivers
v0x5577d28b5a30_0 .net *"_ivl_526", 0 0, L_0x5577d28e1c70;  1 drivers
L_0x7f190d3b3ba8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x5577d28b5af0_0 .net/2u *"_ivl_528", 5 0, L_0x7f190d3b3ba8;  1 drivers
v0x5577d28b5bd0_0 .net *"_ivl_530", 0 0, L_0x5577d28e1770;  1 drivers
L_0x7f190d3b3bf0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x5577d28b5c90_0 .net/2u *"_ivl_532", 5 0, L_0x7f190d3b3bf0;  1 drivers
v0x5577d28b5d70_0 .net *"_ivl_534", 0 0, L_0x5577d28e1860;  1 drivers
v0x5577d28b5e30_0 .net *"_ivl_536", 31 0, L_0x5577d28e1950;  1 drivers
v0x5577d28b5f10_0 .net *"_ivl_538", 31 0, L_0x5577d28e1a40;  1 drivers
L_0x7f190d3b2258 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b5ff0_0 .net/2u *"_ivl_54", 5 0, L_0x7f190d3b2258;  1 drivers
v0x5577d28b60d0_0 .net *"_ivl_540", 31 0, L_0x5577d28e21f0;  1 drivers
v0x5577d28b61b0_0 .net *"_ivl_542", 31 0, L_0x5577d28e22e0;  1 drivers
v0x5577d28b6290_0 .net *"_ivl_544", 31 0, L_0x5577d28e1e00;  1 drivers
v0x5577d28b6370_0 .net *"_ivl_546", 31 0, L_0x5577d28e1f40;  1 drivers
v0x5577d28b6450_0 .net *"_ivl_548", 31 0, L_0x5577d28e2080;  1 drivers
v0x5577d28b6530_0 .net *"_ivl_550", 31 0, L_0x5577d28e2830;  1 drivers
L_0x7f190d3b3f08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b6610_0 .net/2u *"_ivl_554", 5 0, L_0x7f190d3b3f08;  1 drivers
v0x5577d28b66f0_0 .net *"_ivl_556", 0 0, L_0x5577d28e3bb0;  1 drivers
L_0x7f190d3b3f50 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b67b0_0 .net/2u *"_ivl_558", 5 0, L_0x7f190d3b3f50;  1 drivers
v0x5577d28b6890_0 .net *"_ivl_56", 0 0, L_0x5577d28bf360;  1 drivers
v0x5577d28b6950_0 .net *"_ivl_560", 0 0, L_0x5577d28e28d0;  1 drivers
v0x5577d28b6a10_0 .net *"_ivl_563", 0 0, L_0x5577d28e2a10;  1 drivers
L_0x7f190d3b3f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5577d28b6ad0_0 .net/2u *"_ivl_564", 0 0, L_0x7f190d3b3f98;  1 drivers
L_0x7f190d3b3fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5577d28b6bb0_0 .net/2u *"_ivl_566", 0 0, L_0x7f190d3b3fe0;  1 drivers
L_0x7f190d3b4028 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5577d28b6c90_0 .net/2u *"_ivl_570", 2 0, L_0x7f190d3b4028;  1 drivers
v0x5577d28b6d70_0 .net *"_ivl_572", 0 0, L_0x5577d28e4180;  1 drivers
L_0x7f190d3b4070 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b6e30_0 .net/2u *"_ivl_574", 5 0, L_0x7f190d3b4070;  1 drivers
v0x5577d28b6f10_0 .net *"_ivl_576", 0 0, L_0x5577d28e4220;  1 drivers
v0x5577d28b6fd0_0 .net *"_ivl_579", 0 0, L_0x5577d28e3ca0;  1 drivers
L_0x7f190d3b40b8 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x5577d28b7090_0 .net/2u *"_ivl_580", 5 0, L_0x7f190d3b40b8;  1 drivers
v0x5577d28b7170_0 .net *"_ivl_582", 0 0, L_0x5577d28e3ea0;  1 drivers
L_0x7f190d3b4100 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x5577d28b7230_0 .net/2u *"_ivl_584", 5 0, L_0x7f190d3b4100;  1 drivers
v0x5577d28b7310_0 .net *"_ivl_586", 0 0, L_0x5577d28e3f90;  1 drivers
v0x5577d28b73d0_0 .net *"_ivl_589", 0 0, L_0x5577d28e4030;  1 drivers
v0x5577d28b0340_0 .net *"_ivl_59", 7 0, L_0x5577d28bf400;  1 drivers
L_0x7f190d3b4148 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b0420_0 .net/2u *"_ivl_592", 5 0, L_0x7f190d3b4148;  1 drivers
v0x5577d28b0500_0 .net *"_ivl_594", 0 0, L_0x5577d28e4a20;  1 drivers
L_0x7f190d3b4190 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x5577d28b05c0_0 .net/2u *"_ivl_596", 5 0, L_0x7f190d3b4190;  1 drivers
v0x5577d28b06a0_0 .net *"_ivl_598", 0 0, L_0x5577d28e4b10;  1 drivers
v0x5577d28b0760_0 .net *"_ivl_601", 0 0, L_0x5577d28e4310;  1 drivers
L_0x7f190d3b41d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5577d28b0820_0 .net/2u *"_ivl_602", 0 0, L_0x7f190d3b41d8;  1 drivers
L_0x7f190d3b4220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5577d28b0900_0 .net/2u *"_ivl_604", 0 0, L_0x7f190d3b4220;  1 drivers
v0x5577d28b09e0_0 .net *"_ivl_609", 7 0, L_0x5577d28e5700;  1 drivers
v0x5577d28b8480_0 .net *"_ivl_61", 7 0, L_0x5577d28bf540;  1 drivers
v0x5577d28b8520_0 .net *"_ivl_613", 15 0, L_0x5577d28e4cf0;  1 drivers
L_0x7f190d3b43d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5577d28b85e0_0 .net/2u *"_ivl_616", 31 0, L_0x7f190d3b43d0;  1 drivers
v0x5577d28b86c0_0 .net *"_ivl_63", 7 0, L_0x5577d28bf5e0;  1 drivers
v0x5577d28b87a0_0 .net *"_ivl_65", 7 0, L_0x5577d28bf4a0;  1 drivers
v0x5577d28b8880_0 .net *"_ivl_66", 31 0, L_0x5577d28bf730;  1 drivers
L_0x7f190d3b22a0 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x5577d28b8960_0 .net/2u *"_ivl_68", 5 0, L_0x7f190d3b22a0;  1 drivers
v0x5577d28b8a40_0 .net *"_ivl_70", 0 0, L_0x5577d28bfa30;  1 drivers
v0x5577d28b8b00_0 .net *"_ivl_73", 1 0, L_0x5577d28bfb20;  1 drivers
L_0x7f190d3b22e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28b8be0_0 .net/2u *"_ivl_74", 1 0, L_0x7f190d3b22e8;  1 drivers
v0x5577d28b8cc0_0 .net *"_ivl_76", 0 0, L_0x5577d28bfc90;  1 drivers
L_0x7f190d3b2330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b8d80_0 .net/2u *"_ivl_78", 15 0, L_0x7f190d3b2330;  1 drivers
v0x5577d28b8e60_0 .net *"_ivl_81", 7 0, L_0x5577d28cfe10;  1 drivers
v0x5577d28b8f40_0 .net *"_ivl_83", 7 0, L_0x5577d28cffe0;  1 drivers
v0x5577d28b9020_0 .net *"_ivl_84", 31 0, L_0x5577d28d0080;  1 drivers
v0x5577d28b9100_0 .net *"_ivl_87", 7 0, L_0x5577d28d0360;  1 drivers
v0x5577d28b91e0_0 .net *"_ivl_89", 7 0, L_0x5577d28d0400;  1 drivers
L_0x7f190d3b2378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b92c0_0 .net/2u *"_ivl_90", 15 0, L_0x7f190d3b2378;  1 drivers
v0x5577d28b93a0_0 .net *"_ivl_92", 31 0, L_0x5577d28d05a0;  1 drivers
v0x5577d28b9480_0 .net *"_ivl_94", 31 0, L_0x5577d28d0740;  1 drivers
L_0x7f190d3b23c0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x5577d28b9560_0 .net/2u *"_ivl_96", 5 0, L_0x7f190d3b23c0;  1 drivers
v0x5577d28b9640_0 .net *"_ivl_98", 0 0, L_0x5577d28d09e0;  1 drivers
v0x5577d28b9700_0 .var "active", 0 0;
v0x5577d28b97c0_0 .net "address", 31 0, L_0x5577d28d5690;  alias, 1 drivers
v0x5577d28b98a0_0 .net "addressTemp", 31 0, L_0x5577d28d5250;  1 drivers
v0x5577d28b9980_0 .var "branch", 1 0;
v0x5577d28b9a60_0 .net "byteenable", 3 0, L_0x5577d28e0c50;  alias, 1 drivers
v0x5577d28b9b40_0 .net "bytemappingB", 3 0, L_0x5577d28d71c0;  1 drivers
v0x5577d28b9c20_0 .net "bytemappingH", 3 0, L_0x5577d28dc120;  1 drivers
v0x5577d28b9d00_0 .net "bytemappingLWL", 3 0, L_0x5577d28d8fd0;  1 drivers
v0x5577d28b9de0_0 .net "bytemappingLWR", 3 0, L_0x5577d28db020;  1 drivers
v0x5577d28b9ec0_0 .net "clk", 0 0, v0x5577d28bd640_0;  1 drivers
v0x5577d28b9f60_0 .net "divDBZ", 0 0, v0x5577d28a5840_0;  1 drivers
v0x5577d28ba000_0 .net "divDone", 0 0, v0x5577d28a5ad0_0;  1 drivers
v0x5577d28ba0f0_0 .net "divQuotient", 31 0, v0x5577d28a6860_0;  1 drivers
v0x5577d28ba1b0_0 .net "divRemainder", 31 0, v0x5577d28a69f0_0;  1 drivers
v0x5577d28ba250_0 .net "divSign", 0 0, L_0x5577d28e4420;  1 drivers
v0x5577d28ba320_0 .net "divStart", 0 0, L_0x5577d28e4810;  1 drivers
v0x5577d28ba410_0 .var "exImm", 31 0;
v0x5577d28ba4b0_0 .net "instrAddrJ", 25 0, L_0x5577d28be530;  1 drivers
v0x5577d28ba590_0 .net "instrD", 4 0, L_0x5577d28be310;  1 drivers
v0x5577d28ba670_0 .net "instrFn", 5 0, L_0x5577d28be490;  1 drivers
v0x5577d28ba750_0 .net "instrImmI", 15 0, L_0x5577d28be3b0;  1 drivers
v0x5577d28ba830_0 .net "instrOp", 5 0, L_0x5577d28be180;  1 drivers
v0x5577d28ba910_0 .net "instrS2", 4 0, L_0x5577d28be220;  1 drivers
v0x5577d28ba9f0_0 .var "instruction", 31 0;
v0x5577d28baad0_0 .net "moduleReset", 0 0, L_0x5577d28be090;  1 drivers
v0x5577d28bab70_0 .net "multOut", 63 0, v0x5577d28a73e0_0;  1 drivers
v0x5577d28bac30_0 .net "multSign", 0 0, L_0x5577d28e2b20;  1 drivers
v0x5577d28bad00_0 .var "progCount", 31 0;
v0x5577d28bada0_0 .net "progNext", 31 0, L_0x5577d28e4e30;  1 drivers
v0x5577d28bae80_0 .var "progTemp", 31 0;
v0x5577d28baf60_0 .net "read", 0 0, L_0x5577d28d4eb0;  alias, 1 drivers
v0x5577d28bb020_0 .net "readdata", 31 0, v0x5577d28bcf00_0;  alias, 1 drivers
v0x5577d28bb100_0 .net "regBLSB", 31 0, L_0x5577d28e4c00;  1 drivers
v0x5577d28bb1e0_0 .net "regBLSH", 31 0, L_0x5577d28e4d90;  1 drivers
v0x5577d28bb2c0_0 .net "regByte", 7 0, L_0x5577d28be620;  1 drivers
v0x5577d28bb3a0_0 .net "regHalf", 15 0, L_0x5577d28be750;  1 drivers
v0x5577d28bb480_0 .var "registerAddressA", 4 0;
v0x5577d28bb570_0 .var "registerAddressB", 4 0;
v0x5577d28bb640_0 .var "registerDataIn", 31 0;
v0x5577d28bb710_0 .var "registerHi", 31 0;
v0x5577d28bb7d0_0 .var "registerLo", 31 0;
v0x5577d28bb8b0_0 .net "registerReadA", 31 0, L_0x5577d28e5250;  1 drivers
v0x5577d28bb970_0 .net "registerReadB", 31 0, L_0x5577d28e55c0;  1 drivers
v0x5577d28bba30_0 .var "registerWriteAddress", 4 0;
v0x5577d28bbb20_0 .var "registerWriteEnable", 0 0;
v0x5577d28bbbf0_0 .net "register_v0", 31 0, L_0x5577d28e4600;  alias, 1 drivers
v0x5577d28bbcc0_0 .net "reset", 0 0, v0x5577d28bdb00_0;  1 drivers
v0x5577d28bbd60_0 .var "shiftAmount", 4 0;
v0x5577d28bbe30_0 .var "state", 2 0;
v0x5577d28bbef0_0 .net "waitrequest", 0 0, v0x5577d28bdba0_0;  1 drivers
v0x5577d28bbfb0_0 .net "write", 0 0, L_0x5577d28bf150;  alias, 1 drivers
v0x5577d28bc070_0 .net "writedata", 31 0, L_0x5577d28d2730;  alias, 1 drivers
v0x5577d28bc150_0 .var "zeImm", 31 0;
L_0x5577d28bdf00 .functor MUXZ 2, L_0x7f190d3b2060, L_0x7f190d3b2018, v0x5577d28bdb00_0, C4<>;
L_0x5577d28be090 .part L_0x5577d28bdf00, 0, 1;
L_0x5577d28be180 .part v0x5577d28ba9f0_0, 26, 6;
L_0x5577d28be220 .part v0x5577d28ba9f0_0, 16, 5;
L_0x5577d28be310 .part v0x5577d28ba9f0_0, 11, 5;
L_0x5577d28be3b0 .part v0x5577d28ba9f0_0, 0, 16;
L_0x5577d28be490 .part v0x5577d28ba9f0_0, 0, 6;
L_0x5577d28be530 .part v0x5577d28ba9f0_0, 0, 26;
L_0x5577d28be620 .part L_0x5577d28e55c0, 0, 8;
L_0x5577d28be750 .part L_0x5577d28e55c0, 0, 16;
L_0x5577d28be8b0 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b20a8;
L_0x5577d28be9b0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b20f0;
L_0x5577d28beb40 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b2138;
L_0x5577d28becd0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b2180;
L_0x5577d28befc0 .functor MUXZ 2, L_0x7f190d3b2210, L_0x7f190d3b21c8, L_0x5577d287d170, C4<>;
L_0x5577d28bf150 .part L_0x5577d28befc0, 0, 1;
L_0x5577d28bf360 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b2258;
L_0x5577d28bf400 .part L_0x5577d28e55c0, 0, 8;
L_0x5577d28bf540 .part L_0x5577d28e55c0, 8, 8;
L_0x5577d28bf5e0 .part L_0x5577d28e55c0, 16, 8;
L_0x5577d28bf4a0 .part L_0x5577d28e55c0, 24, 8;
L_0x5577d28bf730 .concat [ 8 8 8 8], L_0x5577d28bf4a0, L_0x5577d28bf5e0, L_0x5577d28bf540, L_0x5577d28bf400;
L_0x5577d28bfa30 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b22a0;
L_0x5577d28bfb20 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28bfc90 .cmp/eq 2, L_0x5577d28bfb20, L_0x7f190d3b22e8;
L_0x5577d28cfe10 .part L_0x5577d28be750, 0, 8;
L_0x5577d28cffe0 .part L_0x5577d28be750, 8, 8;
L_0x5577d28d0080 .concat [ 8 8 16 0], L_0x5577d28cffe0, L_0x5577d28cfe10, L_0x7f190d3b2330;
L_0x5577d28d0360 .part L_0x5577d28be750, 0, 8;
L_0x5577d28d0400 .part L_0x5577d28be750, 8, 8;
L_0x5577d28d05a0 .concat [ 16 8 8 0], L_0x7f190d3b2378, L_0x5577d28d0400, L_0x5577d28d0360;
L_0x5577d28d0740 .functor MUXZ 32, L_0x5577d28d05a0, L_0x5577d28d0080, L_0x5577d28bfc90, C4<>;
L_0x5577d28d09e0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b23c0;
L_0x5577d28d0ad0 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d0ce0 .cmp/eq 2, L_0x5577d28d0ad0, L_0x7f190d3b2408;
L_0x5577d28d0e50 .concat [ 8 24 0 0], L_0x5577d28be620, L_0x7f190d3b2450;
L_0x5577d28d0bc0 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d10c0 .cmp/eq 2, L_0x5577d28d0bc0, L_0x7f190d3b2498;
L_0x5577d28d12f0 .concat [ 8 8 16 0], L_0x7f190d3b2528, L_0x5577d28be620, L_0x7f190d3b24e0;
L_0x5577d28d1430 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d1620 .cmp/eq 2, L_0x5577d28d1430, L_0x7f190d3b2570;
L_0x5577d28d1740 .concat [ 16 8 8 0], L_0x7f190d3b2600, L_0x5577d28be620, L_0x7f190d3b25b8;
L_0x5577d28d19f0 .concat [ 24 8 0 0], L_0x7f190d3b2648, L_0x5577d28be620;
L_0x5577d28d1ae0 .functor MUXZ 32, L_0x5577d28d19f0, L_0x5577d28d1740, L_0x5577d28d1620, C4<>;
L_0x5577d28d1de0 .functor MUXZ 32, L_0x5577d28d1ae0, L_0x5577d28d12f0, L_0x5577d28d10c0, C4<>;
L_0x5577d28d1f70 .functor MUXZ 32, L_0x5577d28d1de0, L_0x5577d28d0e50, L_0x5577d28d0ce0, C4<>;
L_0x5577d28d2280 .functor MUXZ 32, L_0x7f190d3b2690, L_0x5577d28d1f70, L_0x5577d28d09e0, C4<>;
L_0x5577d28d2410 .functor MUXZ 32, L_0x5577d28d2280, L_0x5577d28d0740, L_0x5577d28bfa30, C4<>;
L_0x5577d28d2730 .functor MUXZ 32, L_0x5577d28d2410, L_0x5577d28bf730, L_0x5577d28bf360, C4<>;
L_0x5577d28d28c0 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b26d8;
L_0x5577d28d2ba0 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b2720;
L_0x5577d28d2c90 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b2768;
L_0x5577d28d3040 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b27b0;
L_0x5577d28d31d0 .part v0x5577d28a49f0_0, 0, 1;
L_0x5577d28d3600 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b2840;
L_0x5577d28d36f0 .part v0x5577d28a49f0_0, 0, 2;
L_0x5577d28d3960 .cmp/eq 2, L_0x5577d28d36f0, L_0x7f190d3b2888;
L_0x5577d28d3c30 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b28d0;
L_0x5577d28d3f00 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b2918;
L_0x5577d28d4270 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b2960;
L_0x5577d28d4500 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b29a8;
L_0x5577d28d4b20 .functor MUXZ 2, L_0x7f190d3b2a38, L_0x7f190d3b29f0, L_0x5577d28d4990, C4<>;
L_0x5577d28d4eb0 .part L_0x5577d28d4b20, 0, 1;
L_0x5577d28d4fa0 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b2a80;
L_0x5577d28d5250 .functor MUXZ 32, v0x5577d28a49f0_0, v0x5577d28bad00_0, L_0x5577d28d4fa0, C4<>;
L_0x5577d28d53d0 .part L_0x5577d28d5250, 2, 30;
L_0x5577d28d5690 .concat [ 2 30 0 0], L_0x7f190d3b2ac8, L_0x5577d28d53d0;
L_0x5577d28d5780 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d5a50 .cmp/eq 2, L_0x5577d28d5780, L_0x7f190d3b2b10;
L_0x5577d28d5b90 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d5e70 .cmp/eq 2, L_0x5577d28d5b90, L_0x7f190d3b2ba0;
L_0x5577d28d5fb0 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d62a0 .cmp/eq 2, L_0x5577d28d5fb0, L_0x7f190d3b2c30;
L_0x5577d28d63e0 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d66e0 .cmp/eq 2, L_0x5577d28d63e0, L_0x7f190d3b2cc0;
L_0x5577d28d6820 .functor MUXZ 4, L_0x7f190d3b2d50, L_0x7f190d3b2d08, L_0x5577d28d66e0, C4<>;
L_0x5577d28d6c20 .functor MUXZ 4, L_0x5577d28d6820, L_0x7f190d3b2c78, L_0x5577d28d62a0, C4<>;
L_0x5577d28d6db0 .functor MUXZ 4, L_0x5577d28d6c20, L_0x7f190d3b2be8, L_0x5577d28d5e70, C4<>;
L_0x5577d28d71c0 .functor MUXZ 4, L_0x5577d28d6db0, L_0x7f190d3b2b58, L_0x5577d28d5a50, C4<>;
L_0x5577d28d7350 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d7680 .cmp/eq 2, L_0x5577d28d7350, L_0x7f190d3b2d98;
L_0x5577d28d77c0 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d7b00 .cmp/eq 2, L_0x5577d28d77c0, L_0x7f190d3b2e28;
L_0x5577d28d7c40 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d7f90 .cmp/eq 2, L_0x5577d28d7c40, L_0x7f190d3b2eb8;
L_0x5577d28d80d0 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d8430 .cmp/eq 2, L_0x5577d28d80d0, L_0x7f190d3b2f48;
L_0x5577d28d8570 .functor MUXZ 4, L_0x7f190d3b2fd8, L_0x7f190d3b2f90, L_0x5577d28d8430, C4<>;
L_0x5577d28d89d0 .functor MUXZ 4, L_0x5577d28d8570, L_0x7f190d3b2f00, L_0x5577d28d7f90, C4<>;
L_0x5577d28d8b60 .functor MUXZ 4, L_0x5577d28d89d0, L_0x7f190d3b2e70, L_0x5577d28d7b00, C4<>;
L_0x5577d28d8fd0 .functor MUXZ 4, L_0x5577d28d8b60, L_0x7f190d3b2de0, L_0x5577d28d7680, C4<>;
L_0x5577d28d9160 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d94f0 .cmp/eq 2, L_0x5577d28d9160, L_0x7f190d3b3020;
L_0x5577d28d9630 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d99d0 .cmp/eq 2, L_0x5577d28d9630, L_0x7f190d3b30b0;
L_0x5577d28d9b10 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28d9ec0 .cmp/eq 2, L_0x5577d28d9b10, L_0x7f190d3b3140;
L_0x5577d28da000 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28da3c0 .cmp/eq 2, L_0x5577d28da000, L_0x7f190d3b31d0;
L_0x5577d28da500 .functor MUXZ 4, L_0x7f190d3b3260, L_0x7f190d3b3218, L_0x5577d28da3c0, C4<>;
L_0x5577d28da9c0 .functor MUXZ 4, L_0x5577d28da500, L_0x7f190d3b3188, L_0x5577d28d9ec0, C4<>;
L_0x5577d28dab50 .functor MUXZ 4, L_0x5577d28da9c0, L_0x7f190d3b30f8, L_0x5577d28d99d0, C4<>;
L_0x5577d28db020 .functor MUXZ 4, L_0x5577d28dab50, L_0x7f190d3b3068, L_0x5577d28d94f0, C4<>;
L_0x5577d28db1b0 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28db5a0 .cmp/eq 2, L_0x5577d28db1b0, L_0x7f190d3b32a8;
L_0x5577d28db6e0 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28dbae0 .cmp/eq 2, L_0x5577d28db6e0, L_0x7f190d3b3338;
L_0x5577d28dbc20 .functor MUXZ 4, L_0x7f190d3b33c8, L_0x7f190d3b3380, L_0x5577d28dbae0, C4<>;
L_0x5577d28dc120 .functor MUXZ 4, L_0x5577d28dbc20, L_0x7f190d3b32f0, L_0x5577d28db5a0, C4<>;
L_0x5577d28dc2b0 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b3410;
L_0x5577d28dc720 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b34a0;
L_0x5577d28dc810 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b34e8;
L_0x5577d28dcc90 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3530;
L_0x5577d28dcfc0 .part L_0x5577d28d5250, 0, 2;
L_0x5577d28dd400 .cmp/eq 2, L_0x5577d28dcfc0, L_0x7f190d3b3578;
L_0x5577d28dd650 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b3608;
L_0x5577d28ddaf0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3650;
L_0x5577d28ddd90 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b3698;
L_0x5577d28de240 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b36e0;
L_0x5577d28de440 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b3728;
L_0x5577d28de900 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3770;
L_0x5577d28de9f0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b37b8;
L_0x5577d28ddcf0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3800;
L_0x5577d28df3b0 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b3848;
L_0x5577d28df890 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3890;
L_0x5577d28df980 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b38d8;
L_0x5577d28dffb0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3920;
L_0x5577d28e0390 .functor MUXZ 4, L_0x7f190d3b3968, L_0x5577d28dc120, L_0x5577d28e0280, C4<>;
L_0x5577d28e0930 .functor MUXZ 4, L_0x5577d28e0390, L_0x5577d28d71c0, L_0x5577d28df1e0, C4<>;
L_0x5577d28e0ac0 .functor MUXZ 4, L_0x5577d28e0930, L_0x5577d28db020, L_0x5577d28de330, C4<>;
L_0x5577d28e1070 .functor MUXZ 4, L_0x5577d28e0ac0, L_0x5577d28d8fd0, L_0x5577d28ddbe0, C4<>;
L_0x5577d28e1200 .functor MUXZ 4, L_0x5577d28e1070, L_0x7f190d3b35c0, L_0x5577d28dd540, C4<>;
L_0x5577d28e0c50 .functor MUXZ 4, L_0x5577d28e1200, L_0x7f190d3b3458, L_0x5577d28dc2b0, C4<>;
L_0x5577d28e16d0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b39b0;
L_0x5577d28e12a0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b39f8;
L_0x5577d28e1390 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3a40;
L_0x5577d28e1480 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3a88;
L_0x5577d28e1570 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3ad0;
L_0x5577d28e1bd0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3b18;
L_0x5577d28e1c70 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3b60;
L_0x5577d28e1770 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3ba8;
L_0x5577d28e1860 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3bf0;
L_0x5577d28e1950 .functor MUXZ 32, v0x5577d28ba410_0, L_0x5577d28e55c0, L_0x5577d28e1860, C4<>;
L_0x5577d28e1a40 .functor MUXZ 32, L_0x5577d28e1950, L_0x5577d28e55c0, L_0x5577d28e1770, C4<>;
L_0x5577d28e21f0 .functor MUXZ 32, L_0x5577d28e1a40, L_0x5577d28e55c0, L_0x5577d28e1c70, C4<>;
L_0x5577d28e22e0 .functor MUXZ 32, L_0x5577d28e21f0, L_0x5577d28e55c0, L_0x5577d28e1bd0, C4<>;
L_0x5577d28e1e00 .functor MUXZ 32, L_0x5577d28e22e0, L_0x5577d28e55c0, L_0x5577d28e1570, C4<>;
L_0x5577d28e1f40 .functor MUXZ 32, L_0x5577d28e1e00, L_0x5577d28e55c0, L_0x5577d28e1480, C4<>;
L_0x5577d28e2080 .functor MUXZ 32, L_0x5577d28e1f40, v0x5577d28bc150_0, L_0x5577d28e1390, C4<>;
L_0x5577d28e2830 .functor MUXZ 32, L_0x5577d28e2080, v0x5577d28bc150_0, L_0x5577d28e12a0, C4<>;
L_0x5577d28e2470 .functor MUXZ 32, L_0x5577d28e2830, v0x5577d28bc150_0, L_0x5577d28e16d0, C4<>;
L_0x5577d28e3bb0 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b3f08;
L_0x5577d28e28d0 .cmp/eq 6, L_0x5577d28be490, L_0x7f190d3b3f50;
L_0x5577d28e2b20 .functor MUXZ 1, L_0x7f190d3b3fe0, L_0x7f190d3b3f98, L_0x5577d28e2a10, C4<>;
L_0x5577d28e4180 .cmp/eq 3, v0x5577d28bbe30_0, L_0x7f190d3b4028;
L_0x5577d28e4220 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b4070;
L_0x5577d28e3ea0 .cmp/eq 6, L_0x5577d28be490, L_0x7f190d3b40b8;
L_0x5577d28e3f90 .cmp/eq 6, L_0x5577d28be490, L_0x7f190d3b4100;
L_0x5577d28e4a20 .cmp/eq 6, L_0x5577d28be180, L_0x7f190d3b4148;
L_0x5577d28e4b10 .cmp/eq 6, L_0x5577d28be490, L_0x7f190d3b4190;
L_0x5577d28e4420 .functor MUXZ 1, L_0x7f190d3b4220, L_0x7f190d3b41d8, L_0x5577d28e4310, C4<>;
L_0x5577d28e5700 .part L_0x5577d28e55c0, 0, 8;
L_0x5577d28e4c00 .concat [ 8 8 8 8], L_0x5577d28e5700, L_0x5577d28e5700, L_0x5577d28e5700, L_0x5577d28e5700;
L_0x5577d28e4cf0 .part L_0x5577d28e55c0, 0, 16;
L_0x5577d28e4d90 .concat [ 16 16 0 0], L_0x5577d28e4cf0, L_0x5577d28e4cf0;
L_0x5577d28e4e30 .arith/sum 32, v0x5577d28bad00_0, L_0x7f190d3b43d0;
S_0x5577d27fd620 .scope module, "ALU0" "mips_cpu_ALU" 4 123, 5 1 0, S_0x5577d27996c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 5 "sa";
    .port_info 6 /OUTPUT 32 "r";
    .port_info 7 /OUTPUT 1 "zero";
L_0x5577d28e3500 .functor OR 1, L_0x5577d28e3100, L_0x5577d28e3370, C4<0>, C4<0>;
L_0x5577d28e3850 .functor OR 1, L_0x5577d28e3500, L_0x5577d28e36b0, C4<0>, C4<0>;
L_0x7f190d3b3c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d288c8a0_0 .net/2u *"_ivl_0", 31 0, L_0x7f190d3b3c38;  1 drivers
v0x5577d288d790_0 .net *"_ivl_14", 5 0, L_0x5577d28e2fc0;  1 drivers
L_0x7f190d3b3d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d287d360_0 .net *"_ivl_17", 1 0, L_0x7f190d3b3d10;  1 drivers
L_0x7f190d3b3d58 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x5577d287beb0_0 .net/2u *"_ivl_18", 5 0, L_0x7f190d3b3d58;  1 drivers
v0x5577d2859cf0_0 .net *"_ivl_2", 0 0, L_0x5577d28e2600;  1 drivers
v0x5577d284a0f0_0 .net *"_ivl_20", 0 0, L_0x5577d28e3100;  1 drivers
v0x5577d2852710_0 .net *"_ivl_22", 5 0, L_0x5577d28e3280;  1 drivers
L_0x7f190d3b3da0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28a39f0_0 .net *"_ivl_25", 1 0, L_0x7f190d3b3da0;  1 drivers
L_0x7f190d3b3de8 .functor BUFT 1, C4<001011>, C4<0>, C4<0>, C4<0>;
v0x5577d28a3ad0_0 .net/2u *"_ivl_26", 5 0, L_0x7f190d3b3de8;  1 drivers
v0x5577d28a3bb0_0 .net *"_ivl_28", 0 0, L_0x5577d28e3370;  1 drivers
v0x5577d28a3c70_0 .net *"_ivl_31", 0 0, L_0x5577d28e3500;  1 drivers
v0x5577d28a3d30_0 .net *"_ivl_32", 5 0, L_0x5577d28e3610;  1 drivers
L_0x7f190d3b3e30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28a3e10_0 .net *"_ivl_35", 1 0, L_0x7f190d3b3e30;  1 drivers
L_0x7f190d3b3e78 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x5577d28a3ef0_0 .net/2u *"_ivl_36", 5 0, L_0x7f190d3b3e78;  1 drivers
v0x5577d28a3fd0_0 .net *"_ivl_38", 0 0, L_0x5577d28e36b0;  1 drivers
L_0x7f190d3b3c80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577d28a4090_0 .net/2s *"_ivl_4", 1 0, L_0x7f190d3b3c80;  1 drivers
v0x5577d28a4170_0 .net *"_ivl_41", 0 0, L_0x5577d28e3850;  1 drivers
v0x5577d28a4230_0 .net *"_ivl_43", 4 0, L_0x5577d28e3910;  1 drivers
L_0x7f190d3b3ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5577d28a4310_0 .net/2u *"_ivl_44", 4 0, L_0x7f190d3b3ec0;  1 drivers
L_0x7f190d3b3cc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28a43f0_0 .net/2s *"_ivl_6", 1 0, L_0x7f190d3b3cc8;  1 drivers
v0x5577d28a44d0_0 .net *"_ivl_8", 1 0, L_0x5577d28e26f0;  1 drivers
v0x5577d28a45b0_0 .net "a", 31 0, L_0x5577d28e0de0;  alias, 1 drivers
v0x5577d28a4690_0 .net "b", 31 0, L_0x5577d28e2470;  alias, 1 drivers
v0x5577d28a4770_0 .net "clk", 0 0, v0x5577d28bd640_0;  alias, 1 drivers
v0x5577d28a4830_0 .net "control", 3 0, v0x5577d28a94a0_0;  1 drivers
v0x5577d28a4910_0 .net "lower", 15 0, L_0x5577d28e2f20;  1 drivers
v0x5577d28a49f0_0 .var "r", 31 0;
v0x5577d28a4ad0_0 .net "reset", 0 0, L_0x5577d28be090;  alias, 1 drivers
v0x5577d28a4b90_0 .net "sa", 4 0, v0x5577d28bbd60_0;  1 drivers
v0x5577d28a4c70_0 .net "saVar", 4 0, L_0x5577d28e39b0;  1 drivers
v0x5577d28a4d50_0 .net "zero", 0 0, L_0x5577d28e2de0;  alias, 1 drivers
E_0x5577d276c080 .event posedge, v0x5577d28a4770_0;
L_0x5577d28e2600 .cmp/eq 32, v0x5577d28a49f0_0, L_0x7f190d3b3c38;
L_0x5577d28e26f0 .functor MUXZ 2, L_0x7f190d3b3cc8, L_0x7f190d3b3c80, L_0x5577d28e2600, C4<>;
L_0x5577d28e2de0 .part L_0x5577d28e26f0, 0, 1;
L_0x5577d28e2f20 .part L_0x5577d28e2470, 0, 16;
L_0x5577d28e2fc0 .concat [ 4 2 0 0], v0x5577d28a94a0_0, L_0x7f190d3b3d10;
L_0x5577d28e3100 .cmp/eq 6, L_0x5577d28e2fc0, L_0x7f190d3b3d58;
L_0x5577d28e3280 .concat [ 4 2 0 0], v0x5577d28a94a0_0, L_0x7f190d3b3da0;
L_0x5577d28e3370 .cmp/eq 6, L_0x5577d28e3280, L_0x7f190d3b3de8;
L_0x5577d28e3610 .concat [ 4 2 0 0], v0x5577d28a94a0_0, L_0x7f190d3b3e30;
L_0x5577d28e36b0 .cmp/eq 6, L_0x5577d28e3610, L_0x7f190d3b3e78;
L_0x5577d28e3910 .part L_0x5577d28e0de0, 0, 5;
L_0x5577d28e39b0 .functor MUXZ 5, L_0x7f190d3b3ec0, L_0x5577d28e3910, L_0x5577d28e3850, C4<>;
S_0x5577d28a4f10 .scope module, "DIV0" "mips_cpu_div" 4 150, 6 1 0, S_0x5577d27996c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "divisor";
    .port_info 3 /INPUT 32 "dividend";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "sign";
    .port_info 6 /OUTPUT 32 "quotient";
    .port_info 7 /OUTPUT 32 "remainder";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "dbz";
v0x5577d28a6330_0 .net "clk", 0 0, v0x5577d28bd640_0;  alias, 1 drivers
v0x5577d28a63f0_0 .net "dbz", 0 0, v0x5577d28a5840_0;  alias, 1 drivers
v0x5577d28a64b0_0 .net "dividend", 31 0, L_0x5577d28e5250;  alias, 1 drivers
v0x5577d28a6550_0 .var "dividendIn", 31 0;
v0x5577d28a65f0_0 .net "divisor", 31 0, L_0x5577d28e55c0;  alias, 1 drivers
v0x5577d28a6700_0 .var "divisorIn", 31 0;
v0x5577d28a67c0_0 .net "done", 0 0, v0x5577d28a5ad0_0;  alias, 1 drivers
v0x5577d28a6860_0 .var "quotient", 31 0;
v0x5577d28a6900_0 .net "quotientOut", 31 0, v0x5577d28a5e30_0;  1 drivers
v0x5577d28a69f0_0 .var "remainder", 31 0;
v0x5577d28a6ab0_0 .net "remainderOut", 31 0, v0x5577d28a5f10_0;  1 drivers
v0x5577d28a6ba0_0 .net "reset", 0 0, L_0x5577d28be090;  alias, 1 drivers
v0x5577d28a6c40_0 .net "sign", 0 0, L_0x5577d28e4420;  alias, 1 drivers
v0x5577d28a6ce0_0 .net "start", 0 0, L_0x5577d28e4810;  alias, 1 drivers
E_0x5577d27396c0/0 .event anyedge, v0x5577d28a6c40_0, v0x5577d28a64b0_0, v0x5577d28a65f0_0, v0x5577d28a5e30_0;
E_0x5577d27396c0/1 .event anyedge, v0x5577d28a5f10_0;
E_0x5577d27396c0 .event/or E_0x5577d27396c0/0, E_0x5577d27396c0/1;
S_0x5577d28a5240 .scope module, "div0" "mips_cpu_divu" 6 40, 7 1 0, S_0x5577d28a4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "divisor";
    .port_info 3 /INPUT 32 "dividend";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 32 "quotient";
    .port_info 6 /OUTPUT 32 "remainder";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "dbz";
v0x5577d28a55c0_0 .var "ac", 31 0;
v0x5577d28a56c0_0 .var "ac_next", 31 0;
v0x5577d28a57a0_0 .net "clk", 0 0, v0x5577d28bd640_0;  alias, 1 drivers
v0x5577d28a5840_0 .var "dbz", 0 0;
v0x5577d28a58e0_0 .net "dividend", 31 0, v0x5577d28a6550_0;  1 drivers
v0x5577d28a59f0_0 .net "divisor", 31 0, v0x5577d28a6700_0;  1 drivers
v0x5577d28a5ad0_0 .var "done", 0 0;
v0x5577d28a5b90_0 .var "i", 5 0;
v0x5577d28a5c70_0 .var "q1", 31 0;
v0x5577d28a5d50_0 .var "q1_next", 31 0;
v0x5577d28a5e30_0 .var "quotient", 31 0;
v0x5577d28a5f10_0 .var "remainder", 31 0;
v0x5577d28a5ff0_0 .net "reset", 0 0, L_0x5577d28be090;  alias, 1 drivers
v0x5577d28a6090_0 .net "start", 0 0, L_0x5577d28e4810;  alias, 1 drivers
v0x5577d28a6130_0 .var "y", 31 0;
E_0x5577d288f2b0 .event anyedge, v0x5577d28a55c0_0, v0x5577d28a6130_0, v0x5577d28a56c0_0, v0x5577d28a5c70_0;
S_0x5577d28a6ea0 .scope module, "MULT0" "mips_cpu_mult" 4 132, 8 1 0, S_0x5577d27996c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 64 "r";
v0x5577d28a7150_0 .net "a", 31 0, L_0x5577d28e5250;  alias, 1 drivers
v0x5577d28a7240_0 .net "b", 31 0, L_0x5577d28e55c0;  alias, 1 drivers
v0x5577d28a7310_0 .net "clk", 0 0, v0x5577d28bd640_0;  alias, 1 drivers
v0x5577d28a73e0_0 .var "r", 63 0;
v0x5577d28a7480_0 .net "reset", 0 0, L_0x5577d28be090;  alias, 1 drivers
v0x5577d28a7570_0 .net "sign", 0 0, L_0x5577d28e2b20;  alias, 1 drivers
S_0x5577d28a7730 .scope module, "REGS0" "mips_cpu_registers" 4 164, 9 1 0, S_0x5577d27996c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 32 "dataIn";
    .port_info 4 /INPUT 5 "writeAddress";
    .port_info 5 /INPUT 5 "readAddressA";
    .port_info 6 /OUTPUT 32 "readDataA";
    .port_info 7 /INPUT 5 "readAddressB";
    .port_info 8 /OUTPUT 32 "readDataB";
    .port_info 9 /OUTPUT 32 "register_v0";
L_0x7f190d3b4268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28a7a10_0 .net/2u *"_ivl_0", 31 0, L_0x7f190d3b4268;  1 drivers
L_0x7f190d3b42f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28a7b10_0 .net *"_ivl_12", 1 0, L_0x7f190d3b42f8;  1 drivers
L_0x7f190d3b4340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28a7bf0_0 .net/2u *"_ivl_15", 31 0, L_0x7f190d3b4340;  1 drivers
v0x5577d28a7cb0_0 .net *"_ivl_17", 31 0, L_0x5577d28e5390;  1 drivers
v0x5577d28a7d90_0 .net *"_ivl_19", 6 0, L_0x5577d28e5430;  1 drivers
L_0x7f190d3b4388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577d28a7ec0_0 .net *"_ivl_22", 1 0, L_0x7f190d3b4388;  1 drivers
L_0x7f190d3b42b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577d28a7fa0_0 .net/2u *"_ivl_5", 31 0, L_0x7f190d3b42b0;  1 drivers
v0x5577d28a8080_0 .net *"_ivl_7", 31 0, L_0x5577d28e46f0;  1 drivers
v0x5577d28a8160_0 .net *"_ivl_9", 6 0, L_0x5577d28e5110;  1 drivers
v0x5577d28a8240_0 .net "clk", 0 0, v0x5577d28bd640_0;  alias, 1 drivers
v0x5577d28a82e0_0 .net "dataIn", 31 0, v0x5577d28bb640_0;  1 drivers
v0x5577d28a83c0_0 .var/i "i", 31 0;
v0x5577d28a84a0_0 .net "readAddressA", 4 0, v0x5577d28bb480_0;  1 drivers
v0x5577d28a8580_0 .net "readAddressB", 4 0, v0x5577d28bb570_0;  1 drivers
v0x5577d28a8660_0 .net "readDataA", 31 0, L_0x5577d28e5250;  alias, 1 drivers
v0x5577d28a8720_0 .net "readDataB", 31 0, L_0x5577d28e55c0;  alias, 1 drivers
v0x5577d28a87e0_0 .net "register_v0", 31 0, L_0x5577d28e4600;  alias, 1 drivers
v0x5577d28a89d0 .array "regs", 0 31, 31 0;
v0x5577d28a8fa0_0 .net "reset", 0 0, L_0x5577d28be090;  alias, 1 drivers
v0x5577d28a9040_0 .net "writeAddress", 4 0, v0x5577d28bba30_0;  1 drivers
v0x5577d28a9120_0 .net "writeEnable", 0 0, v0x5577d28bbb20_0;  1 drivers
v0x5577d28a89d0_2 .array/port v0x5577d28a89d0, 2;
L_0x5577d28e4600 .functor MUXZ 32, v0x5577d28a89d0_2, L_0x7f190d3b4268, L_0x5577d28be090, C4<>;
L_0x5577d28e46f0 .array/port v0x5577d28a89d0, L_0x5577d28e5110;
L_0x5577d28e5110 .concat [ 5 2 0 0], v0x5577d28bb480_0, L_0x7f190d3b42f8;
L_0x5577d28e5250 .functor MUXZ 32, L_0x5577d28e46f0, L_0x7f190d3b42b0, L_0x5577d28be090, C4<>;
L_0x5577d28e5390 .array/port v0x5577d28a89d0, L_0x5577d28e5430;
L_0x5577d28e5430 .concat [ 5 2 0 0], v0x5577d28bb570_0, L_0x7f190d3b4388;
L_0x5577d28e55c0 .functor MUXZ 32, L_0x5577d28e5390, L_0x7f190d3b4340, L_0x5577d28be090, C4<>;
S_0x5577d28bc390 .scope module, "mem" "mips_cpu_bus_tb_mem" 3 32, 10 1 0, S_0x5577d27fbc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 4 "byteenable";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /INPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x5577d28bc590 .param/str "RAM_FILE" 0 10 14, "test/bin/addiu2.hex.txt";
v0x5577d28bca80_0 .net "addr", 31 0, L_0x5577d28d5690;  alias, 1 drivers
v0x5577d28bcb60_0 .net "byteenable", 3 0, L_0x5577d28e0c50;  alias, 1 drivers
v0x5577d28bcc00_0 .net "clk", 0 0, v0x5577d28bd640_0;  alias, 1 drivers
v0x5577d28bccd0_0 .var "dontread", 0 0;
v0x5577d28bcd70 .array "memory", 0 2047, 7 0;
v0x5577d28bce60_0 .net "read", 0 0, L_0x5577d28d4eb0;  alias, 1 drivers
v0x5577d28bcf00_0 .var "readdata", 31 0;
v0x5577d28bcfd0_0 .var "tempaddress", 10 0;
v0x5577d28bd090_0 .net "waitrequest", 0 0, v0x5577d28bdba0_0;  alias, 1 drivers
v0x5577d28bd160_0 .net "write", 0 0, L_0x5577d28bf150;  alias, 1 drivers
v0x5577d28bd230_0 .net "writedata", 31 0, L_0x5577d28d2730;  alias, 1 drivers
E_0x5577d288f890 .event negedge, v0x5577d28bbef0_0;
E_0x5577d28bc690 .event anyedge, v0x5577d28b97c0_0;
S_0x5577d28bc780 .scope begin, "$unm_blk_1" "$unm_blk_1" 10 20, 10 20 0, S_0x5577d28bc390;
 .timescale 0 0;
v0x5577d28bc980_0 .var/i "i", 31 0;
    .scope S_0x5577d27fd620;
T_0 ;
    %wait E_0x5577d276c080;
    %load/vec4 v0x5577d28a4ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5577d28a4830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.18;
T_0.2 ;
    %load/vec4 v0x5577d28a45b0_0;
    %load/vec4 v0x5577d28a4690_0;
    %and;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.3 ;
    %load/vec4 v0x5577d28a45b0_0;
    %load/vec4 v0x5577d28a4690_0;
    %or;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.4 ;
    %load/vec4 v0x5577d28a45b0_0;
    %load/vec4 v0x5577d28a4690_0;
    %xor;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.5 ;
    %load/vec4 v0x5577d28a4910_0;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.6 ;
    %load/vec4 v0x5577d28a45b0_0;
    %load/vec4 v0x5577d28a4690_0;
    %add;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.7 ;
    %load/vec4 v0x5577d28a45b0_0;
    %load/vec4 v0x5577d28a4690_0;
    %sub;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.8 ;
    %load/vec4 v0x5577d28a45b0_0;
    %load/vec4 v0x5577d28a4690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.9 ;
    %load/vec4 v0x5577d28a45b0_0;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.10 ;
    %load/vec4 v0x5577d28a4690_0;
    %ix/getv 4, v0x5577d28a4b90_0;
    %shiftl 4;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.11 ;
    %load/vec4 v0x5577d28a4690_0;
    %ix/getv 4, v0x5577d28a4b90_0;
    %shiftr 4;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.12 ;
    %load/vec4 v0x5577d28a4690_0;
    %ix/getv 4, v0x5577d28a4c70_0;
    %shiftl 4;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.13 ;
    %load/vec4 v0x5577d28a4690_0;
    %ix/getv 4, v0x5577d28a4c70_0;
    %shiftr 4;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.14 ;
    %load/vec4 v0x5577d28a4690_0;
    %ix/getv 4, v0x5577d28a4b90_0;
    %shiftr/s 4;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.15 ;
    %load/vec4 v0x5577d28a4690_0;
    %ix/getv 4, v0x5577d28a4c70_0;
    %shiftr/s 4;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.16 ;
    %load/vec4 v0x5577d28a45b0_0;
    %load/vec4 v0x5577d28a4690_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.22, 8;
T_0.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.22, 8;
 ; End of false expr.
    %blend;
T_0.22;
    %assign/vec4 v0x5577d28a49f0_0, 0;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5577d28a6ea0;
T_1 ;
    %wait E_0x5577d276c080;
    %load/vec4 v0x5577d28a7480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5577d28a73e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5577d28a7570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5577d28a7150_0;
    %pad/s 64;
    %load/vec4 v0x5577d28a7240_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5577d28a73e0_0, 0, 64;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5577d28a7150_0;
    %pad/u 64;
    %load/vec4 v0x5577d28a7240_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5577d28a73e0_0, 0, 64;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5577d28a5240;
T_2 ;
    %wait E_0x5577d288f2b0;
    %load/vec4 v0x5577d28a6130_0;
    %load/vec4 v0x5577d28a55c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x5577d28a55c0_0;
    %load/vec4 v0x5577d28a6130_0;
    %sub;
    %store/vec4 v0x5577d28a56c0_0, 0, 32;
    %load/vec4 v0x5577d28a56c0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x5577d28a5c70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %split/vec4 32;
    %store/vec4 v0x5577d28a5d50_0, 0, 32;
    %store/vec4 v0x5577d28a56c0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5577d28a55c0_0;
    %load/vec4 v0x5577d28a5c70_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x5577d28a5d50_0, 0, 32;
    %store/vec4 v0x5577d28a56c0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5577d28a5240;
T_3 ;
    %wait E_0x5577d276c080;
    %load/vec4 v0x5577d28a5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28a5e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28a5f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577d28a5ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577d28a5840_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5577d28a6090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5577d28a59f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577d28a5840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28a5e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28a5f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577d28a5ad0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5577d28a58e0_0;
    %load/vec4 v0x5577d28a59f0_0;
    %cmp/u;
    %jmp/0xz  T_3.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28a5e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28a5f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577d28a5ad0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577d28a5b90_0, 0;
    %load/vec4 v0x5577d28a59f0_0;
    %assign/vec4 v0x5577d28a6130_0, 0;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5577d28a58e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %split/vec4 32;
    %assign/vec4 v0x5577d28a5c70_0, 0;
    %assign/vec4 v0x5577d28a55c0_0, 0;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5577d28a5ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x5577d28a5b90_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577d28a5ad0_0, 0;
    %load/vec4 v0x5577d28a5d50_0;
    %assign/vec4 v0x5577d28a5e30_0, 0;
    %load/vec4 v0x5577d28a56c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5577d28a5f10_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5577d28a5b90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577d28a5b90_0, 0;
    %load/vec4 v0x5577d28a56c0_0;
    %assign/vec4 v0x5577d28a55c0_0, 0;
    %load/vec4 v0x5577d28a5d50_0;
    %assign/vec4 v0x5577d28a5c70_0, 0;
T_3.11 ;
T_3.8 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5577d28a4f10;
T_4 ;
    %wait E_0x5577d27396c0;
    %load/vec4 v0x5577d28a6c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5577d28a64b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x5577d28a64b0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x5577d28a64b0_0;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x5577d28a6550_0, 0, 32;
    %load/vec4 v0x5577d28a65f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x5577d28a65f0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x5577d28a65f0_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x5577d28a6700_0, 0, 32;
    %load/vec4 v0x5577d28a65f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5577d28a64b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0x5577d28a6900_0;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %load/vec4 v0x5577d28a6900_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %store/vec4 v0x5577d28a6860_0, 0, 32;
    %load/vec4 v0x5577d28a64b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %load/vec4 v0x5577d28a6ab0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v0x5577d28a6ab0_0;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x5577d28a69f0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5577d28a64b0_0;
    %store/vec4 v0x5577d28a6550_0, 0, 32;
    %load/vec4 v0x5577d28a65f0_0;
    %store/vec4 v0x5577d28a6700_0, 0, 32;
    %load/vec4 v0x5577d28a6900_0;
    %store/vec4 v0x5577d28a6860_0, 0, 32;
    %load/vec4 v0x5577d28a6ab0_0;
    %store/vec4 v0x5577d28a69f0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5577d28a7730;
T_5 ;
    %wait E_0x5577d276c080;
    %load/vec4 v0x5577d28a8fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577d28a83c0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5577d28a83c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5577d28a83c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577d28a89d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577d28a83c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5577d28a83c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call/w 9 31 "$display", "!!REGISTER RESET" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5577d28a9120_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28a9040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call/w 9 34 "$display", "!! REG %d is being written with data %h", v0x5577d28a9040_0, v0x5577d28a82e0_0 {0 0 0};
    %load/vec4 v0x5577d28a82e0_0;
    %load/vec4 v0x5577d28a9040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577d28a89d0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5577d27996c0;
T_6 ;
    %wait E_0x5577d276c080;
    %load/vec4 v0x5577d28bbcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5577d28bad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28bae80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28bb710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28bb710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577d28b9980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577d28bb640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577d28b9700_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5577d28bbe30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5577d28bbe30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %vpi_call/w 4 318 "$display", "---FETCH---" {0 0 0};
    %vpi_call/w 4 320 "$display", "Fetching instruction at %h. Branch status is:", v0x5577d28b97c0_0, v0x5577d28b9980_0 {0 0 0};
    %load/vec4 v0x5577d28b97c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577d28b9700_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5577d28bbe30_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5577d28bbef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5577d28bbe30_0, 0;
T_6.7 ;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577d28bbb20_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5577d28bbe30_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.8, 4;
    %vpi_call/w 4 333 "$display", "---DECODE---" {0 0 0};
    %vpi_call/w 4 334 "$display", "Read:", v0x5577d28baf60_0, "Write:", v0x5577d28bbfb0_0 {0 0 0};
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 3, 13, 5;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 4 335 "$display", "Fetched instruction is %h. Accessing registers %d, %d", S<1,vec4,u32>, S<0,vec4,u5>, &PV<v0x5577d28bb020_0, 8, 5> {2 0 0};
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577d28ba9f0_0, 0;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 3, 13, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577d28bb480_0, 0;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 5, 8, 5;
    %assign/vec4 v0x5577d28bb570_0, 0;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 1, 23, 6;
    %replicate 16;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577d28ba410_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577d28bc150_0, 0;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 3, 16, 6;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 2, 30, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577d28bbd60_0, 0;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 2, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_6.14, 9;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_6.15, 9;
T_6.14 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 3, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_6.16, 10;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_6.17, 10;
T_6.16 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_6.18, 11;
    %pushi/vec4 10, 0, 4;
    %jmp/1 T_6.19, 11;
T_6.18 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 6, 0, 6;
    %flag_mov 12, 4;
    %jmp/0 T_6.20, 12;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_6.21, 12;
T_6.20 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 7, 0, 6;
    %flag_mov 13, 4;
    %jmp/0 T_6.22, 13;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_6.23, 13;
T_6.22 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 16, 0, 6;
    %flag_mov 14, 4;
    %jmp/0 T_6.24, 14;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.25, 14;
T_6.24 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 17, 0, 6;
    %flag_mov 15, 4;
    %jmp/0 T_6.26, 15;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.27, 15;
T_6.26 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 33, 0, 6;
    %flag_mov 16, 4;
    %jmp/0 T_6.28, 16;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.29, 16;
T_6.28 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 35, 0, 6;
    %flag_mov 17, 4;
    %jmp/0 T_6.30, 17;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_6.31, 17;
T_6.30 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 36, 0, 6;
    %flag_mov 18, 4;
    %jmp/0 T_6.32, 18;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_6.33, 18;
T_6.32 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 37, 0, 6;
    %flag_mov 19, 4;
    %jmp/0 T_6.34, 19;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.35, 19;
T_6.34 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 38, 0, 6;
    %flag_mov 20, 4;
    %jmp/0 T_6.36, 20;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_6.37, 20;
T_6.36 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 42, 0, 6;
    %flag_mov 21, 4;
    %jmp/0 T_6.38, 21;
    %pushi/vec4 14, 0, 4;
    %jmp/1 T_6.39, 21;
T_6.38 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 24, 6;
    %cmpi/e 43, 0, 6;
    %flag_mov 22, 4;
    %jmp/0 T_6.40, 22;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_6.41, 22;
T_6.40 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_6.41, 22;
 ; End of false expr.
    %blend;
T_6.41;
    %jmp/0 T_6.39, 21;
 ; End of false expr.
    %blend;
T_6.39;
    %jmp/0 T_6.37, 20;
 ; End of false expr.
    %blend;
T_6.37;
    %jmp/0 T_6.35, 19;
 ; End of false expr.
    %blend;
T_6.35;
    %jmp/0 T_6.33, 18;
 ; End of false expr.
    %blend;
T_6.33;
    %jmp/0 T_6.31, 17;
 ; End of false expr.
    %blend;
T_6.31;
    %jmp/0 T_6.29, 16;
 ; End of false expr.
    %blend;
T_6.29;
    %jmp/0 T_6.27, 15;
 ; End of false expr.
    %blend;
T_6.27;
    %jmp/0 T_6.25, 14;
 ; End of false expr.
    %blend;
T_6.25;
    %jmp/0 T_6.23, 13;
 ; End of false expr.
    %blend;
T_6.23;
    %jmp/0 T_6.21, 12;
 ; End of false expr.
    %blend;
T_6.21;
    %jmp/0 T_6.19, 11;
 ; End of false expr.
    %blend;
T_6.19;
    %jmp/0 T_6.17, 10;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.15, 9;
 ; End of false expr.
    %blend;
T_6.15;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0x5577d28a94a0_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.42, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.43, 8;
T_6.42 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 4, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_6.44, 9;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_6.45, 9;
T_6.44 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 5, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_6.46, 10;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_6.47, 10;
T_6.46 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 6, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_6.48, 11;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.49, 11;
T_6.48 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 7, 0, 6;
    %flag_mov 12, 4;
    %jmp/0 T_6.50, 12;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.51, 12;
T_6.50 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 10, 0, 6;
    %flag_mov 13, 4;
    %jmp/0 T_6.52, 13;
    %pushi/vec4 14, 0, 4;
    %jmp/1 T_6.53, 13;
T_6.52 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 11, 0, 6;
    %flag_mov 14, 4;
    %jmp/0 T_6.54, 14;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_6.55, 14;
T_6.54 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 9, 0, 6;
    %flag_mov 15, 4;
    %jmp/0 T_6.56, 15;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.57, 15;
T_6.56 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 12, 0, 6;
    %flag_mov 16, 4;
    %jmp/0 T_6.58, 16;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_6.59, 16;
T_6.58 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 13, 0, 6;
    %flag_mov 17, 4;
    %jmp/0 T_6.60, 17;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.61, 17;
T_6.60 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 14, 0, 6;
    %flag_mov 18, 4;
    %jmp/0 T_6.62, 18;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_6.63, 18;
T_6.62 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 15, 0, 6;
    %flag_mov 19, 4;
    %jmp/0 T_6.64, 19;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_6.65, 19;
T_6.64 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 32, 0, 6;
    %flag_mov 20, 4;
    %jmp/0 T_6.66, 20;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.67, 20;
T_6.66 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 33, 0, 6;
    %flag_mov 21, 4;
    %jmp/0 T_6.68, 21;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.69, 21;
T_6.68 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 34, 0, 6;
    %flag_mov 22, 4;
    %jmp/0 T_6.70, 22;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.71, 22;
T_6.70 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 35, 0, 6;
    %flag_mov 23, 4;
    %jmp/0 T_6.72, 23;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.73, 23;
T_6.72 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 36, 0, 6;
    %flag_mov 24, 4;
    %jmp/0 T_6.74, 24;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.75, 24;
T_6.74 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 37, 0, 6;
    %flag_mov 25, 4;
    %jmp/0 T_6.76, 25;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.77, 25;
T_6.76 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 38, 0, 6;
    %flag_mov 26, 4;
    %jmp/0 T_6.78, 26;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.79, 26;
T_6.78 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 40, 0, 6;
    %flag_mov 27, 4;
    %jmp/0 T_6.80, 27;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.81, 27;
T_6.80 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 41, 0, 6;
    %flag_mov 28, 4;
    %jmp/0 T_6.82, 28;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.83, 28;
T_6.82 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 6, 2, 3;
    %cmpi/e 43, 0, 6;
    %flag_mov 29, 4;
    %jmp/0 T_6.84, 29;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_6.85, 29;
T_6.84 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_6.85, 29;
 ; End of false expr.
    %blend;
T_6.85;
    %jmp/0 T_6.83, 28;
 ; End of false expr.
    %blend;
T_6.83;
    %jmp/0 T_6.81, 27;
 ; End of false expr.
    %blend;
T_6.81;
    %jmp/0 T_6.79, 26;
 ; End of false expr.
    %blend;
T_6.79;
    %jmp/0 T_6.77, 25;
 ; End of false expr.
    %blend;
T_6.77;
    %jmp/0 T_6.75, 24;
 ; End of false expr.
    %blend;
T_6.75;
    %jmp/0 T_6.73, 23;
 ; End of false expr.
    %blend;
T_6.73;
    %jmp/0 T_6.71, 22;
 ; End of false expr.
    %blend;
T_6.71;
    %jmp/0 T_6.69, 21;
 ; End of false expr.
    %blend;
T_6.69;
    %jmp/0 T_6.67, 20;
 ; End of false expr.
    %blend;
T_6.67;
    %jmp/0 T_6.65, 19;
 ; End of false expr.
    %blend;
T_6.65;
    %jmp/0 T_6.63, 18;
 ; End of false expr.
    %blend;
T_6.63;
    %jmp/0 T_6.61, 17;
 ; End of false expr.
    %blend;
T_6.61;
    %jmp/0 T_6.59, 16;
 ; End of false expr.
    %blend;
T_6.59;
    %jmp/0 T_6.57, 15;
 ; End of false expr.
    %blend;
T_6.57;
    %jmp/0 T_6.55, 14;
 ; End of false expr.
    %blend;
T_6.55;
    %jmp/0 T_6.53, 13;
 ; End of false expr.
    %blend;
T_6.53;
    %jmp/0 T_6.51, 12;
 ; End of false expr.
    %blend;
T_6.51;
    %jmp/0 T_6.49, 11;
 ; End of false expr.
    %blend;
T_6.49;
    %jmp/0 T_6.47, 10;
 ; End of false expr.
    %blend;
T_6.47;
    %jmp/0 T_6.45, 9;
 ; End of false expr.
    %blend;
T_6.45;
    %jmp/0 T_6.43, 8;
 ; End of false expr.
    %blend;
T_6.43;
    %assign/vec4 v0x5577d28a94a0_0, 0;
T_6.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5577d28bbe30_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5577d28bbe30_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.86, 4;
    %vpi_call/w 4 387 "$display", "---EXEC---" {0 0 0};
    %vpi_call/w 4 389 "$display", "ALU operation", v0x5577d28a94a0_0 {0 0 0};
    %vpi_call/w 4 390 "$display", "Reg %d = %h. Reg %d = %h", v0x5577d28bb480_0, v0x5577d28bb8b0_0, v0x5577d28bb570_0, v0x5577d28bb970_0 {0 0 0};
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.88, 4;
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.90, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5577d28b9980_0, 0;
    %load/vec4 v0x5577d28bb8b0_0;
    %assign/vec4 v0x5577d28bae80_0, 0;
T_6.90 ;
    %jmp T_6.89;
T_6.88 ;
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.92, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5577d28b9980_0, 0;
    %load/vec4 v0x5577d28bada0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5577d28ba4b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5577d28bae80_0, 0;
T_6.92 ;
T_6.89 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5577d28bbe30_0, 0;
    %jmp T_6.87;
T_6.86 ;
    %load/vec4 v0x5577d28bbe30_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.94, 4;
    %vpi_call/w 4 405 "$display", "---MEMORY---" {0 0 0};
    %vpi_call/w 4 407 "$display", "AluOut:", v0x5577d28a9570_0 {0 0 0};
    %vpi_call/w 4 408 "$display", "regB data:", v0x5577d28bb970_0 {0 0 0};
    %load/vec4 v0x5577d28bbef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.96, 4;
    %jmp T_6.97;
T_6.96 ;
    %load/vec4 v0x5577d28ba000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.98, 8;
    %jmp T_6.99;
T_6.98 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5577d28bbe30_0, 0;
T_6.99 ;
T_6.97 ;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28a9640_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28a9640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28a9570_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5577d28a9640_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28a9570_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28a9640_0;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5577d28a9570_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5577d28a9570_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.100, 9;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5577d28b9980_0, 0;
    %load/vec4 v0x5577d28bada0_0;
    %load/vec4 v0x5577d28ba750_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x5577d28ba750_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x5577d28bae80_0, 0;
T_6.100 ;
    %jmp T_6.95;
T_6.94 ;
    %load/vec4 v0x5577d28bbe30_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.102, 4;
    %vpi_call/w 4 437 "$display", "---WRITEBACK---" {0 0 0};
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 18, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 10, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 11, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 14, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28a9570_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28a9570_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28a9570_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x5577d28bbb20_0, 0;
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.104, 8;
    %pushi/vec4 31, 0, 5;
    %jmp/1 T_6.105, 8;
T_6.104 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_6.106, 9;
    %pushi/vec4 31, 0, 5;
    %jmp/1 T_6.107, 9;
T_6.106 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_6.108, 10;
    %load/vec4 v0x5577d28ba590_0;
    %jmp/1 T_6.109, 10;
T_6.108 ; End of true expr.
    %load/vec4 v0x5577d28ba910_0;
    %jmp/0 T_6.109, 10;
 ; End of false expr.
    %blend;
T_6.109;
    %jmp/0 T_6.107, 9;
 ; End of false expr.
    %blend;
T_6.107;
    %jmp/0 T_6.105, 8;
 ; End of false expr.
    %blend;
T_6.105;
    %assign/vec4 v0x5577d28bba30_0, 0;
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.110, 8;
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_6.112, 9;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.113, 9;
T_6.112 ; End of true expr.
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_6.114, 10;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.115, 10;
T_6.114 ; End of true expr.
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_6.116, 11;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.117, 11;
T_6.116 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.117, 11;
 ; End of false expr.
    %blend;
T_6.117;
    %jmp/0 T_6.115, 10;
 ; End of false expr.
    %blend;
T_6.115;
    %jmp/0 T_6.113, 9;
 ; End of false expr.
    %blend;
T_6.113;
    %jmp/1 T_6.111, 8;
T_6.110 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 36, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_6.118, 9;
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_6.120, 10;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.121, 10;
T_6.120 ; End of true expr.
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_6.122, 11;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.123, 11;
T_6.122 ; End of true expr.
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 12, 4;
    %jmp/0 T_6.124, 12;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.125, 12;
T_6.124 ; End of true expr.
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.125, 12;
 ; End of false expr.
    %blend;
T_6.125;
    %jmp/0 T_6.123, 11;
 ; End of false expr.
    %blend;
T_6.123;
    %jmp/0 T_6.121, 10;
 ; End of false expr.
    %blend;
T_6.121;
    %jmp/1 T_6.119, 9;
T_6.118 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 33, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_6.126, 10;
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_6.128, 11;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.129, 11;
T_6.128 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 1, 23, 6;
    %replicate 16;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.129, 11;
 ; End of false expr.
    %blend;
T_6.129;
    %jmp/1 T_6.127, 10;
T_6.126 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 37, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_6.130, 11;
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 12, 4;
    %jmp/0 T_6.132, 12;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.133, 12;
T_6.132 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.133, 12;
 ; End of false expr.
    %blend;
T_6.133;
    %jmp/1 T_6.131, 11;
T_6.130 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 12, 4;
    %jmp/0 T_6.134, 12;
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 13, 4;
    %jmp/0 T_6.136, 13;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.137, 13;
T_6.136 ; End of true expr.
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 14, 4;
    %jmp/0 T_6.138, 14;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb970_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.139, 14;
T_6.138 ; End of true expr.
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 15, 4;
    %jmp/0 T_6.140, 15;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.141, 15;
T_6.140 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5577d28bb970_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.141, 15;
 ; End of false expr.
    %blend;
T_6.141;
    %jmp/0 T_6.139, 14;
 ; End of false expr.
    %blend;
T_6.139;
    %jmp/0 T_6.137, 13;
 ; End of false expr.
    %blend;
T_6.137;
    %jmp/1 T_6.135, 12;
T_6.134 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 38, 0, 6;
    %flag_mov 13, 4;
    %jmp/0 T_6.142, 13;
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 14, 4;
    %jmp/0 T_6.144, 14;
    %load/vec4 v0x5577d28bb970_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.145, 14;
T_6.144 ; End of true expr.
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 15, 4;
    %jmp/0 T_6.146, 15;
    %load/vec4 v0x5577d28bb970_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.147, 15;
T_6.146 ; End of true expr.
    %load/vec4 v0x5577d28b98a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 16, 4;
    %jmp/0 T_6.148, 16;
    %load/vec4 v0x5577d28bb970_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.149, 16;
T_6.148 ; End of true expr.
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.149, 16;
 ; End of false expr.
    %blend;
T_6.149;
    %jmp/0 T_6.147, 15;
 ; End of false expr.
    %blend;
T_6.147;
    %jmp/0 T_6.145, 14;
 ; End of false expr.
    %blend;
T_6.145;
    %jmp/1 T_6.143, 13;
T_6.142 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 14, 4;
    %jmp/0 T_6.150, 14;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577d28bb020_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.151, 14;
T_6.150 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba910_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 15;
    %jmp/0 T_6.152, 15;
    %load/vec4 v0x5577d28bad00_0;
    %addi 8, 0, 32;
    %jmp/1 T_6.153, 15;
T_6.152 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 16, 4;
    %jmp/0 T_6.154, 16;
    %load/vec4 v0x5577d28bad00_0;
    %addi 8, 0, 32;
    %jmp/1 T_6.155, 16;
T_6.154 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 17;
    %jmp/0 T_6.156, 17;
    %load/vec4 v0x5577d28bad00_0;
    %addi 8, 0, 32;
    %jmp/1 T_6.157, 17;
T_6.156 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 18;
    %jmp/0 T_6.158, 18;
    %load/vec4 v0x5577d28bb710_0;
    %jmp/1 T_6.159, 18;
T_6.158 ; End of true expr.
    %load/vec4 v0x5577d28ba830_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28ba670_0;
    %pushi/vec4 18, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 19;
    %jmp/0 T_6.160, 19;
    %load/vec4 v0x5577d28bb7d0_0;
    %jmp/1 T_6.161, 19;
T_6.160 ; End of true expr.
    %load/vec4 v0x5577d28a9570_0;
    %jmp/0 T_6.161, 19;
 ; End of false expr.
    %blend;
T_6.161;
    %jmp/0 T_6.159, 18;
 ; End of false expr.
    %blend;
T_6.159;
    %jmp/0 T_6.157, 17;
 ; End of false expr.
    %blend;
T_6.157;
    %jmp/0 T_6.155, 16;
 ; End of false expr.
    %blend;
T_6.155;
    %jmp/0 T_6.153, 15;
 ; End of false expr.
    %blend;
T_6.153;
    %jmp/0 T_6.151, 14;
 ; End of false expr.
    %blend;
T_6.151;
    %jmp/0 T_6.143, 13;
 ; End of false expr.
    %blend;
T_6.143;
    %jmp/0 T_6.135, 12;
 ; End of false expr.
    %blend;
T_6.135;
    %jmp/0 T_6.131, 11;
 ; End of false expr.
    %blend;
T_6.131;
    %jmp/0 T_6.127, 10;
 ; End of false expr.
    %blend;
T_6.127;
    %jmp/0 T_6.119, 9;
 ; End of false expr.
    %blend;
T_6.119;
    %jmp/0 T_6.111, 8;
 ; End of false expr.
    %blend;
T_6.111;
    %assign/vec4 v0x5577d28bb640_0, 0;
    %load/vec4 v0x5577d28ba830_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.162, 4;
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 24, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.164, 8;
    %load/vec4 v0x5577d28bab70_0;
    %parti/s 32, 32, 7;
    %jmp/1 T_6.165, 8;
T_6.164 ; End of true expr.
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 26, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 27, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_6.166, 9;
    %load/vec4 v0x5577d28ba1b0_0;
    %jmp/1 T_6.167, 9;
T_6.166 ; End of true expr.
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_6.168, 10;
    %load/vec4 v0x5577d28a9570_0;
    %jmp/1 T_6.169, 10;
T_6.168 ; End of true expr.
    %load/vec4 v0x5577d28bb710_0;
    %jmp/0 T_6.169, 10;
 ; End of false expr.
    %blend;
T_6.169;
    %jmp/0 T_6.167, 9;
 ; End of false expr.
    %blend;
T_6.167;
    %jmp/0 T_6.165, 8;
 ; End of false expr.
    %blend;
T_6.165;
    %assign/vec4 v0x5577d28bb710_0, 0;
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 24, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.170, 8;
    %load/vec4 v0x5577d28bab70_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_6.171, 8;
T_6.170 ; End of true expr.
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 26, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 27, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_6.172, 9;
    %load/vec4 v0x5577d28ba0f0_0;
    %jmp/1 T_6.173, 9;
T_6.172 ; End of true expr.
    %load/vec4 v0x5577d28ba670_0;
    %cmpi/e 19, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_6.174, 10;
    %load/vec4 v0x5577d28a9570_0;
    %jmp/1 T_6.175, 10;
T_6.174 ; End of true expr.
    %load/vec4 v0x5577d28bb7d0_0;
    %jmp/0 T_6.175, 10;
 ; End of false expr.
    %blend;
T_6.175;
    %jmp/0 T_6.173, 9;
 ; End of false expr.
    %blend;
T_6.173;
    %jmp/0 T_6.171, 8;
 ; End of false expr.
    %blend;
T_6.171;
    %assign/vec4 v0x5577d28bb7d0_0, 0;
T_6.162 ;
    %load/vec4 v0x5577d28b9980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.176, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5577d28b9980_0, 0;
    %load/vec4 v0x5577d28bada0_0;
    %assign/vec4 v0x5577d28bad00_0, 0;
    %jmp T_6.177;
T_6.176 ;
    %load/vec4 v0x5577d28b9980_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.178, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577d28b9980_0, 0;
    %load/vec4 v0x5577d28bae80_0;
    %assign/vec4 v0x5577d28bad00_0, 0;
    %jmp T_6.179;
T_6.178 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577d28b9980_0, 0;
    %load/vec4 v0x5577d28bada0_0;
    %assign/vec4 v0x5577d28bad00_0, 0;
T_6.179 ;
T_6.177 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5577d28bbe30_0, 0;
    %jmp T_6.103;
T_6.102 ;
    %load/vec4 v0x5577d28bbe30_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_6.180, 4;
T_6.180 ;
T_6.103 ;
T_6.95 ;
T_6.87 ;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5577d28bc390;
T_7 ;
    %fork t_1, S_0x5577d28bc780;
    %jmp t_0;
    .scope S_0x5577d28bc780;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577d28bc980_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5577d28bc980_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5577d28bc980_0;
    %store/vec4a v0x5577d28bcd70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577d28bc980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5577d28bc980_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call/w 10 26 "$readmemh", P_0x5577d28bc590, v0x5577d28bcd70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000011111111111 {0 0 0};
    %vpi_call/w 10 27 "$display", "Loading initial RAM contents" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577d28bccd0_0, 0, 1;
    %end;
    .scope S_0x5577d28bc390;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x5577d28bc390;
T_8 ;
    %wait E_0x5577d28bc690;
    %load/vec4 v0x5577d28bca80_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_8.0, 5;
    %load/vec4 v0x5577d28bca80_0;
    %pushi/vec4 1024, 0, 32;
    %mod;
    %pad/u 11;
    %store/vec4 v0x5577d28bcfd0_0, 0, 11;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5577d28bca80_0;
    %pushi/vec4 1024, 0, 32;
    %mod;
    %addi 1024, 0, 32;
    %pad/u 11;
    %assign/vec4 v0x5577d28bcfd0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5577d28bc390;
T_9 ;
    %wait E_0x5577d276c080;
    %vpi_call/w 10 43 "$display", "waitreq = %d", v0x5577d28bd090_0 {0 0 0};
    %load/vec4 v0x5577d28bce60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28bd090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5577d28bccd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5577d28bca80_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 10 49 "$fatal", 32'sb00000000000000000000000000000001, "Reading from misaligned address" {0 0 0};
T_9.2 ;
    %vpi_call/w 10 53 "$display", "addr is %d", v0x5577d28bca80_0 {0 0 0};
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %vpi_call/w 10 54 "$display", "temp addr is %d, %d, %d, %d", v0x5577d28bcfd0_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %vpi_call/w 10 55 "$display", "memory is %h, %h, %h, %h", S<3,vec4,u8>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577d28bcf00_0, 4, 5;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577d28bcf00_0, 4, 5;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577d28bcf00_0, 4, 5;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577d28bcf00_0, 4, 5;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5577d28bce60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28bd090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5577d28bccd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577d28bccd0_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5577d28bd160_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28bd090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x5577d28bca80_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.8, 4;
    %vpi_call/w 10 68 "$fatal", 32'sb00000000000000000000000000000001, "Writing to misaligned address" {0 0 0};
T_9.8 ;
    %vpi_call/w 10 71 "$display", "addr is %d", v0x5577d28bca80_0 {0 0 0};
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %vpi_call/w 10 72 "$display", "temp addr is %d, %d, %d, %d", v0x5577d28bcfd0_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %vpi_call/w 10 73 "$display", "memory is %h, %h, %h, %h", S<3,vec4,u8>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %vpi_call/w 10 75 "$display", "byteenable is %b", v0x5577d28bcb60_0 {0 0 0};
    %load/vec4 v0x5577d28bcb60_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x5577d28bd230_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577d28bcd70, 0, 4;
    %vpi_call/w 10 79 "$write", "%h", &PV<v0x5577d28bd230_0, 0, 8> {0 0 0};
T_9.10 ;
    %load/vec4 v0x5577d28bcb60_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x5577d28bd230_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577d28bcd70, 0, 4;
    %vpi_call/w 10 83 "$write", "%h", &PV<v0x5577d28bd230_0, 8, 8> {0 0 0};
T_9.12 ;
    %load/vec4 v0x5577d28bcb60_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x5577d28bd230_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577d28bcd70, 0, 4;
    %vpi_call/w 10 87 "$write", "%h", &PV<v0x5577d28bd230_0, 16, 8> {0 0 0};
T_9.14 ;
    %load/vec4 v0x5577d28bcb60_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x5577d28bd230_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577d28bcd70, 0, 4;
    %vpi_call/w 10 91 "$write", "%h", &PV<v0x5577d28bd230_0, 24, 8> {0 0 0};
T_9.16 ;
T_9.6 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5577d28bc390;
T_10 ;
    %wait E_0x5577d288f890;
    %load/vec4 v0x5577d28bce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call/w 10 100 "$display", "addr is %d", v0x5577d28bca80_0 {0 0 0};
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %vpi_call/w 10 101 "$display", "temp addr is %d, %d, %d, %d", v0x5577d28bcfd0_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %vpi_call/w 10 102 "$display", "memory is %h, %h, %h, %h", S<3,vec4,u8>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577d28bcf00_0, 4, 5;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577d28bcf00_0, 4, 5;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577d28bcf00_0, 4, 5;
    %load/vec4 v0x5577d28bcfd0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5577d28bcd70, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577d28bcf00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577d28bccd0_0, 0, 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5577d27fbc40;
T_11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5577d28bdc40_0, 0, 2;
    %end;
    .thread T_11, $init;
    .scope S_0x5577d27fbc40;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577d28bd640_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 10000, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x5577d28bd640_0;
    %nor/r;
    %store/vec4 v0x5577d28bd640_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 52 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within 10000 cycles." {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5577d27fbc40;
T_13 ;
    %wait E_0x5577d276c080;
    %delay 1, 0;
    %wait E_0x5577d276c080;
    %delay 1, 0;
    %wait E_0x5577d276c080;
    %delay 1, 0;
    %wait E_0x5577d276c080;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577d28bdb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577d28bdba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577d28bd6e0_0, 0, 1;
    %wait E_0x5577d276c080;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577d28bdb00_0, 0;
    %wait E_0x5577d276c080;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577d28bdb00_0, 0;
    %wait E_0x5577d276c080;
    %load/vec4 v0x5577d28bd3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 75 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_13.1 ;
T_13.2 ;
    %load/vec4 v0x5577d28bd3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_13.3, 4;
    %load/vec4 v0x5577d28bd7f0_0;
    %load/vec4 v0x5577d28bdd00_0;
    %and;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 81 "$display", "TB : CPU asserted read and write at the same time." {0 0 0};
T_13.5 ;
    %wait E_0x5577d276c080;
    %jmp T_13.2;
T_13.3 ;
    %vpi_call/w 3 87 "$display", "register_v0=%h", v0x5577d28bd9f0_0 {0 0 0};
    %vpi_call/w 3 88 "$display", "active=0" {0 0 0};
    %vpi_call/w 3 89 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5577d27fbc40;
T_14 ;
    %wait E_0x5577d276c3d0;
    %load/vec4 v0x5577d28bdd00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577d28bd6e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577d28bdba0_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577d28bdba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577d28bd6e0_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5577d27fbc40;
T_15 ;
    %wait E_0x5577d276b950;
    %load/vec4 v0x5577d28bd7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5577d28bdc40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577d28bdba0_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577d28bdba0_0, 0, 1;
T_15.2 ;
    %load/vec4 v0x5577d28bdc40_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5577d28bdc40_0, 0, 2;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_ALU.v";
    "rtl/mips_cpu_div.v";
    "rtl/mips_cpu_divu.v";
    "rtl/mips_cpu_mult.v";
    "rtl/mips_cpu_registers.v";
    "test/mips_cpu_bus_tb_mem.v";
