
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202407090834]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.43 (git sha1 ead4718e5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module Queue1_memory_request.
Found 0 SCCs in module PC_gen.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing PC_gen.$auto$verificsva.cc:1820:import$550 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$538, Q=$auto$verificsva.cc:1818:import$548
Replacing PC_gen.$auto$verificsva.cc:1820:import$511 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$499, Q=$auto$verificsva.cc:1818:import$509
Replacing PC_gen.$auto$verificsva.cc:1820:import$472 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$460, Q=$auto$verificsva.cc:1818:import$470
Replacing PC_gen.$auto$verificsva.cc:1820:import$433 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$421, Q=$auto$verificsva.cc:1818:import$431
Replacing PC_gen.$auto$verificsva.cc:1820:import$394 ($adff): ARST=\hasBeenReset, D=\io_PC_next_ready, Q=$auto$verificsva.cc:1818:import$392
Replacing PC_gen.$auto$verificsva.cc:1820:import$383 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$379, Q=$auto$verificsva.cc:1818:import$381
Replacing PC_gen.$auto$verificsva.cc:1820:import$354 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$350, Q=$auto$verificsva.cc:1818:import$352
Replacing PC_gen.$auto$verificsva.cc:1820:import$325 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$321, Q=$auto$verificsva.cc:1818:import$323
Replacing PC_gen.$auto$verificsva.cc:1820:import$296 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$292, Q=$auto$verificsva.cc:1818:import$294
Replacing PC_gen.$auto$verificsva.cc:1819:import$432 ($adff): ARST=\hasBeenReset, D=1'1, Q=$auto$verificsva.cc:1817:import$430
Replacing PC_gen.$auto$verificsva.cc:1819:import$393 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$388, Q=$auto$verificsva.cc:1817:import$391
Replacing PC_gen.$auto$verificsva.cc:1819:import$382 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$377, Q=$auto$verificsva.cc:1817:import$380
Replacing PC_gen.$auto$verificsva.cc:1819:import$353 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$348, Q=$auto$verificsva.cc:1817:import$351
Replacing PC_gen.$auto$verificsva.cc:1819:import$324 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$319, Q=$auto$verificsva.cc:1817:import$322
Replacing PC_gen.$auto$verificsva.cc:1819:import$295 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$290, Q=$auto$verificsva.cc:1817:import$293

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Queue1_memory_request..
Finding unused cells or wires in module \PC_gen..

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PC_gen..
Finding unused cells or wires in module \Queue1_memory_request..
Removed 21 unused cells and 21 unused wires.
<suppressed ~23 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module PC_gen...
Checking module Queue1_memory_request...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PC_gen.
Optimizing module Queue1_memory_request.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PC_gen'.
Finding identical cells in module `\Queue1_memory_request'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PC_gen..
Finding unused cells or wires in module \Queue1_memory_request..

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PC_gen..
Finding unused cells or wires in module \Queue1_memory_request..

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: fa1f484de1, CPU: user 0.02s system 0.01s, MEM: 26.38 MB peak
Yosys 0.43 (git sha1 ead4718e5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 40% 4x opt_clean (0 sec), 10% 1x opt_expr (0 sec), ...
