{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615938372876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615938372877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 16 18:46:12 2021 " "Processing started: Tue Mar 16 18:46:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615938372877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938372877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938372877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615938373501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615938373501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodmux.v 1 1 " "Found 1 design units, including 1 entities, in source file modulodmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloDMux " "Found entity 1: ModuloDMux" {  } { { "ModuloDMux.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/ModuloDMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615938388139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938388139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulomux.v 1 1 " "Found 1 design units, including 1 entities, in source file modulomux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloMux " "Found entity 1: ModuloMux" {  } { { "ModuloMux.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/ModuloMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615938388149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938388149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloand.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloand.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloAnd " "Found entity 1: ModuloAnd" {  } { { "ModuloAnd.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/ModuloAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615938388159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938388159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_sr.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_sr.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_SR " "Found entity 1: FF_SR" {  } { { "FF_SR.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/FF_SR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615938388167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938388167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "FF_D.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/FF_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615938388176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938388176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slot.v 1 1 " "Found 1 design units, including 1 entities, in source file slot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slot " "Found entity 1: Slot" {  } { { "Slot.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Slot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615938388186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938388186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_s1_s2_s3_s4.v 1 1 " "Found 1 design units, including 1 entities, in source file enable_s1_s2_s3_s4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Enable_S1_S2_S3_S4 " "Found entity 1: Enable_S1_S2_S3_S4" {  } { { "Enable_S1_S2_S3_S4.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Enable_S1_S2_S3_S4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615938388195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938388195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 Proyecto.v(36) " "Verilog HDL Declaration information at Proyecto.v(36): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615938388205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b1 B1 Proyecto.v(38) " "Verilog HDL Declaration information at Proyecto.v(38): object \"b1\" differs only in case from object \"B1\" in the same scope" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615938388206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto.v 1 1 " "Found 1 design units, including 1 entities, in source file proyecto.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto " "Found entity 1: Proyecto" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615938388207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938388207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto " "Elaborating entity \"Proyecto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615938388405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Slot Slot:U1 " "Elaborating entity \"Slot\" for hierarchy \"Slot:U1\"" {  } { { "Proyecto.v" "U1" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615938388415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enable_S1_S2_S3_S4 Slot:U1\|Enable_S1_S2_S3_S4:u1 " "Elaborating entity \"Enable_S1_S2_S3_S4\" for hierarchy \"Slot:U1\|Enable_S1_S2_S3_S4:u1\"" {  } { { "Slot.v" "u1" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Slot.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615938388422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModuloDMux Slot:U1\|ModuloDMux:DM1 " "Elaborating entity \"ModuloDMux\" for hierarchy \"Slot:U1\|ModuloDMux:DM1\"" {  } { { "Slot.v" "DM1" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Slot.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615938388428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModuloMux Slot:U1\|ModuloMux:MUX6 " "Elaborating entity \"ModuloMux\" for hierarchy \"Slot:U1\|ModuloMux:MUX6\"" {  } { { "Slot.v" "MUX6" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Slot.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615938388434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModuloAnd Slot:U1\|ModuloAnd:And_inputs " "Elaborating entity \"ModuloAnd\" for hierarchy \"Slot:U1\|ModuloAnd:And_inputs\"" {  } { { "Slot.v" "And_inputs" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Slot.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615938388440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_SR Slot:U1\|FF_SR:SR1 " "Elaborating entity \"FF_SR\" for hierarchy \"Slot:U1\|FF_SR:SR1\"" {  } { { "Slot.v" "SR1" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Slot.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615938388446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D Slot:U1\|FF_D:D1 " "Elaborating entity \"FF_D\" for hierarchy \"Slot:U1\|FF_D:D1\"" {  } { { "Slot.v" "D1" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Slot.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615938388453 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT0_DMUX1_SLOT1 GND " "Pin \"OUT0_DMUX1_SLOT1\" is stuck at GND" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615938389131 "|Proyecto|OUT0_DMUX1_SLOT1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_MUX4_SLOT2 VCC " "Pin \"Q_MUX4_SLOT2\" is stuck at VCC" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615938389131 "|Proyecto|Q_MUX4_SLOT2"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1_DMUX2_SLOT2 GND " "Pin \"OUT1_DMUX2_SLOT2\" is stuck at GND" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615938389131 "|Proyecto|OUT1_DMUX2_SLOT2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615938389131 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STOP_REANUDAR_BUTTON " "No output dependent on input pin \"STOP_REANUDAR_BUTTON\"" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615938389291 "|Proyecto|STOP_REANUDAR_BUTTON"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT1_MUX1_SLOT1 " "No output dependent on input pin \"INPUT1_MUX1_SLOT1\"" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615938389291 "|Proyecto|INPUT1_MUX1_SLOT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT0_MUX6_SLOT1 " "No output dependent on input pin \"INPUT0_MUX6_SLOT1\"" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615938389291 "|Proyecto|INPUT0_MUX6_SLOT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT0_MUX3_SLOT2 " "No output dependent on input pin \"INPUT0_MUX3_SLOT2\"" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 67 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615938389291 "|Proyecto|INPUT0_MUX3_SLOT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT1_MUX5_SLOT2 " "No output dependent on input pin \"INPUT1_MUX5_SLOT2\"" {  } { { "Proyecto.v" "" { Text "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/Proyecto.v" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615938389291 "|Proyecto|INPUT1_MUX5_SLOT2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615938389291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615938389293 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615938389293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615938389293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615938389293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/output_files/proyecto.map.smsg " "Generated suppressed messages file C:/Users/Sergio/Documents/ALTERA Proyectos/Ejemplo1/output_files/proyecto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938389678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615938389722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 16 18:46:29 2021 " "Processing ended: Tue Mar 16 18:46:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615938389722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615938389722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615938389722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615938389722 ""}
