#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jun 26 20:41:37 2020
# Process ID: 8848
# Current directory: C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.runs/synth_1
# Command line: vivado.exe -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.runs/synth_1/top.vds
# Journal file: C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15424 
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:193]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:194]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:229]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:231]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:232]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:233]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:235]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:236]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:237]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:238]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:239]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:240]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:241]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:242]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:243]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:244]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:245]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 284.594 ; gain = 77.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/clock_generator.v:3]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (1#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/clock_generator.v:3]
INFO: [Synth 8-638] synthesizing module 'Motor' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Motor.v:3]
INFO: [Synth 8-638] synthesizing module 'KeyboardDecoder' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-638] synthesizing module 'KeyboardCtrl' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:1]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter RESET bound to: 3'b000 
	Parameter SEND_CMD bound to: 3'b001 
	Parameter WAIT_ACK bound to: 3'b010 
	Parameter WAIT_KEYIN bound to: 3'b011 
	Parameter GET_BREAK bound to: 3'b100 
	Parameter GET_EXTEND bound to: 3'b101 
	Parameter RESET_WAIT_BAT bound to: 3'b110 
	Parameter CMD_RESET bound to: 8'b11111111 
	Parameter CMD_SET_STATUS_LEDS bound to: 8'b11101101 
	Parameter RSP_ACK bound to: 8'b11111010 
	Parameter RSP_BAT_PASS bound to: 8'b10101010 
	Parameter BREAK_CODE bound to: 8'b11110000 
	Parameter EXTEND_CODE bound to: 8'b11100000 
	Parameter CAPS_LOCK bound to: 8'b01011000 
	Parameter NUM_LOCK bound to: 8'b01110111 
	Parameter SCR_LOCK bound to: 8'b01111110 
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:164]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CLOCK_CNT_100US bound to: 10000 - type: integer 
	Parameter CLOCK_CNT_20US bound to: 2000 - type: integer 
	Parameter DEBOUNCE_DELAY bound to: 15 - type: integer 
	Parameter BITS_NUM bound to: 11 - type: integer 
	Parameter parity_table bound to: 1'b1 
	Parameter IDLE bound to: 4'b0000 
	Parameter RX_NEG_EDGE bound to: 4'b0001 
	Parameter RX_CLK_LOW bound to: 4'b0010 
	Parameter RX_CLK_HIGH bound to: 4'b0011 
	Parameter TX_FORCE_CLK_LOW bound to: 4'b0100 
	Parameter TX_BRING_DATA_LOW bound to: 4'b0101 
	Parameter TX_RELEASE_CLK bound to: 4'b0110 
	Parameter TX_WAIT_FIRTS_NEG_EDGE bound to: 4'b0111 
	Parameter TX_CLK_LOW bound to: 4'b1000 
	Parameter TX_WAIT_POS_EDGE bound to: 4'b1001 
	Parameter TX_CLK_HIGH bound to: 4'b1010 
	Parameter TX_WAIT_POS_EDGE_BEFORE_ACK bound to: 4'b1011 
	Parameter TX_WAIT_ACK bound to: 4'b1100 
	Parameter TX_RECEIVED_ACK bound to: 4'b1101 
	Parameter TX_ERROR_NO_ACK bound to: 4'b1110 
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (3#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Ps2Interface.v:164]
INFO: [Synth 8-256] done synthesizing module 'KeyboardCtrl' (4#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardCtrl.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardDecoder.v:71]
INFO: [Synth 8-256] done synthesizing module 'KeyboardDecoder' (5#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/KeyboardDecoder.v:1]
INFO: [Synth 8-638] synthesizing module 'direction_ctl' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/direction_ctl.v:3]
INFO: [Synth 8-256] done synthesizing module 'direction_ctl' (6#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/direction_ctl.v:3]
INFO: [Synth 8-638] synthesizing module 'motor_drive' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/motor_drive.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/motor_drive.v:15]
INFO: [Synth 8-256] done synthesizing module 'motor_drive' (7#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/motor_drive.v:3]
INFO: [Synth 8-256] done synthesizing module 'Motor' (8#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Motor.v:3]
INFO: [Synth 8-638] synthesizing module 'Alarm' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Alarm.v:4]
INFO: [Synth 8-638] synthesizing module 'debounce_circuit' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/debounce_circuit.v:3]
INFO: [Synth 8-256] done synthesizing module 'debounce_circuit' (9#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/debounce_circuit.v:3]
INFO: [Synth 8-638] synthesizing module 'one_pulse' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/one_pulse.v:3]
INFO: [Synth 8-256] done synthesizing module 'one_pulse' (10#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/one_pulse.v:3]
INFO: [Synth 8-638] synthesizing module 'volumn_control' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/volumn_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'volumn_control' (11#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/volumn_control.v:3]
INFO: [Synth 8-638] synthesizing module 'alarm_ctl' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/alarm_ctl.v:4]
INFO: [Synth 8-256] done synthesizing module 'alarm_ctl' (12#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/alarm_ctl.v:4]
INFO: [Synth 8-638] synthesizing module 'buzzer_control' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/buzzer_control.v:2]
INFO: [Synth 8-256] done synthesizing module 'buzzer_control' (13#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/buzzer_control.v:2]
INFO: [Synth 8-638] synthesizing module 'speaker_control' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/speaker_control.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/speaker_control.v:60]
INFO: [Synth 8-256] done synthesizing module 'speaker_control' (14#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/speaker_control.v:2]
INFO: [Synth 8-256] done synthesizing module 'Alarm' (15#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Alarm.v:4]
INFO: [Synth 8-638] synthesizing module 'Light' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Light.v:3]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/FSM.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/FSM.v:34]
INFO: [Synth 8-256] done synthesizing module 'FSM' (16#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/FSM.v:4]
INFO: [Synth 8-638] synthesizing module 'light_drive' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/light_drive.v:3]
INFO: [Synth 8-256] done synthesizing module 'light_drive' (17#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/light_drive.v:3]
INFO: [Synth 8-256] done synthesizing module 'Light' (18#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/Light.v:3]
INFO: [Synth 8-638] synthesizing module 'scan_ctl' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/scan_ctl.v:27]
INFO: [Synth 8-256] done synthesizing module 'scan_ctl' (19#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/display.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/display.v:13]
INFO: [Synth 8-256] done synthesizing module 'display' (20#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/display.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (21#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design Light has unconnected port clk
WARNING: [Synth 8-3331] design Alarm has unconnected port clk_1
WARNING: [Synth 8-3331] design Alarm has unconnected port clk_2k
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[511]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[510]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[509]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[508]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[507]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[506]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[505]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[504]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[503]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[502]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[501]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[500]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[499]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[498]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[497]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[496]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[495]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[494]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[493]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[492]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[491]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[490]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[489]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[488]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[487]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[486]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[485]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[484]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[483]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[482]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[481]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[480]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[479]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[478]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[477]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[476]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[475]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[474]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[473]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[472]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[471]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[470]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[469]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[468]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[467]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[466]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[465]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[464]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[463]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[462]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[461]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[460]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[459]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[458]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[457]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[456]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[455]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[454]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[453]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[452]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[451]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[450]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[449]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[448]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[447]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[446]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[445]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[444]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[443]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[442]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[441]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[440]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[439]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[438]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[437]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[436]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[435]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[434]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[433]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[432]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[431]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[430]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[429]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[428]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[427]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[426]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[425]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[424]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[423]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[422]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[421]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[420]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[419]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[418]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[417]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[416]
WARNING: [Synth 8-3331] design direction_ctl has unconnected port key_down[415]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 309.426 ; gain = 102.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 309.426 ; gain = 102.109
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 602.391 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_2_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_100_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_2k_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5544] ROM "ps2_clk_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_data_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_data_en_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_clk_out_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_clk_en_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardCtrl'
INFO: [Synth 8-5544] ROM "lock_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pb_debounced_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/volumn_control.v:49]
INFO: [Synth 8-5546] ROM "volumn" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                  000000000000001 |                             0000
        TX_FORCE_CLK_LOW |                  000000000000010 |                             0100
       TX_BRING_DATA_LOW |                  000000000100000 |                             0101
          TX_RELEASE_CLK |                  000000001000000 |                             0110
  TX_WAIT_FIRTS_NEG_EDGE |                  000000010000000 |                             0111
              TX_CLK_LOW |                  000000100000000 |                             1000
        TX_WAIT_POS_EDGE |                  000001000000000 |                             1001
TX_WAIT_POS_EDGE_BEFORE_ACK |                  000010000000000 |                             1011
             TX_WAIT_ACK |                  001000000000000 |                             1100
         TX_RECEIVED_ACK |                  010000000000000 |                             1101
         TX_ERROR_NO_ACK |                  100000000000000 |                             1110
             TX_CLK_HIGH |                  000100000000000 |                             1010
             RX_NEG_EDGE |                  000000000000100 |                             0001
              RX_CLK_LOW |                  000000000001000 |                             0010
             RX_CLK_HIGH |                  000000000010000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                SEND_CMD |                              001 |                              001
                WAIT_ACK |                              010 |                              010
          RESET_WAIT_BAT |                              011 |                              110
              WAIT_KEYIN |                              100 |                              011
              GET_EXTEND |                              101 |                              101
               GET_BREAK |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardCtrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 2     
	  33 Input     15 Bit        Muxes := 1     
	  18 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 3     
	  25 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	  15 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  33 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 6     
Module KeyboardCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module direction_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module motor_drive 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
Module debounce_circuit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module volumn_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  18 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module alarm_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module buzzer_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 2     
Module light_drive 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module scan_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_2_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_100_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_2k_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_KD/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Usc/audio_right_reg[15:0]' into 'Usc/audio_left_reg[15:0]' [C:/Users/Alvin/Documents/LogicDesignLabMonday/FinalProject_105033110_ver1/FinalProject_105033110_ver1.srcs/sources_1/new/speaker_control.v:51]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 602.391 ; gain = 395.074

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------------------------------+---------------+----------------+
|Module Name  | RTL Object                            | Depth x Width | Implemented As | 
+-------------+---------------------------------------+---------------+----------------+
|Ps2Interface | parity_table                          | 256x1         | LUT            | 
|Ps2Interface | parity_table                          | 256x1         | LUT            | 
|Motor        | U_KD/inst/Ps2Interface_i/parity_table | 256x1         | LUT            | 
|Motor        | U_KD/inst/Ps2Interface_i/parity_table | 256x1         | LUT            | 
+-------------+---------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U_M/U_KD/inst/lock_status_reg[2]' (FDCE) to 'U_M/U_KD/inst/lock_status_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_M/U_KD/inst/lock_status_reg[1]' (FDCE) to 'U_M/U_KD/inst/lock_status_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_M/U_KD/inst/lock_status_reg[0] )
INFO: [Synth 8-3886] merging instance 'U_M/U_KD/inst/tx_data_reg[4]' (FDCE) to 'U_M/U_KD/inst/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_M/U_KD/inst/tx_data_reg[7]' (FDCE) to 'U_M/U_KD/inst/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_M/U_KD/inst/tx_data_reg[5]' (FDCE) to 'U_M/U_KD/inst/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_M/U_KD/inst/tx_data_reg[6]' (FDCE) to 'U_M/U_KD/inst/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[14]' (FDP) to 'U_A/U_AC/note_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[2]' (FDC) to 'U_A/U_AC/note_div_reg[13]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[5]' (FDC) to 'U_A/U_AC/note_div_reg[13]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[10]' (FDC) to 'U_A/U_AC/note_div_reg[13]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[12]' (FDC) to 'U_A/U_AC/note_div_reg[13]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_A/U_AC/note_div_reg[15] )
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[21]' (FDC) to 'U_A/U_AC/note_div_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[16]' (FDC) to 'U_A/U_AC/note_div_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[17]' (FDC) to 'U_A/U_AC/note_div_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[11]' (FDC) to 'U_A/U_AC/note_div_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[18]' (FDC) to 'U_A/U_AC/note_div_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[9]' (FDP) to 'U_A/U_AC/note_div_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[8]' (FDP) to 'U_A/U_AC/note_div_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[7]' (FDC) to 'U_A/U_AC/note_div_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[6]' (FDP) to 'U_A/U_AC/note_div_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[19]' (FDC) to 'U_A/U_AC/note_div_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[3]' (FDC) to 'U_A/U_AC/note_div_reg[20]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[20]' (FDC) to 'U_A/U_AC/note_div_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_A/U_AC/note_div_reg[1]' (FDC) to 'U_A/U_AC/note_div_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_A/U_AC/note_div_reg[0] )
INFO: [Synth 8-3886] merging instance 'U_L/U_LD/mode_num_reg[3]' (FDP) to 'U_L/U_LD/mode_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_A/Usc/audio_left_reg[1]' (FDC) to 'U_A/Usc/audio_left_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_A/Usc/audio_left_reg[9]' (FDC) to 'U_A/Usc/audio_left_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_A/Usc/audio_left_reg[5]' (FDC) to 'U_A/Usc/audio_left_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_A/Usc/audio_left_reg[3]' (FDC) to 'U_A/Usc/audio_left_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_A/Usc/audio_left_reg[7]' (FDC) to 'U_A/Usc/audio_left_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_A/Usc/audio_left_reg[2]' (FDC) to 'U_A/Usc/audio_left_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_A/Usc/audio_left_reg[10]' (FDC) to 'U_A/Usc/audio_left_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_A/Usc/audio_left_reg[6]' (FDC) to 'U_A/Usc/audio_left_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_A/Usc/audio_left_reg[4]' (FDC) to 'U_A/Usc/audio_left_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_M/U_KD/inst/tx_data_reg[2]' (FDCE) to 'U_M/U_KD/inst/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_M/U_KD/inst/tx_data_reg[1]' (FDCE) to 'U_M/U_KD/inst/tx_data_reg[0]'
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/inst/tx_data_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/inst/tx_data_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/inst/tx_data_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/inst/tx_data_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/inst/tx_data_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/inst/tx_data_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/inst/lock_status_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/inst/lock_status_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/inst/lock_status_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[511]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[510]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[509]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[508]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[507]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[506]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[505]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[504]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[503]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[502]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[501]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[500]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[499]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[498]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[497]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[496]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[495]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[494]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[493]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[492]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[491]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[490]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[489]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[488]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[487]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[486]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[485]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[484]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[483]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[482]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[481]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[480]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[479]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[478]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[477]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[476]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[475]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[474]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[473]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[472]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[471]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[470]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[469]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[468]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[467]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[466]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[465]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[464]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[463]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[462]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[461]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[460]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[459]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[458]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[457]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[456]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[455]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[454]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[453]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[452]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[451]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[450]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[449]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[448]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[447]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[446]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[445]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[444]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[443]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[442]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[441]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[440]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[439]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[438]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[437]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[436]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[435]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[434]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[433]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[432]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[431]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[430]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[429]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[428]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[427]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[426]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[425]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[424]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[423]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[422]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_M/U_KD/key_down_reg[421]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 602.391 ; gain = 395.074

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 602.391 ; gain = 395.074

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U_M/U_KD/inst/Ps2Interface_i/ps2_clk_en_reg is being inverted and renamed to U_M/U_KD/inst/Ps2Interface_i/ps2_clk_en_reg_inv.
INFO: [Synth 8-5365] Flop U_M/U_KD/inst/Ps2Interface_i/ps2_data_en_reg is being inverted and renamed to U_M/U_KD/inst/Ps2Interface_i/ps2_data_en_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |   111|
|4     |LUT2   |    95|
|5     |LUT3   |    28|
|6     |LUT4   |   128|
|7     |LUT5   |    58|
|8     |LUT6   |    80|
|9     |MUXF7  |     1|
|10    |FDCE   |   265|
|11    |FDPE   |    12|
|12    |FDRE   |     7|
|13    |IBUF   |     6|
|14    |IOBUF  |     2|
|15    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |   856|
|2     |  U_A                  |Alarm              |   169|
|3     |    U_AC               |alarm_ctl          |     6|
|4     |    U_db_down          |debounce_circuit   |     7|
|5     |    U_db_up            |debounce_circuit_0 |     7|
|6     |    U_op_down          |one_pulse          |     2|
|7     |    U_op_up            |one_pulse_1        |     2|
|8     |    U_vc               |volumn_control     |    48|
|9     |    Ubc                |buzzer_control     |    68|
|10    |    Usc                |speaker_control    |    29|
|11    |  U_CG                 |clock_generator    |   318|
|12    |  U_L                  |Light              |    23|
|13    |    U_FSM              |FSM                |    16|
|14    |    U_LD               |light_drive        |     7|
|15    |  U_M                  |Motor              |   306|
|16    |    U_DC               |direction_ctl      |     3|
|17    |    U_KD               |KeyboardDecoder    |   297|
|18    |      inst             |KeyboardCtrl       |   264|
|19    |        Ps2Interface_i |Ps2Interface       |   229|
|20    |    U_MD               |motor_drive        |     6|
|21    |  U_SC                 |scan_ctl           |     8|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 602.391 ; gain = 395.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 551 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 602.391 ; gain = 102.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 602.391 ; gain = 395.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 236 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 602.391 ; gain = 395.074
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 602.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 20:42:13 2020...
