Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Dec 21 16:30:38 2021
| Host         : hpcasa running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file sistema_complessivo_control_sets_placed.rpt
| Design       : sistema_complessivo
| Device       : xc7a50ti
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|   Clock Signal   |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | sis_contatori/cont_minuti/E[0]   | deb_reset/reset_button           |                2 |              5 |         2.50 |
|  clock_IBUF_BUFG | g_set/p_1_in[4]                  | g_set/output[13]_i_1_n_0         |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG | g_set/E[0]                       | deb_reset/reset_button           |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG | g_set/p_1_in[10]                 | g_set/output[7]_i_1_n_0          |                1 |              6 |         6.00 |
|  clock_IBUF_BUFG | g_set/p_1_in[16]                 | reset_IBUF                       |                4 |              6 |         1.50 |
|  clock_IBUF_BUFG | g_set/set_reg_0[0]               | deb_reset/reset_button           |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG |                                  |                                  |                5 |             10 |         2.00 |
|  clock_IBUF_BUFG |                                  | reset_IBUF                       |                7 |             24 |         3.43 |
|  clock_IBUF_BUFG |                                  | deb_reset/reset_button           |                8 |             28 |         3.50 |
|  clock_IBUF_BUFG | deb_set/deb.count[31]_i_2__0_n_0 | deb_set/deb.count[31]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  clock_IBUF_BUFG | deb_reset/deb.count[31]_i_2_n_0  | deb_reset/deb.count[31]_i_1_n_0  |                8 |             31 |         3.88 |
+------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+


