<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_mem_shared_access_seq.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Shared_Register_and_Memory_Access_Test_Sequences"></a><a name="Topic159"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">Shared Register and Memory Access Test Sequences</div>
 <div class="CBody"><p>This section defines sequences for testing registers and memories that are shared between two or more physical interfaces, i.e. are associated with more than one <a href="../index.html#File18:uvm_reg_map.svh:uvm_reg_map" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,514);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_map</a> instance.</p></div>
</div>

<a name="uvm_reg_shared_access_seq"></a><a name="Topic160"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_reg_shared_access_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype160"><a class="CPEntry Parent TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_shared_access_seq</div></div></div>
 <div class="CBody"><p>Verify the accessibility of a shared register by writing through each address map then reading it via every other address maps in which the register is readable and the backdoor, making sure that the resulting value matches the mirrored value.</p><p>If bit-type resource named &quot;NO_REG_TESTS&quot; or &quot;NO_REG_SHARED_ACCESS_TEST&quot; in the &quot;REG::&quot; namespace matches the full name of the register, the register is not tested.</p><pre class="CText">uvm_resource_db#(bit)::set({&quot;REG::&quot;,regmodel.blk.r0.get_full_name()},<br />                           &quot;NO_REG_TESTS&quot;, 1, this);</pre><p>Registers that contain fields with unknown access policies cannot be tested.</p><p>The DUT should be idle and not modify any register during this test.</p></div>
</div>

<a name="uvm_reg_shared_access_seq.Variables"></a><a name="Topic161"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_reg_shared_access_seq.rg"></a><a name="Topic162"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">rg</div>
 <div id="NDPrototype162" class="NDPrototype"><div class="PSection PPlainSection"><a href="../index.html#File18:uvm_reg.svh:uvm_reg" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,664);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg</a> rg</div></div>
 <div class="CBody"><p>The register to be tested</p></div>
</div>

<a name="uvm_mem_shared_access_seq"></a><a name="Topic163"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_mem_shared_access_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype163"><a class="CPEntry Parent TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_mem_shared_access_seq</div></div></div>
 <div class="CBody"><p>Verify the accessibility of a shared memory by writing through each address map then reading it via every other address maps in which the memory is readable and the backdoor, making sure that the resulting value matches the written value.</p><p>If bit-type resource named &quot;NO_REG_TESTS&quot;, &quot;NO_MEM_TESTS&quot;, &quot;NO_REG_SHARED_ACCESS_TEST&quot; or &quot;NO_MEM_SHARED_ACCESS_TEST&quot; in the &quot;REG::&quot; namespace matches the full name of the memory, the memory is not tested.</p><pre class="CText">uvm_resource_db#(bit)::set({&quot;REG::&quot;,regmodel.blk.mem0.get_full_name()},<br />                           &quot;NO_MEM_TESTS&quot;, 1, this);</pre><p>The DUT should be idle and not modify the memory during this test.</p></div>
</div>

<a name="uvm_mem_shared_access_seq.Variables"></a><a name="Topic164"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_mem_shared_access_seq.mem"></a><a name="Topic165"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">mem</div>
 <div id="NDPrototype165" class="NDPrototype"><div class="PSection PPlainSection"><a href="../index.html#File18:uvm_mem.svh:uvm_mem" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,851);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem</a> mem</div></div>
 <div class="CBody"><p>The memory to be tested</p></div>
</div>

<a name="uvm_reg_mem_shared_access_seq"></a><a name="Topic166"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_reg_mem_shared_access_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype166"><a class="CPEntry Parent TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_mem_shared_access_seq</div></div></div>
 <div class="CBody"><p>Verify the accessibility of all shared registers and memories in a block by executing the <a href="../index.html#File18:uvm_reg_mem_shared_access_seq.svh:uvm_reg_shared_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,160);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_shared_access_seq</a> and <a href="../index.html#File18:uvm_reg_mem_shared_access_seq.svh:uvm_mem_shared_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,163);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem_shared_access_seq</a> sequence respectively on every register and memory within it.</p><p>If bit-type resource named &quot;NO_REG_TESTS&quot;, &quot;NO_MEM_TESTS&quot;, &quot;NO_REG_SHARED_ACCESS_TEST&quot; or &quot;NO_MEM_SHARED_ACCESS_TEST&quot; in the &quot;REG::&quot; namespace matches the full name of the block, the block is not tested.</p><pre class="CText">uvm_resource_db#(bit)::set({&quot;REG::&quot;,regmodel.blk.get_full_name(),&quot;.*&quot;},<br />                           &quot;NO_REG_TESTS&quot;, 1, this);</pre></div>
</div>

<a name="uvm_reg_mem_shared_access_seq.Variables"></a><a name="Topic167"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_reg_mem_shared_access_seq.model"></a><a name="Topic168"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">model</div>
 <div class="CBody"><p>The block to be tested</p><pre class="CText">uvm_reg_block model;</pre></div>
</div>

<a name="uvm_reg_mem_shared_access_seq.reg_seq"></a><a name="Topic169"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">reg_seq</div>
 <div id="NDPrototype169" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">protected</span> <a href="../index.html#File18:uvm_reg_mem_shared_access_seq.svh:uvm_reg_shared_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,160);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_shared_access_seq</a> reg_seq</div></div>
 <div class="CBody"><p>The sequence used to test one register</p></div>
</div>

<a name="uvm_reg_mem_shared_access_seq.mem_seq"></a><a name="Topic170"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">mem_seq</div>
 <div id="NDPrototype170" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">protected</span> <a href="../index.html#File18:uvm_reg_mem_shared_access_seq.svh:uvm_mem_shared_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,163);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem_shared_access_seq</a> mem_seq</div></div>
 <div class="CBody"><p>The sequence used to test one memory</p></div>
</div>

</body></html>