// Generated by CIRCT firtool-1.128.0
// VCS coverage exclude_file
module ram_2x97(	// src/main/scala/chisel3/util/Queue.scala:73:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [96:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [96:0] W0_data
);

  reg [96:0] Memory[0:1];	// src/main/scala/chisel3/util/Queue.scala:73:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Queue.scala:73:91
    if (W0_en)	// src/main/scala/chisel3/util/Queue.scala:73:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Queue.scala:73:91
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 97'bx;	// src/main/scala/chisel3/util/Queue.scala:73:91
endmodule

