# CPU_Design
 DesignDoc & Project for 16-bit CPU Verilog Project (Course Project of *Computer Organization and Architecture II* in Southeast University). 
 
 **Doc Usage**: It is using *ElegantPaper* Template. Compilation using xelatex and biber.
 
 **Project Usage**: It is developed and tested under NEXYS 4 DDR board and Xilinx Vivado 2024.2 on Linux platform.
 
 *Overleaf Copy at* [*here*](https://cn.overleaf.com/read/vtdntwddfzyg#8a0ab6)(out of date)
 
 This project is currently under active development.
