"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/lmb_bram_if_cntlr_v4_0_15
"C:\Program Files\ModelSim\win64/vmap" lmb_bram_if_cntlr_v4_0_15 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/lmb_bram_if_cntlr_v4_0_15
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work lmb_bram_if_cntlr_v4_0_15 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/lmb_bram_if_cntlr_v4_0_15/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr_v4_0_15.nt64.cmf
