module mux_tb;
reg sel,i0,i1;
wire y;
mux dut (.sel(sel),.i0(i0),.i1(i1),.y(y));
initial begin
$dumpfile("mux.vcd");
$dumpvars();
$display("time\tsel\ti0\ti1\ty\t");
$monitor("%0t\t%b\t%b\t%b\t%b\t",$time,sel,i0,i1,y);
end
initial begin
sel=0;i0=1;i1=0;
#10 i0=0;i1=1;
#10 sel=1;i0=0;i1=1;
#10 i0=1;i1=0;
$finish();
end 
endmodule
module mux(input sel,i0,i1,output y);
assign y = sel? i1 : i0;
endmodule
