<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
    <meta http-equiv="Content-Style-Type" content="text/css" />
    <!-- MOTW-DISABLED saved from url=(0014)about:internet -->
    <title>Point-to-point Ethernet Co-Simulation</title>
    <link rel="StyleSheet" href="css/Xilinx_Blockset.css" type="text/css" media="all" />
    <link rel="StyleSheet" href="css/webworks.css" type="text/css" media="all" />
    <script type="text/javascript" language="JavaScript1.2" src="wwhdata/common/context.js"></script>
    <script type="text/javascript" language="JavaScript1.2" src="wwhdata/common/towwhdir.js"></script>
    <script type="text/javascript" language="JavaScript1.2" src="wwhdata/common/wwhpagef.js"></script>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        var  WebWorksRootPath = "";
      // -->
    </script>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        // Set reference to top level help frame
        //
        var  WWHFrame = WWHGetWWHFrame("", true);
      // -->
    </script>
    <script type="text/javascript" language="JavaScript1.2" src="scripts/expand.js"></script>
  </head>
  <body class="" style="" onload="WWHUpdate();" onunload="WWHUnload();" onkeydown="WWHHandleKeyDown((document.all||document.getElementById||document.layers)?event:null);" onkeypress="WWHHandleKeyPress((document.all||document.getElementById||document.layers)?event:null);" onkeyup="WWHHandleKeyUp((document.all||document.getElementById||document.layers)?event:null);">
    <table align="left" summary="">
      <tr>
        <td class="WebWorks_Company_Logo_Top">
          <img src="logo.gif" alt="" />
        </td>
      </tr>
    </table>
    <br clear="all" />
    <br />
    <div class="WebWorks_Breadcrumbs" style="text-align: left;">
      <a class="WebWorks_Breadcrumb_Link" href="Xilinx_Blockset.11.1.html#2081397">Xilinx Blockset</a> : Point-to-point Ethernet Co-Simulation</div>
    <hr align="left" />
    <blockquote>
      <div class="Heading1"><a name="2081397">Point-to-point Ethernet Co-Simulation</a></div>
      <div class="OneLiner"><a name="414306"><img class="Default" src="images/Xilinx_Blockset.11.70.1.jpg" width="79" height="78" style="display: block; float: none; left: 0.0; top: 0.0;" alt="" />The Xilinx Point-to-point Ethernet Co-Simulation block provides an </a>interface to perform hardware co-simulation through a raw Ethernet connection. </div>
      <div class="Body"><a name="1104581">Refer to the topic </a><span class="XBlueLink"><a href="javascript:WWHClickedPopup('sysgen', 'HW_CoSim.8.7.html#270896', '');" title="Ethernet Hardware Co-Simulation">Ethernet Hardware Co-Simulation</a></span> for further details about the interface, its prerequisites and setup procedures. </div>
      <div class="Body"><a name="581199">A new Point-to-point Ethernet co-simulation block is created by selecting "Point-to-point </a>Ethernet Cosim" as the compilation target in a System Generator block. The resulting block with have ports corresponding to the original gateways (or subsystem ports). The generated block can then be used just like any other Sysgen block. The co-simulation block interacts with the FPGA hardware platform during a Simulink simulation. Simulation data written to the input ports of the block passes to the hardware via the block. Conversely, when data is read from the co-simulation block's output ports, the block reads the appropriate values from the hardware and drives them on the output ports so they can be interpreted in Simulink. In addition, the block automatically opens, configures, steps, and closes the platform.</div>
      <div class="Heading2"><a name="581209">Block Parameters</a></div>
      <div class="Body"><a name="581210">The block parameters dialog box can be invoked by double-clicking the icon in your </a>Simulink model.</div>
      <div class="Heading3"><a name="581227">Basic tab</a></div>
      <div class="Body"><a name="581228">Parameters specific to the Basic tab are as follows:</a></div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="581232">Clock source</a></span>: You may select between Single stepped and Free running clock sources. Selecting a Single stepped clock allows the block to step the board one clock cycle at a time. Each clock cycle step corresponds to some duration of time in Simulink. Using this clock source ensures the behavior of the co-simulation hardware during simulation will be bit and cycle accurate when compared to the simulation behavior of the subsystem from which it originated. Sometimes single stepping is not necessary and the board can be run with a Free Running clock. In this case, the board will operate asynchronously to the Simulink simulation. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="581004">Has Combination Path</a></span>: Sometimes it is necessary to have a direct combinational feedback path from an output port on a hardware co-simulation block to an input port on the same block (e.g., a wire connecting an output port to an input port on a given block). If you require a direct feedback path from an output to input port, and your design does not include a combinational path from any input port to any output port, un-checking this box will allow the feedback path in the design. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="581283">Bitstream filename</a></span>: Specifies the co-simulation FPGA configuration file for the Point-to-point Ethernet hardware co-simulation platform. When a new co-simulation block is created during compilation, this parameter is automatically set so that it points to the appropriate configuration file. You need only adjust this parameter if the location of the configuration file changes. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Heading3"><a name="581280">Ethernet tab</a></div>
      <div class="Body"><a name="581358">Parameters specific to the Ethernet tab are as follows:</a></div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="581294">Host interface</a></span>: Specifies the host network interface card that is used to establish a connection to the target FPGA platform for co-simulation. The pop-down list shows all active network interface cards that can be used for point-to-point Ethernet co-simulation. The information panel displays the MAC address, link speed, maximum frame size of the chosen interface, and its corresponding connection name in the Windows environment. The list of available interfaces and the information panel may not reflect the up-to-date status, and in such case, they can be updated by clicking <span class="Bold">Refresh</span> button. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="581012">FPGA interface MAC address</a></span>: Specifies the Ethernet MAC address associated with the target FPGA platform. The MAC address must be specified using six pairs of two-digit hexadecimal number separated by colons (e.g. 00:0a:35:11:22:33). For JTAG-based configuration, the MAC address can be arbitrarily assigned to each FPGA platform provided there is no conflicting address in the Ethernet LAN. For configuration over the point-to-point Ethernet connection, refer to Configuration using System ACE™ for details on configuring the MAC address of the FPGA platform. This field may be automatically populated if System Generator can detect the MAC address of a connected target platform.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Heading3"><a name="2396169">Configuration tab</a></div>
      <div class="Body"><a name="2396170">Parameters specific to the Configuration tab are as follows:</a></div>
      <div class="Heading4"><a name="2396171">Cable</a></div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396172">Type</a></span> Select one of the following: <span class="Bold">Auto Detect</span>, <span class="Bold">Xilinx Parallel Cable IV</span>, <span class="Bold">Xilinx </span><span class="Bold">Platform USB</span>, <span class="Bold">Xilinx Point-to-point Ethernet</span>, <span class="Bold">Custom</span>. When <span class="Bold">Auto Detect</span> is selected, Point-to-point co-simulation automatically scans through different JTAG cables (LPT1-LPT4, USB21-USB216) and picks the first FPGA device that matches what the design is targeted for.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Body2"><a name="2396173">Similarly, you can select </a><span class="Bold">Xilinx Parallel Cable IV</span>, <span class="Bold">Xilinx Platform USB</span>, or <span class="Bold">Custom</span> to use the different JTAG configuration cables. If you want to configure the FPGA over the same point-to-point Ethernet connection, you can choose the <span class="Bold">Xilinx Point-to-point </span><span class="Bold">Ethernet</span> option.</div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396174">Speed</a></span> Shows the speed of the selected cable.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396175">Port</a></span> Shows the port name of the selected cable.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396176">Blink Cable LED</a></span> When Xilnx Platform USB is selected, you can click on this button to activate a blinking light next to the cable connector on the hardware board.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396177">Plug-in Parameters</a></span> Specify the plug-in parameters for a<span class="Bold"> Custom</span> cable. This field uses the same syntax as that used by ChipScope/iMPACT.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Code"><a name="2396178">&lt;plugin&gt; &lt;param1&gt;=&lt;value1&gt; &lt;param2&gt;=&lt;value2&gt;</a></div>
      <div class="Body2"><a name="2396185">For example, see the figure below:</a></div>
      <table class="FigureNoTitle" style="text-align: left; width: 396pt;" cellspacing="0" summary="">
        <caption></caption>
        <tr>
          <td style="padding-bottom: 0pt; padding-left: 0pt; padding-right: 0pt; padding-top: 0pt; vertical-align: top; width: 396pt;">
            <div class="Anchor"><a name="2396184"><img class="Default" src="images/Xilinx_Blockset.11.70.2.jpg" width="523" height="109" style="display: block; float: none; left: 0.0; top: 0.0;" alt="" /></a></div>
          </td>
        </tr>
      </table>
      <div class="Body2"><a name="2396186">Refer to the ChipScope/iMPACT user documentation for further details on the cable </a>plugin parameters.</div>
      <div class="Body"><span class="Bold"><a name="2396187">Configuration timeout (ms)</a></span> Specifies the time (in milliseconds) when a timeout condition occurs during the FPGA configuration process.</div>
      <div class="Heading3"><a name="2396188">Shared Memories tab</a></div>
      <div class="Body"><a name="2396189">Displays the names of the shared memories that are detected in the design to be simulated.</a></div>
      <div class="Heading3"><a name="2396190">Software tab</a></div>
      <div class="Body"><a name="2396191">Parameters specific to the Network tab are as follows:</a></div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396192">Enable Co-Debug with Xilinx SDK (Beta)</a></span>: On by default, clicking this item off disables the SDK Co-Debug feature in Sysgen</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Heading4"><a name="2396193">Xilinx Software Development Kit (SDK)</a></div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396194">Workspace</a></span>: Specifies the pathname to the SDK workspace when SDK is started from Sysgen using the Launch Xilinx SDK button.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396195">Launch Xilinx SDK</a></span>: Starts Xilinx SDK for use in a Sysgen/SDK Co-Debug session</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Heading4"><a name="2396196">Software Initialization</a></div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396197">ELF file</a></span>: Specifies the pathname to the SDK project ELF file.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Bulleted_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="Bulleted_inner" style="width: 18pt; white-space: nowrap;">•      </div>
            </td>
            <td width="100%">
              <div class="Bulleted_inner"><span class="Bold"><a name="2396198">BMM file</a></span>: Specifies the pathname to the SDK project BMM file.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Body"><a name="1282951">Other parameters used by this block are explained in the topic</a><br /><span class="XBlueLink"><a href="javascript:WWHClickedPopup('sysgen', 'Xilinx_Blockset.11.3.html#271277', '');" title="Common Options in Block Parameter Dialog Boxes">Common Options in Block Parameter Dialog Boxes</a></span>. </div>
      <div class="Heading2"><a name="581384">See Also</a></div>
      <div class="Body"><span class="XBlueLink"><a href="javascript:WWHClickedPopup('sysgen', 'HW_CoSim.8.7.html#270896', '');" title="Ethernet Hardware Co-Simulation" name="581137">Ethernet Hardware Co-Simulation</a></span> </div>
      <div class="Body"><span class="XBlueLink"><a href="javascript:WWHClickedPopup('sysgen', 'HW_CoSim.8.7.html#270898', '');" title="Ethernet Hardware Co-Simulation" name="581141">Point-to-Point Ethernet Hardware Co-Simulation</a></span> </div>
      <script type="text/javascript" language="JavaScript1.2">
        <!--
          // Clear related topics
          //
          WWHClearRelatedTopics();

          document.writeln(WWHRelatedTopicsInlineHTML());
        // -->
      </script>
    </blockquote>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        document.write(WWHRelatedTopicsDivTag() + WWHPopupDivTag() + WWHALinksDivTag());
      // -->
    </script>
  </body>
</html>