{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 17:11:19 2016 " "Info: Processing started: Thu Oct 27 17:11:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U5\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U5\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency_division:U5\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register button:U1\|b_ok_out_b register prevent_shake:U6\|counter_p\[5\] 68.76 MHz 14.544 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 68.76 MHz between source register \"button:U1\|b_ok_out_b\" and destination register \"prevent_shake:U6\|counter_p\[5\]\" (period= 14.544 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.310 ns + Longest register register " "Info: + Longest register to register delay is 8.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button:U1\|b_ok_out_b 1 REG LC_X3_Y6_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N9; Fanout = 5; REG Node = 'button:U1\|b_ok_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button:U1|b_ok_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.740 ns) 2.619 ns prevent_shake:U6\|process_0~14 2 COMB LC_X5_Y6_N5 1 " "Info: 2: + IC(1.879 ns) + CELL(0.740 ns) = 2.619 ns; Loc. = LC_X5_Y6_N5; Fanout = 1; COMB Node = 'prevent_shake:U6\|process_0~14'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { button:U1|b_ok_out_b prevent_shake:U6|process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.511 ns) 3.908 ns prevent_shake:U6\|process_0~15 3 COMB LC_X5_Y6_N9 2 " "Info: 3: + IC(0.778 ns) + CELL(0.511 ns) = 3.908 ns; Loc. = LC_X5_Y6_N9; Fanout = 2; COMB Node = 'prevent_shake:U6\|process_0~15'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.289 ns" { prevent_shake:U6|process_0~14 prevent_shake:U6|process_0~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.200 ns) 4.861 ns prevent_shake:U6\|counter_p\[2\]~24 4 COMB LC_X5_Y6_N0 6 " "Info: 4: + IC(0.753 ns) + CELL(0.200 ns) = 4.861 ns; Loc. = LC_X5_Y6_N0; Fanout = 6; COMB Node = 'prevent_shake:U6\|counter_p\[2\]~24'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { prevent_shake:U6|process_0~15 prevent_shake:U6|counter_p[2]~24 } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(1.760 ns) 8.310 ns prevent_shake:U6\|counter_p\[5\] 5 REG LC_X6_Y5_N7 2 " "Info: 5: + IC(1.689 ns) + CELL(1.760 ns) = 8.310 ns; Loc. = LC_X6_Y5_N7; Fanout = 2; REG Node = 'prevent_shake:U6\|counter_p\[5\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.449 ns" { prevent_shake:U6|counter_p[2]~24 prevent_shake:U6|counter_p[5] } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.211 ns ( 38.64 % ) " "Info: Total cell delay = 3.211 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.099 ns ( 61.36 % ) " "Info: Total interconnect delay = 5.099 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.310 ns" { button:U1|b_ok_out_b prevent_shake:U6|process_0~14 prevent_shake:U6|process_0~15 prevent_shake:U6|counter_p[2]~24 prevent_shake:U6|counter_p[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.310 ns" { button:U1|b_ok_out_b {} prevent_shake:U6|process_0~14 {} prevent_shake:U6|process_0~15 {} prevent_shake:U6|counter_p[2]~24 {} prevent_shake:U6|counter_p[5] {} } { 0.000ns 1.879ns 0.778ns 0.753ns 1.689ns } { 0.000ns 0.740ns 0.511ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.525 ns - Smallest " "Info: - Smallest clock skew is -5.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns prevent_shake:U6\|counter_p\[5\] 2 REG LC_X6_Y5_N7 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y5_N7; Fanout = 2; REG Node = 'prevent_shake:U6\|counter_p\[5\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk_in prevent_shake:U6|counter_p[5] } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|counter_p[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|counter_p[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.206 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 9.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X11_Y5_N8 46 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(0.918 ns) 9.206 ns button:U1\|b_ok_out_b 3 REG LC_X3_Y6_N9 5 " "Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X3_Y6_N9; Fanout = 5; REG Node = 'button:U1\|b_ok_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.149 ns" { frequency_division:U5|clk_out_f button:U1|b_ok_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.66 % ) " "Info: Total cell delay = 3.375 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.831 ns ( 63.34 % ) " "Info: Total interconnect delay = 5.831 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f button:U1|b_ok_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|b_ok_out_b {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|counter_p[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|counter_p[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f button:U1|b_ok_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|b_ok_out_b {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.310 ns" { button:U1|b_ok_out_b prevent_shake:U6|process_0~14 prevent_shake:U6|process_0~15 prevent_shake:U6|counter_p[2]~24 prevent_shake:U6|counter_p[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.310 ns" { button:U1|b_ok_out_b {} prevent_shake:U6|process_0~14 {} prevent_shake:U6|process_0~15 {} prevent_shake:U6|counter_p[2]~24 {} prevent_shake:U6|counter_p[5] {} } { 0.000ns 1.879ns 0.778ns 0.753ns 1.689ns } { 0.000ns 0.740ns 0.511ns 0.200ns 1.760ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|counter_p[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|counter_p[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f button:U1|b_ok_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|b_ok_out_b {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 65 " "Warning: Circuit may not operate. Detected 65 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "prevent_shake:U6\|a_select_out_p\[1\] matrix:U4\|col_out_m\[0\] clk_in 3.841 ns " "Info: Found hold time violation between source  pin or register \"prevent_shake:U6\|a_select_out_p\[1\]\" and destination pin or register \"matrix:U4\|col_out_m\[0\]\" for clock \"clk_in\" (Hold time is 3.841 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.525 ns + Largest " "Info: + Largest clock skew is 5.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.206 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X11_Y5_N8 46 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(0.918 ns) 9.206 ns matrix:U4\|col_out_m\[0\] 3 REG LC_X11_Y4_N7 2 " "Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X11_Y4_N7; Fanout = 2; REG Node = 'matrix:U4\|col_out_m\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.149 ns" { frequency_division:U5|clk_out_f matrix:U4|col_out_m[0] } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/matrix.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.66 % ) " "Info: Total cell delay = 3.375 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.831 ns ( 63.34 % ) " "Info: Total interconnect delay = 5.831 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f matrix:U4|col_out_m[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} matrix:U4|col_out_m[0] {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns prevent_shake:U6\|a_select_out_p\[1\] 2 REG LC_X11_Y4_N3 9 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y4_N3; Fanout = 9; REG Node = 'prevent_shake:U6\|a_select_out_p\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk_in prevent_shake:U6|a_select_out_p[1] } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|a_select_out_p[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|a_select_out_p[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f matrix:U4|col_out_m[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} matrix:U4|col_out_m[0] {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|a_select_out_p[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|a_select_out_p[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.529 ns - Shortest register register " "Info: - Shortest register to register delay is 1.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prevent_shake:U6\|a_select_out_p\[1\] 1 REG LC_X11_Y4_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y4_N3; Fanout = 9; REG Node = 'prevent_shake:U6\|a_select_out_p\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prevent_shake:U6|a_select_out_p[1] } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.591 ns) 1.529 ns matrix:U4\|col_out_m\[0\] 2 REG LC_X11_Y4_N7 2 " "Info: 2: + IC(0.938 ns) + CELL(0.591 ns) = 1.529 ns; Loc. = LC_X11_Y4_N7; Fanout = 2; REG Node = 'matrix:U4\|col_out_m\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.529 ns" { prevent_shake:U6|a_select_out_p[1] matrix:U4|col_out_m[0] } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/matrix.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.65 % ) " "Info: Total cell delay = 0.591 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.938 ns ( 61.35 % ) " "Info: Total interconnect delay = 0.938 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.529 ns" { prevent_shake:U6|a_select_out_p[1] matrix:U4|col_out_m[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "1.529 ns" { prevent_shake:U6|a_select_out_p[1] {} matrix:U4|col_out_m[0] {} } { 0.000ns 0.938ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/matrix.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f matrix:U4|col_out_m[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} matrix:U4|col_out_m[0] {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk_in prevent_shake:U6|a_select_out_p[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk_in {} clk_in~combout {} prevent_shake:U6|a_select_out_p[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.529 ns" { prevent_shake:U6|a_select_out_p[1] matrix:U4|col_out_m[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "1.529 ns" { prevent_shake:U6|a_select_out_p[1] {} matrix:U4|col_out_m[0] {} } { 0.000ns 0.938ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "button:U1\|a_select_out_b\[1\] col_in\[2\] clk_in 2.096 ns register " "Info: tsu for register \"button:U1\|a_select_out_b\[1\]\" (data pin = \"col_in\[2\]\", clock pin = \"clk_in\") is 2.096 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.969 ns + Longest pin register " "Info: + Longest pin to register delay is 10.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_in\[2\] 1 PIN PIN_137 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_137; Fanout = 6; PIN Node = 'col_in\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_in[2] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.959 ns) + CELL(0.740 ns) 5.831 ns button:U1\|Mux3~1 2 COMB LC_X5_Y6_N3 10 " "Info: 2: + IC(3.959 ns) + CELL(0.740 ns) = 5.831 ns; Loc. = LC_X5_Y6_N3; Fanout = 10; COMB Node = 'button:U1\|Mux3~1'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.699 ns" { col_in[2] button:U1|Mux3~1 } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.338 ns) + CELL(0.511 ns) 8.680 ns button:U1\|a_select_out_b~14 3 COMB LC_X2_Y7_N6 1 " "Info: 3: + IC(2.338 ns) + CELL(0.511 ns) = 8.680 ns; Loc. = LC_X2_Y7_N6; Fanout = 1; COMB Node = 'button:U1\|a_select_out_b~14'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.849 ns" { button:U1|Mux3~1 button:U1|a_select_out_b~14 } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.280 ns) 10.969 ns button:U1\|a_select_out_b\[1\] 4 REG LC_X3_Y6_N3 5 " "Info: 4: + IC(2.009 ns) + CELL(0.280 ns) = 10.969 ns; Loc. = LC_X3_Y6_N3; Fanout = 5; REG Node = 'button:U1\|a_select_out_b\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.289 ns" { button:U1|a_select_out_b~14 button:U1|a_select_out_b[1] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.663 ns ( 24.28 % ) " "Info: Total cell delay = 2.663 ns ( 24.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.306 ns ( 75.72 % ) " "Info: Total interconnect delay = 8.306 ns ( 75.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.969 ns" { col_in[2] button:U1|Mux3~1 button:U1|a_select_out_b~14 button:U1|a_select_out_b[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.969 ns" { col_in[2] {} col_in[2]~combout {} button:U1|Mux3~1 {} button:U1|a_select_out_b~14 {} button:U1|a_select_out_b[1] {} } { 0.000ns 0.000ns 3.959ns 2.338ns 2.009ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.206 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 9.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X11_Y5_N8 46 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(0.918 ns) 9.206 ns button:U1\|a_select_out_b\[1\] 3 REG LC_X3_Y6_N3 5 " "Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X3_Y6_N3; Fanout = 5; REG Node = 'button:U1\|a_select_out_b\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.149 ns" { frequency_division:U5|clk_out_f button:U1|a_select_out_b[1] } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.66 % ) " "Info: Total cell delay = 3.375 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.831 ns ( 63.34 % ) " "Info: Total interconnect delay = 5.831 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f button:U1|a_select_out_b[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|a_select_out_b[1] {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.969 ns" { col_in[2] button:U1|Mux3~1 button:U1|a_select_out_b~14 button:U1|a_select_out_b[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.969 ns" { col_in[2] {} col_in[2]~combout {} button:U1|Mux3~1 {} button:U1|a_select_out_b~14 {} button:U1|a_select_out_b[1] {} } { 0.000ns 0.000ns 3.959ns 2.338ns 2.009ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.280ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f button:U1|a_select_out_b[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|a_select_out_b[1] {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in digitron_cat\[1\] digitron:U3\|digitron_show_d\[5\] 15.692 ns register " "Info: tco from clock \"clk_in\" to destination pin \"digitron_cat\[1\]\" through register \"digitron:U3\|digitron_show_d\[5\]\" is 15.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.206 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X11_Y5_N8 46 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(0.918 ns) 9.206 ns digitron:U3\|digitron_show_d\[5\] 3 REG LC_X3_Y4_N1 6 " "Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X3_Y4_N1; Fanout = 6; REG Node = 'digitron:U3\|digitron_show_d\[5\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.149 ns" { frequency_division:U5|clk_out_f digitron:U3|digitron_show_d[5] } "NODE_NAME" } } { "digitron.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/digitron.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.66 % ) " "Info: Total cell delay = 3.375 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.831 ns ( 63.34 % ) " "Info: Total interconnect delay = 5.831 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f digitron:U3|digitron_show_d[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} digitron:U3|digitron_show_d[5] {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "digitron.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/digitron.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.110 ns + Longest register pin " "Info: + Longest register to pin delay is 6.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digitron:U3\|digitron_show_d\[5\] 1 REG LC_X3_Y4_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N1; Fanout = 6; REG Node = 'digitron:U3\|digitron_show_d\[5\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron:U3|digitron_show_d[5] } "NODE_NAME" } } { "digitron.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/digitron.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(2.322 ns) 6.110 ns digitron_cat\[1\] 2 PIN PIN_87 0 " "Info: 2: + IC(3.788 ns) + CELL(2.322 ns) = 6.110 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'digitron_cat\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.110 ns" { digitron:U3|digitron_show_d[5] digitron_cat[1] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 38.00 % ) " "Info: Total cell delay = 2.322 ns ( 38.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.788 ns ( 62.00 % ) " "Info: Total interconnect delay = 3.788 ns ( 62.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.110 ns" { digitron:U3|digitron_show_d[5] digitron_cat[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "6.110 ns" { digitron:U3|digitron_show_d[5] {} digitron_cat[1] {} } { 0.000ns 3.788ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f digitron:U3|digitron_show_d[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} digitron:U3|digitron_show_d[5] {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.110 ns" { digitron:U3|digitron_show_d[5] digitron_cat[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "6.110 ns" { digitron:U3|digitron_show_d[5] {} digitron_cat[1] {} } { 0.000ns 3.788ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "button:U1\|ready_out_b col_in\[0\] clk_in 4.344 ns register " "Info: th for register \"button:U1\|ready_out_b\" (data pin = \"col_in\[0\]\", clock pin = \"clk_in\") is 4.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.206 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 30 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns frequency_division:U5\|clk_out_f 2 REG LC_X11_Y5_N8 46 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { clk_in frequency_division:U5|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(0.918 ns) 9.206 ns button:U1\|ready_out_b 3 REG LC_X5_Y6_N8 2 " "Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X5_Y6_N8; Fanout = 2; REG Node = 'button:U1\|ready_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.149 ns" { frequency_division:U5|clk_out_f button:U1|ready_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.66 % ) " "Info: Total cell delay = 3.375 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.831 ns ( 63.34 % ) " "Info: Total interconnect delay = 5.831 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f button:U1|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|ready_out_b {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.083 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_in\[0\] 1 PIN PIN_23 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_23; Fanout = 7; PIN Node = 'col_in\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_in[0] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.147 ns) + CELL(0.804 ns) 5.083 ns button:U1\|ready_out_b 2 REG LC_X5_Y6_N8 2 " "Info: 2: + IC(3.147 ns) + CELL(0.804 ns) = 5.083 ns; Loc. = LC_X5_Y6_N8; Fanout = 2; REG Node = 'button:U1\|ready_out_b'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.951 ns" { col_in[0] button:U1|ready_out_b } "NODE_NAME" } } { "button.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/button.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 38.09 % ) " "Info: Total cell delay = 1.936 ns ( 38.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.147 ns ( 61.91 % ) " "Info: Total interconnect delay = 3.147 ns ( 61.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.083 ns" { col_in[0] button:U1|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.083 ns" { col_in[0] {} col_in[0]~combout {} button:U1|ready_out_b {} } { 0.000ns 0.000ns 3.147ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.206 ns" { clk_in frequency_division:U5|clk_out_f button:U1|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.206 ns" { clk_in {} clk_in~combout {} frequency_division:U5|clk_out_f {} button:U1|ready_out_b {} } { 0.000ns 0.000ns 1.600ns 4.231ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.083 ns" { col_in[0] button:U1|ready_out_b } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.083 ns" { col_in[0] {} col_in[0]~combout {} button:U1|ready_out_b {} } { 0.000ns 0.000ns 3.147ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 17:11:19 2016 " "Info: Processing ended: Thu Oct 27 17:11:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
