module alu_top (
    input [7:0] A, B,
    input [2:0] op,
    output reg [7:0] result
);

    always_comb begin
        case (op)
            3'b000: result = A + B;         // ADD
            3'b001: result = A - B;         // SUB
            3'b010: result = A & B;         // AND
            3'b011: result = A | B;         // OR
            3'b100: result = A ^ B;         // XOR
            3'b101: result = ~(A & B);      // NAND
            3'b110: result = ~(A | B);      // NOR
            3'b111: result = ~(A ^ B);      // XNOR
            default: result = 8'b0;
        endcase
    end

endmodule
