{
  "processor": "AMD Am29000",
  "manufacturer": "AMD",
  "year": 1987,
  "schema_version": "1.0",
  "source": "Datasheet timing tables",
  "timings": [
    {
      "mnemonic": "ADD",
      "category": "alu",
      "measured_cycles": 1.0,
      "bytes": 2,
      "source": "datasheet",
      "notes": "ALU operation - single-cycle RISC execution"
    },
    {
      "mnemonic": "LOAD",
      "category": "load",
      "measured_cycles": 1.5,
      "bytes": 3,
      "source": "datasheet",
      "notes": "Load from memory with cache hit"
    },
    {
      "mnemonic": "MOV",
      "category": "store",
      "measured_cycles": 1.2,
      "bytes": 3,
      "source": "datasheet",
      "notes": "Store to memory"
    },
    {
      "mnemonic": "JMP",
      "category": "branch",
      "measured_cycles": 1.8,
      "bytes": 3,
      "source": "datasheet",
      "notes": "Branch with delay slot"
    },
    {
      "mnemonic": "MUL",
      "category": "multiply",
      "measured_cycles": 2.0,
      "bytes": 2,
      "source": "datasheet",
      "notes": "32-bit integer multiply step"
    },
    {
      "mnemonic": "CALL",
      "category": "call_return",
      "measured_cycles": 3.0,
      "bytes": 3,
      "source": "datasheet",
      "notes": "Call/return with register window switch"
    }
  ]
}
