{C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/multiplier_circuit_testbench.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/multiplier_circuit_testbench.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity multiplier_circuit_testbench
-- Compiling architecture arch of multiplier_circuit_testbench

} {} {}} {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/ha_test.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/ha_test.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ha_test
-- Compiling architecture arch of ha_test

} {} {}} {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/HA.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/HA.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity HA
-- Compiling architecture arch of HA

} {} {}} {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/fa_test.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/fa_test.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity fa_test
-- Compiling architecture arch of fa_test

} {} {}} {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/AND_gate_test.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/AND_gate_test.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity AND_gate_test
-- Compiling architecture arch of AND_gate_test

} {} {}} {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/AND_gate.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/AND_gate.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity AND_gate
-- Compiling architecture arch of AND_gate

} {} {}} {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/FA.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/anton/OneDrive/Documents/Quartus Projects/Lab4/FA.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity FA
-- Compiling architecture arch of FA

} {} {}}
