git clone --depth 1 --no-tags https://github.com/charkster/tang_nano_9k-uart_block_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493063119
git clone --depth 1 --no-tags https://github.com/iammituraj/reset_and_cdc_synchronizers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525889628
git clone --depth 1 --no-tags https://github.com/ModestyJ/sv_mon_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499214347
git clone --depth 1 --no-tags https://github.com/Ziboooo/simple_butterfly_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491620891
git clone --depth 1 --no-tags https://github.com/redchenjs/axi_h266enc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514589649
git clone --depth 1 --no-tags https://github.com/ddvca/2022-bishkek.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524174709
git clone --depth 1 --no-tags https://github.com/parsanoori/ca-project-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508451561
git clone --depth 1 --no-tags https://github.com/zhangershuo/system_verilog-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501468665
git clone --depth 1 --no-tags https://github.com/NishantSahay123/RAM_VERIFICATION_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502082299
git clone --depth 1 --no-tags https://github.com/mitshine/AXI_FIFO_BFMs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518438861
git clone --depth 1 --no-tags https://github.com/pulp-platform/rpc_dram_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531481542
git clone --depth 1 --no-tags https://github.com/victor-welter/EC4-ACD-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526386445
git clone --depth 1 --no-tags https://github.com/imocanu/dvf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526861073
git clone --depth 1 --no-tags https://github.com/hdlguy/zuboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522703681
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540159873
git clone --depth 1 --no-tags https://github.com/eshanbhatia22/Multi_Core_Caches_Source_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497089771
git clone --depth 1 --no-tags https://github.com/RedaCB/AES256-IP-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494039926
git clone --depth 1 --no-tags https://github.com/seanpm2001/Learn-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540629640
git clone --depth 1 --no-tags https://github.com/dh73/uninterpreted_functions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496668871
git clone --depth 1 --no-tags https://github.com/jpdoane/6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529698737
git clone --depth 1 --no-tags https://github.com/HarieshAnbalagan/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535097296
git clone --depth 1 --no-tags https://github.com/mitshine/virtual_sequences_and_virtual_sequencer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508784924
git clone --depth 1 --no-tags https://github.com/minecraftdixit/spi-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525885950
git clone --depth 1 --no-tags https://github.com/Marc43/NES-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494815089
git clone --depth 1 --no-tags https://github.com/PaulThomas20002/S4-DIGITAL-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518469625
git clone --depth 1 --no-tags https://github.com/SkillSurf/a-risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519885576
git clone --depth 1 --no-tags https://github.com/wbbbbbb123/UVM-based-Asynchronous-FIFO-verification-platform-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522488871
git clone --depth 1 --no-tags https://github.com/maedehdehghanam/risc-v-Multi-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510884251
git clone --depth 1 --no-tags https://github.com/gr33nka/LZC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527342310
git clone --depth 1 --no-tags https://github.com/wxiaoyao17/ces_svtb_2016.06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534559624
git clone --depth 1 --no-tags https://github.com/SiavashShams/ARM-Processor_With_Forwarding_And_SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538168013
git clone --depth 1 --no-tags https://github.com/ninglixin98/AHB_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512069749
git clone --depth 1 --no-tags https://github.com/dagronlund/reptilia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512906688
git clone --depth 1 --no-tags https://github.com/ccbrown/axi-lite-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495688580
git clone --depth 1 --no-tags https://github.com/huihui0717/AXI2APB_bridge-TestBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530566175
git clone --depth 1 --no-tags https://github.com/imjp2020/UVM_FIFO_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540809689
git clone --depth 1 --no-tags https://github.com/cc-hook/uvm_easy_printer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508319179
git clone --depth 1 --no-tags https://github.com/stephancill/msm-hardware-acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523110433
git clone --depth 1 --no-tags https://github.com/gostbit/watchdog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498407276
git clone --depth 1 --no-tags https://github.com/01fe21mve005/Advance-Digital-Logic-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533274543
git clone --depth 1 --no-tags https://github.com/jairaj99/Jairaj_Mirashi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512794287
git clone --depth 1 --no-tags https://github.com/yigityalin/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495978048
git clone --depth 1 --no-tags https://github.com/He-Liu-ooo/Ibex-RISCV-floating-point-instruction-set-extensions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498369885
git clone --depth 1 --no-tags https://github.com/CaseyZhu/STL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507201081
git clone --depth 1 --no-tags https://github.com/pulp-platform/opentitan_peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525040482
git clone --depth 1 --no-tags https://github.com/Zvord/Censor.DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538519384
git clone --depth 1 --no-tags https://github.com/jceee5510/RISC-V-Processor-Design-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524504470
git clone --depth 1 --no-tags https://github.com/Abdul-muheet-ghani/UVM-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497538216
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/Verification-of-APB_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534508008
git clone --depth 1 --no-tags https://github.com/aliyun/aliyun-faas-agilex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535928184
git clone --depth 1 --no-tags https://github.com/gjm9999/verification_based_modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501296016
git clone --depth 1 --no-tags https://github.com/murphi2chisel/murphi2chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499705266
git clone --depth 1 --no-tags https://github.com/ofernis/ALU-implementation-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491824183
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_tlb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525360267
git clone --depth 1 --no-tags https://github.com/XarkLabs/BenEaterSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519047610
git clone --depth 1 --no-tags https://github.com/LucasLedouxM/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504401874
git clone --depth 1 --no-tags https://github.com/yamader/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535607430
git clone --depth 1 --no-tags https://github.com/lcbcFoo/cfe-wait-feedback-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517793543
git clone --depth 1 --no-tags https://github.com/comsec-group/cellift-cva6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501610896
git clone --depth 1 --no-tags https://github.com/nekrasov-d/gabella.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510143194
git clone --depth 1 --no-tags https://github.com/Aikiro42/cs-21-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495021276
git clone --depth 1 --no-tags https://github.com/Dany2002-hub/5-port_NoC_Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516665738
git clone --depth 1 --no-tags https://github.com/iammituraj/gcd_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517081241
git clone --depth 1 --no-tags https://github.com/wedogg/mcdt_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499008493
git clone --depth 1 --no-tags https://github.com/rggen/rggen-sample-plugin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511174031
git clone --depth 1 --no-tags https://github.com/avisalmon/VGAstarter_DE10_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538605769
git clone --depth 1 --no-tags https://github.com/MinhTran0911/DS1302_Interface_DE10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519539397
git clone --depth 1 --no-tags https://github.com/aignacio/ethernet_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510107206
git clone --depth 1 --no-tags https://github.com/nextDesignd/fpro-impl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491538439
git clone --depth 1 --no-tags https://github.com/ofernis/Multiplier-FSM-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491826553
git clone --depth 1 --no-tags https://github.com/zhichaolin/axi-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523029928
git clone --depth 1 --no-tags https://github.com/minghungumich/TestSetup-GF12-OpenTitanSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526336872
git clone --depth 1 --no-tags https://github.com/jstlwy/riscv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496862668
git clone --depth 1 --no-tags https://github.com/kkinos/ktc32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512483794
git clone --depth 1 --no-tags https://github.com/kolosya-tuchka/12-bit-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494699578
git clone --depth 1 --no-tags https://github.com/zjcymk/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520479571
git clone --depth 1 --no-tags https://github.com/bhushanpatel1999/Multicycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517805379
git clone --depth 1 --no-tags https://github.com/jefferyxu1/Hardware-SHA256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516663882
git clone --depth 1 --no-tags https://github.com/anitharacharla/AXI_BFM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540308691
git clone --depth 1 --no-tags https://github.com/XarkLabs/upduino-video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498923131
git clone --depth 1 --no-tags https://github.com/atmughrabi/GLay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521470429
git clone --depth 1 --no-tags https://github.com/Sash-github-account/svm_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499633148
git clone --depth 1 --no-tags https://github.com/MidhunNair43/Systolic_3X3_Matrix_Mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504297848
git clone --depth 1 --no-tags https://github.com/linICsup/virtual-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497749288
git clone --depth 1 --no-tags https://github.com/sarpuser/SystemVerilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514430560
git clone --depth 1 --no-tags https://github.com/hdlguy/ftdi_sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513974566
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_stream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531552773
git clone --depth 1 --no-tags https://github.com/Aleksw3/AES-Scalar-Crypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502088312
git clone --depth 1 --no-tags https://github.com/BB-Fly/Verilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529200495
git clone --depth 1 --no-tags https://github.com/lebro991/BSIM_SHA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526655356
git clone --depth 1 --no-tags https://github.com/VolodymyrSemenov/TrafficLightProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521827072
git clone --depth 1 --no-tags https://github.com/joachimcao/comparch203.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516860101
git clone --depth 1 --no-tags https://github.com/ltcptgeneral/cse141L-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522346627
git clone --depth 1 --no-tags https://github.com/alihaskar/ob.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492205273
git clone --depth 1 --no-tags https://github.com/yuxiaojia/FPGA-based-Quadcopter-Flight-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498515438
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cva5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493456793
git clone --depth 1 --no-tags https://github.com/matin-yousefzade/Hardware-Accelerator-for-Neural-Networks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524442906
git clone --depth 1 --no-tags https://github.com/kenezoer/YetAnotherUART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537133808
git clone --depth 1 --no-tags https://github.com/mungalched/clk_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538410098
