/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [29:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [41:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [16:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  reg [21:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [31:0] celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_3z[1] | celloutsig_1_0z[0]);
  assign celloutsig_0_1z = ~(in_data[52] | in_data[56]);
  assign celloutsig_0_13z = ~celloutsig_0_3z[4];
  assign celloutsig_1_2z = ~in_data[124];
  assign celloutsig_0_23z = ~((celloutsig_0_3z[4] | celloutsig_0_21z[36]) & celloutsig_0_13z);
  assign celloutsig_1_11z = ~((celloutsig_1_8z | celloutsig_1_2z) & (in_data[168] | celloutsig_1_5z[8]));
  assign celloutsig_1_18z = ~((celloutsig_1_9z | celloutsig_1_9z) & (celloutsig_1_9z | celloutsig_1_7z[3]));
  assign celloutsig_0_16z = ~((in_data[90] | in_data[53]) & (celloutsig_0_10z[1] | celloutsig_0_7z));
  assign celloutsig_0_18z = ~((celloutsig_0_5z | celloutsig_0_7z) & (celloutsig_0_17z[8] | celloutsig_0_15z[1]));
  assign celloutsig_0_19z = ~((celloutsig_0_9z[1] | celloutsig_0_12z[4]) & (celloutsig_0_16z | celloutsig_0_7z));
  assign celloutsig_1_9z = celloutsig_1_3z[6] ^ celloutsig_1_6z[13];
  assign celloutsig_0_7z = celloutsig_0_0z[13] ^ celloutsig_0_0z[11];
  assign celloutsig_0_0z = in_data[72:59] % { 1'h1, in_data[16:4] };
  assign celloutsig_1_3z = { in_data[191:179], celloutsig_1_2z } % { 1'h1, in_data[167:155] };
  assign celloutsig_1_13z[0] = celloutsig_1_4z[5] ? celloutsig_1_0z[1] : celloutsig_1_8z;
  assign celloutsig_0_24z = celloutsig_0_1z ? { celloutsig_0_15z, celloutsig_0_23z } : { celloutsig_0_21z[7:5], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_3z[4] };
  assign celloutsig_1_15z = { celloutsig_1_5z[10], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_2z } != celloutsig_1_6z[9:6];
  assign celloutsig_0_21z = - { celloutsig_0_4z[2:1], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_3z[4] };
  assign celloutsig_0_25z = - { celloutsig_0_11z[1:0], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_9z = { in_data[13:11], celloutsig_0_1z } | celloutsig_0_3z[6:3];
  assign celloutsig_0_14z = & { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_5z = celloutsig_0_0z[10] & celloutsig_0_0z[2];
  assign celloutsig_0_3z = celloutsig_0_0z[10:4] >> { in_data[71:66], celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_3z[8:4] >> celloutsig_1_4z[5:1];
  assign celloutsig_0_12z = celloutsig_0_0z[13:5] >> { celloutsig_0_3z[5:1], celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_6z[6:2] >> celloutsig_0_3z[5:1];
  assign celloutsig_1_0z = in_data[169:164] >> in_data[137:132];
  assign celloutsig_1_5z = { celloutsig_1_1z[3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z } <<< { in_data[134:133], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[179:159] <<< { celloutsig_1_5z[27:13], celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_10z <<< { in_data[138:125], celloutsig_1_0z[5:2], celloutsig_1_13z[0], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_10z = celloutsig_0_4z <<< celloutsig_0_0z[13:10];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_1z } - { celloutsig_1_3z[13], celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_6z[1], celloutsig_0_7z, celloutsig_0_9z } - in_data[17:12];
  assign celloutsig_0_26z = { celloutsig_0_24z[5:3], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_3z[4], celloutsig_0_24z } - in_data[46:30];
  assign celloutsig_1_1z = in_data[134:130] - in_data[163:159];
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 22'h000000;
    else if (clkin_data[32]) celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_6z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_4z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_6z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_17z = 30'h00000000;
    else if (!clkin_data[0]) celloutsig_0_17z = { in_data[79:53], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_13z[4:1] = celloutsig_1_0z[5:2];
  assign { out_data[128], out_data[117:96], out_data[36:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
