Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  3 23:01:33 2024
| Host         : gskang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             444 |           63 |
| Yes          | No                    | No                     |             118 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------+-------------------------------------+------------------+----------------+
|         Clock Signal        |             Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------+-------------------------------------+------------------+----------------+
|  counter_reg[0]_i_4_n_0     |                                      |                                     |                1 |              2 |
| ~clk625_BUFG                |                                      |                                     |                1 |              2 |
|  dis/clock1k/CLK            |                                      |                                     |                2 |             12 |
|  dis/clock1k/CLK            | dis/seg0                             |                                     |                4 |             14 |
|  CLOCK_IBUF_BUFG            |                                      |                                     |                6 |             16 |
|  CLOCK_IBUF_BUFG            | screen4/oled_data_reg_0_0            | screen4/oled_data_reg_0_1           |                3 |             16 |
| ~clk625_BUFG                |                                      | display/frame_counter[16]_i_1_n_0   |                5 |             34 |
| ~clk625_BUFG                | display/delay[0]_i_1_n_0             |                                     |                5 |             40 |
|  counter_reg[0]_i_4_n_0     | screen4/sel                          | screen4/counter[0]_i_1_n_0          |                8 |             64 |
| ~clk625_BUFG                | display/FSM_onehot_state[31]_i_1_n_0 |                                     |                9 |             64 |
|  CLOCK_IBUF_BUFG            |                                      | clock1/count[0]_i_1__1_n_0          |                8 |             64 |
|  CLOCK_IBUF_BUFG            |                                      | clock6p25m/clear                    |                8 |             64 |
|  CLOCK_IBUF_BUFG            |                                      | screen4/clock1/count[0]_i_1__2_n_0  |                8 |             64 |
|  CLOCK_IBUF_BUFG            |                                      | screen4/clock1k/count[0]_i_1__0_n_0 |                8 |             64 |
|  CLOCK_IBUF_BUFG            |                                      | dis/clock1k/clear                   |                8 |             64 |
|  seg_counter_reg[0]_i_2_n_0 |                                      |                                     |                9 |             68 |
| ~clk625_BUFG                |                                      | display/spi_word[39]_i_1_n_0        |               18 |             90 |
+-----------------------------+--------------------------------------+-------------------------------------+------------------+----------------+


