//
// File created by:  irun
// Do not modify this file
//
-XLMODE
./INCA_libs/worklib.MC_6TWrite_Test_config.lnx86.14.20.nc
-RUNMODE
-CDSLIB
./INCA_libs/worklib.MC_6TWrite_Test_config.lnx86.14.20.nc/cdsrun.lib
-ERRORMAX
50
-STATUS
-NOWARN
DLNOHV
-NOWARN
DLCLAP
-INCDIR
/root/Desktop/Cadence/
-VTIMESCALE
1ps/1ps
-MODELINCDIR
/root/Desktop/Cadence/
-AUTO_USE_REFFILE
-AMSINPUT
-AUTO_USE_REFFILE
-AMSINPUT
/net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MC_6TWrite_Test/adexl/results/data/.tmpADEDir_root/16nm_Tests:MC_6TWrite_Test:1/16nm_Tests_MC_6TWrite_Test_config_ams/netlist/ihnl/connectLib/ConnRules_18V_full_fast1/connect/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2E_2/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2L_2/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/Bidir_2/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2R/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2E_2/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/ER_bidir/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2L/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2R/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/RL_bidir/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2E_2_LPS/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/Bidir_2_LPS/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2L_2_LPS/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2L_LPS/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2R_LPS/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/RL_Bidir_LPS/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2R_LPS/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2E_2_LPS/module/verilog.vams
/apps/cadence/INCISIVE142/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/ER_Bidir_LPS/module/verilog.vams
./netlist.vams
/net/bull/root/Desktop/Cadence/16nm_Tests/Write_Testbench_verilog/verilog/verilog.v
./cds_globals.vams
-SNAPSHOT
worklib.MC_6TWrite_Test:config
-HDLVAR
./INCA_libs/worklib.MC_6TWrite_Test_config.lnx86.14.20.nc/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./INCA_libs/worklib.MC_6TWrite_Test_config.lnx86.14.20.nc/xllibs
-ALLOWUNBOUND
-HASVLOGAMSINPUT
-amscommfile
./INCA_libs/AMSD/ams_spice_in/amscomm.list
