

================================================================
== Vitis HLS Report for 'axi_fir'
================================================================
* Date:           Sun Jun  2 13:46:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1023336|  1023336|  10.233 ms|  10.233 ms|  1023337|  1023337|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |      409|      409|         1|          1|          1|   409|       yes|
        |- loop_stream     |  1022924|  1022924|       833|          -|          -|  1228|        no|
        | + loop_taps      |      408|      408|         2|          1|          1|   408|       yes|
        | + loop_result    |      419|      419|        12|          1|          1|   409|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    119|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     455|   1042|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    214|    -|
|Register         |        -|    -|     381|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    3|     836|   1439|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |facc_32ns_32ns_1ns_32_6_no_dsp_1_U2  |facc_32ns_32ns_1ns_32_6_no_dsp_1  |        0|   0|  312|  721|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1     |fmul_32ns_32ns_32_4_max_dsp_1     |        0|   3|  143|  321|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                  |        0|   3|  455| 1042|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |shift_reg_a_U  |shift_reg_a  |        2|  0|   0|    0|   409|   32|     1|        13088|
    |taps_U         |taps         |        1|  0|   0|    0|   409|   32|     1|        13088|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |             |        3|  0|   0|    0|   818|   64|     2|        26176|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_244_p2       |         +|   0|  0|  14|           9|           2|
    |add_ln30_fu_264_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln9_fu_209_p2        |         +|   0|  0|  14|           9|           1|
    |j_1_fu_226_p2            |         +|   0|  0|  12|          11|           1|
    |icmp_ln14_fu_232_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln25_fu_238_p2      |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln30_fu_270_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln32_fu_282_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln9_fu_215_p2       |      icmp|   0|  0|  11|           9|           8|
    |ap_block_state4          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 119|          92|          48|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  53|         10|    1|         10|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter11      |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_174_p4  |   9|          2|    9|         18|
    |ap_phi_mux_i_2_phi_fu_186_p4  |   9|          2|    9|         18|
    |i_1_reg_170                   |   9|          2|    9|         18|
    |i_2_reg_182                   |   9|          2|    9|         18|
    |i_reg_148                     |   9|          2|    9|         18|
    |in_data_V_TDATA_blk_n         |   9|          2|    1|          2|
    |j_reg_159                     |   9|          2|   11|         22|
    |out_fir_data_V_TDATA_blk_n    |   9|          2|    1|          2|
    |result_reg_193                |   9|          2|   32|         64|
    |shift_reg_a_address0          |  20|          4|    9|         36|
    |shift_reg_a_address1          |  14|          3|    9|         27|
    |shift_reg_a_d0                |  14|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 214|         45|  144|        356|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln25_reg_324            |   9|   0|    9|          0|
    |add_ln30_reg_334            |   9|   0|    9|          0|
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |ap_enable_reg_pp1_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9     |   1|   0|    1|          0|
    |i_1_reg_170                 |   9|   0|    9|          0|
    |i_2_reg_182                 |   9|   0|    9|          0|
    |i_reg_148                   |   9|   0|    9|          0|
    |icmp_ln25_reg_320           |   1|   0|    1|          0|
    |icmp_ln30_reg_340           |   1|   0|    1|          0|
    |icmp_ln32_reg_364           |   1|   0|    1|          0|
    |in_data_V_read_reg_315      |  32|   0|   32|          0|
    |j_1_reg_306                 |  11|   0|   11|          0|
    |j_reg_159                   |  11|   0|   11|          0|
    |mul_reg_369                 |  32|   0|   32|          0|
    |result_reg_193              |  32|   0|   32|          0|
    |shift_reg_a_load_1_reg_354  |  32|   0|   32|          0|
    |taps_load_reg_359           |  32|   0|   32|          0|
    |icmp_ln30_reg_340           |  64|  32|    1|          0|
    |icmp_ln32_reg_364           |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 381|  64|  255|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         axi_fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         axi_fir|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         axi_fir|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         axi_fir|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         axi_fir|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         axi_fir|  return value|
|in_data_V_TDATA        |   in|   32|        axis|       in_data_V|       pointer|
|in_data_V_TVALID       |   in|    1|        axis|       in_data_V|       pointer|
|in_data_V_TREADY       |  out|    1|        axis|       in_data_V|       pointer|
|out_fir_data_V_TDATA   |  out|   32|        axis|  out_fir_data_V|       pointer|
|out_fir_data_V_TVALID  |  out|    1|        axis|  out_fir_data_V|       pointer|
|out_fir_data_V_TREADY  |   in|    1|        axis|  out_fir_data_V|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

