#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xdd6e80 .scope module, "TestBench" "TestBench" 2 4;
 .timescale -9 -12;
v0xe12190_0 .net "data", 63 0, v0xe0eb50_0; 1 drivers
v0xe12210_0 .net "fifo_empty", 0 0, v0xe10fe0_0; 1 drivers
v0xe12290_0 .net "fifo_full", 0 0, v0xe11220_0; 1 drivers
v0xe12310_0 .net "q", 63 0, v0xe11460_0; 1 drivers
v0xe12390_0 .net "read_clock", 0 0, v0xe0f060_0; 1 drivers
v0xe12410_0 .net "read_enable", 0 0, v0xdd0ce0_0; 1 drivers
v0xe12490_0 .net "reset", 0 0, v0xe0ed00_0; 1 drivers
v0xe12510_0 .net "write_clock", 0 0, v0xe0eeb0_0; 1 drivers
v0xe125e0_0 .net "write_enable", 0 0, v0xe0e9a0_0; 1 drivers
S_0xe0f5a0 .scope module, "fifo1" "fifo" 2 20, 3 1, S_0xdd6e80;
 .timescale -9 -12;
P_0xe0f698 .param/l "DATA_WIDTH" 3 1, +C4<01000000>;
P_0xe0f6c0 .param/l "FIFO_SIZE" 3 1, +C4<01000>;
P_0xe0f6e8 .param/l "SIZE_BITS" 3 1, +C4<011>;
L_0xe141f0 .functor OR 3, v0xe11db0_0, L_0xe14060, C4<000>, C4<000>;
L_0xe0ffb0 .functor OR 3, L_0xe141f0, L_0xe142a0, C4<000>, C4<000>;
L_0xe14730 .functor OR 64, L_0xe145b0, v0xe0eb50_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0xe0f8d0_0 .net *"_s0", 4 0, L_0xe12660; 1 drivers
v0xe0f990_0 .net *"_s11", 1 0, C4<00>; 1 drivers
v0xe0fa30_0 .net *"_s12", 31 0, L_0xe12a30; 1 drivers
v0xe0fad0_0 .net *"_s15", 26 0, C4<000000000000000000000000000>; 1 drivers
v0xe0fb80_0 .net *"_s16", 31 0, L_0xe12c10; 1 drivers
v0xe0fc20_0 .net *"_s18", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0xe0fd00_0 .net *"_s20", 31 0, L_0xe12e20; 1 drivers
v0xe0fda0_0 .net *"_s24", 4 0, L_0xe130c0; 1 drivers
v0xe0fe90_0 .net *"_s27", 1 0, C4<00>; 1 drivers
v0xe0ff30_0 .net *"_s28", 31 0, L_0xe13290; 1 drivers
v0xe10010_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0xe10090_0 .net *"_s31", 26 0, C4<000000000000000000000000000>; 1 drivers
v0xe10180_0 .net *"_s32", 4 0, L_0xe13410; 1 drivers
v0xe10220_0 .net *"_s35", 1 0, C4<00>; 1 drivers
v0xe10340_0 .net *"_s36", 31 0, L_0xe13590; 1 drivers
v0xe103e0_0 .net *"_s39", 26 0, C4<000000000000000000000000000>; 1 drivers
v0xe102a0_0 .net *"_s4", 31 0, L_0xe12750; 1 drivers
v0xe10530_0 .net *"_s40", 31 0, L_0xe136d0; 1 drivers
v0xe10650_0 .net *"_s42", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0xe106d0_0 .net *"_s44", 31 0, L_0xe13850; 1 drivers
v0xe105b0_0 .net *"_s7", 26 0, C4<000000000000000000000000000>; 1 drivers
v0xe10800_0 .net *"_s79", 1 0, C4<00>; 1 drivers
v0xe10750_0 .net *"_s8", 4 0, L_0xe128d0; 1 drivers
v0xe10940_0 .net *"_s80", 2 0, L_0xe14060; 1 drivers
v0xe108a0_0 .net *"_s81", 2 0, L_0xe141f0; 1 drivers
v0xe10a90_0 .net *"_s85", 1 0, C4<00>; 1 drivers
v0xe109e0_0 .net *"_s86", 2 0, L_0xe142a0; 1 drivers
v0xe10bf0_0 .net *"_s87", 2 0, L_0xe0ffb0; 1 drivers
v0xe10b30_0 .net *"_s91", 60 0, C4<0000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0xe10d60_0 .net *"_s92", 63 0, L_0xe145b0; 1 drivers
v0xe10c70_0 .net *"_s93", 63 0, L_0xe14730; 1 drivers
v0xe10ee0_0 .net "almost_empty", 2 0, L_0xe12fd0; 1 drivers
v0xe10de0_0 .net "almost_full", 2 0, L_0xe139b0; 1 drivers
v0xe11070_0 .var "control", 0 0;
v0xe10f60_0 .alias "data", 63 0, v0xe12190_0;
v0xe10fe0_0 .var "fifo_empty", 0 0;
v0xe11220_0 .var "fifo_full", 0 0;
v0xe112a0 .array "fifo_mem", 0 7, 63 0;
v0xe11460_0 .var "q", 63 0;
v0xe11500_0 .alias "read_clock", 0 0, v0xe12390_0;
v0xe11370_0 .alias "read_enable", 0 0, v0xe12410_0;
v0xe116d0_0 .var "read_enable_d", 0 0;
v0xe11580_0 .var "read_pointer", 2 0;
v0xe11620_0 .alias "reset", 0 0, v0xe12490_0;
v0xe112a0_0 .array/port v0xe112a0, 0;
v0xe11910_0 .net "test", 63 0, v0xe112a0_0; 1 drivers
v0xe112a0_1 .array/port v0xe112a0, 1;
v0xe11990_0 .net "test1", 63 0, v0xe112a0_1; 1 drivers
v0xe112a0_2 .array/port v0xe112a0, 2;
v0xe11770_0 .net "test2", 63 0, v0xe112a0_2; 1 drivers
v0xe112a0_3 .array/port v0xe112a0, 3;
v0xe11810_0 .net "test3", 63 0, v0xe112a0_3; 1 drivers
v0xe112a0_4 .array/port v0xe112a0, 4;
v0xe11ba0_0 .net "test4", 63 0, v0xe112a0_4; 1 drivers
v0xe112a0_5 .array/port v0xe112a0, 5;
v0xe11c40_0 .net "test5", 63 0, v0xe112a0_5; 1 drivers
v0xe112a0_6 .array/port v0xe112a0, 6;
v0xe11a30_0 .net "test6", 63 0, v0xe112a0_6; 1 drivers
v0xe112a0_7 .array/port v0xe112a0, 7;
v0xe11ad0_0 .net "test7", 63 0, v0xe112a0_7; 1 drivers
v0xe11e70_0 .alias "write_clock", 0 0, v0xe12510_0;
v0xe11f40_0 .alias "write_enable", 0 0, v0xe125e0_0;
v0xe11d10_0 .var "write_enable_d", 0 0;
v0xe11db0_0 .var "write_pointer", 2 0;
E_0xe0f760 .event edge, v0xe0ed00_0;
E_0xe0f810 .event posedge, v0xe0f060_0;
E_0xe0f840 .event edge, L_0xe14730;
E_0xe0f870 .event posedge, v0xe0eeb0_0;
L_0xe12660 .concat [ 3 2 0 0], v0xe11db0_0, C4<00>;
L_0xe12750 .concat [ 5 27 0 0], L_0xe12660, C4<000000000000000000000000000>;
L_0xe128d0 .concat [ 3 2 0 0], v0xe11580_0, C4<00>;
L_0xe12a30 .concat [ 5 27 0 0], L_0xe128d0, C4<000000000000000000000000000>;
L_0xe12c10 .arith/sub 32, L_0xe12750, L_0xe12a30;
L_0xe12e20 .arith/sub 32, L_0xe12c10, C4<00000000000000000000000000000001>;
L_0xe12fd0 .part L_0xe12e20, 0, 3;
L_0xe130c0 .concat [ 3 2 0 0], v0xe11580_0, C4<00>;
L_0xe13290 .concat [ 5 27 0 0], L_0xe130c0, C4<000000000000000000000000000>;
L_0xe13410 .concat [ 3 2 0 0], v0xe11db0_0, C4<00>;
L_0xe13590 .concat [ 5 27 0 0], L_0xe13410, C4<000000000000000000000000000>;
L_0xe136d0 .arith/sub 32, L_0xe13290, L_0xe13590;
L_0xe13850 .arith/sub 32, L_0xe136d0, C4<00000000000000000000000000000001>;
L_0xe139b0 .part L_0xe13850, 0, 3;
L_0xe14060 .concat [ 1 2 0 0], v0xe0e9a0_0, C4<00>;
L_0xe142a0 .concat [ 1 2 0 0], v0xe11220_0, C4<00>;
L_0xe145b0 .concat [ 3 61 0 0], L_0xe0ffb0, C4<0000000000000000000000000000000000000000000000000000000000000>;
S_0xdd6c70 .scope module, "gen_fifo" "generator_fifo" 2 33, 4 1, S_0xdd6e80;
 .timescale -9 -12;
v0xe0f120_0 .alias "data", 63 0, v0xe12190_0;
v0xe0f1f0_0 .alias "read_clock", 0 0, v0xe12390_0;
v0xe0f2a0_0 .alias "read_enable", 0 0, v0xe12410_0;
v0xe0f350_0 .alias "reset", 0 0, v0xe12490_0;
v0xe0f430_0 .alias "write_clock", 0 0, v0xe12510_0;
v0xe0f4e0_0 .alias "write_enable", 0 0, v0xe125e0_0;
S_0xe0ef70 .scope module, "rcg" "read_clock_gen" 4 10, 4 19, S_0xdd6c70;
 .timescale -9 -12;
v0xe0f060_0 .var "clock", 0 0;
S_0xe0edc0 .scope module, "wcg" "write_clock_gen" 4 11, 4 34, S_0xdd6c70;
 .timescale -9 -12;
v0xe0eeb0_0 .var "clock", 0 0;
S_0xe0ec10 .scope module, "resg" "reset_gen" 4 12, 4 49, S_0xdd6c70;
 .timescale -9 -12;
v0xe0ed00_0 .var "reset", 0 0;
S_0xe0ea60 .scope module, "datg" "data_gen" 4 13, 4 61, S_0xdd6c70;
 .timescale -9 -12;
v0xe0eb50_0 .var "data", 63 0;
S_0xe0e8b0 .scope module, "weng" "write_enable_gen" 4 14, 4 74, S_0xdd6c70;
 .timescale -9 -12;
v0xe0e9a0_0 .var "we", 0 0;
S_0xdd69f0 .scope module, "reng" "read_enable_gen" 4 15, 4 89, S_0xdd6c70;
 .timescale -9 -12;
v0xdd0ce0_0 .var "re", 0 0;
    .scope S_0xe0f5a0;
T_0 ;
    %wait E_0xe0f870;
    %load/v 8, v0xe11f40_0, 1;
    %load/v 9, v0xe11d10_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0xe11220_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xe11db0_0, 3;
    %set/v v0xe11db0_0, 8, 3;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xe0f5a0;
T_1 ;
    %wait E_0xe0f870;
    %load/v 8, v0xe11f40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe11d10_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0xe0f5a0;
T_2 ;
    %wait E_0xe0f840;
    %load/v 8, v0xe11f40_0, 1;
    %load/v 9, v0xe11220_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v0xe10fe0_0, 0, 1;
    %load/v 8, v0xe10de0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %set/v v0xe11220_0, 8, 1;
    %load/v 8, v0xe10f60_0, 64;
    %ix/getv 3, v0xe11db0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe112a0, 8, 64;
t_0 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xe0f5a0;
T_3 ;
    %wait E_0xe0f810;
    %load/v 8, v0xe11370_0, 1;
    %load/v 9, v0xe116d0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0xe10fe0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 3, v0xe11580_0;
    %load/av 8, v0xe112a0, 64;
    %set/v v0xe11460_0, 8, 64;
    %set/v v0xe11220_0, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xe11580_0, 3;
    %set/v v0xe11580_0, 8, 3;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xe0f5a0;
T_4 ;
    %wait E_0xe0f810;
    %load/v 8, v0xe11370_0, 1;
    %set/v v0xe116d0_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe0f5a0;
T_5 ;
    %wait E_0xe0f810;
    %load/v 8, v0xe116d0_0, 1;
    %load/v 9, v0xe11370_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0xe10fe0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0xe10ee0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %set/v v0xe10fe0_0, 8, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe0f5a0;
T_6 ;
    %wait E_0xe0f760;
    %load/v 8, v0xe11620_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v0xe11d10_0, 0, 1;
    %set/v v0xe116d0_0, 0, 1;
    %set/v v0xe11580_0, 0, 3;
    %set/v v0xe11db0_0, 0, 3;
    %set/v v0xe11220_0, 0, 1;
    %set/v v0xe10fe0_0, 1, 1;
    %set/v v0xe11460_0, 0, 64;
    %set/v v0xe11070_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xe0ef70;
T_7 ;
    %set/v v0xe0f060_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0xe0ef70;
T_8 ;
    %delay 20000, 0;
    %set/v v0xe0f060_0, 0, 1;
    %delay 20000, 0;
    %set/v v0xe0f060_0, 1, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0xe0edc0;
T_9 ;
    %set/v v0xe0eeb0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0xe0edc0;
T_10 ;
    %delay 20000, 0;
    %set/v v0xe0eeb0_0, 0, 1;
    %delay 20000, 0;
    %set/v v0xe0eeb0_0, 1, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0xe0ec10;
T_11 ;
    %set/v v0xe0ed00_0, 0, 1;
    %delay 50000, 0;
    %set/v v0xe0ed00_0, 1, 1;
    %delay 50000, 0;
    %set/v v0xe0ed00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0xe0ea60;
T_12 ;
    %set/v v0xe0eb50_0, 0, 64;
    %end;
    .thread T_12;
    .scope S_0xe0ea60;
T_13 ;
    %delay 40000, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xe0eb50_0, 64;
    %set/v v0xe0eb50_0, 8, 64;
    %jmp T_13;
    .thread T_13;
    .scope S_0xe0e8b0;
T_14 ;
    %set/v v0xe0e9a0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0xe0e8b0;
T_15 ;
    %delay 320000, 0;
    %set/v v0xe0e9a0_0, 1, 1;
    %delay 80000, 0;
    %set/v v0xe0e9a0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0xdd69f0;
T_16 ;
    %set/v v0xdd0ce0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0xdd69f0;
T_17 ;
    %delay 480000, 0;
    %set/v v0xdd0ce0_0, 1, 1;
    %delay 500000, 0;
    %set/v v0xdd0ce0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0xdd6e80;
T_18 ;
    %vpi_call 2 43 "$dumpfile", "signalsFifo2.vcd";
    %vpi_call 2 44 "$dumpvars";
    %delay 1100000, 0;
    %vpi_call 2 46 "$display", "test finished";
    %vpi_call 2 47 "$finish";
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fifo_tb2.v";
    "./../code/fifo2.v";
    "./generator_fifo.v";
