// Seed: 3514838080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    assign id_8 = id_13;
    wire id_20, id_21, id_22, id_23;
  endgenerate
  wire id_24;
  wire id_25 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input supply1 id_2
    , id_37,
    input tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input wor id_12,
    input wire id_13,
    output supply0 id_14
    , id_38,
    output tri0 id_15,
    input wire id_16,
    input tri id_17,
    input wor id_18
    , id_39,
    input supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    output wor id_22,
    output wor id_23,
    input tri1 id_24,
    input tri1 id_25,
    input supply1 id_26,
    input wire id_27,
    output wire id_28,
    output tri1 id_29,
    input wire id_30,
    input uwire id_31,
    input tri0 id_32,
    input supply1 id_33,
    output wor id_34,
    output wor id_35
);
  wire id_40;
  assign id_15 = id_19;
  tri0 id_41 = id_20;
  module_0(
      id_38,
      id_40,
      id_38,
      id_40,
      id_39,
      id_39,
      id_37,
      id_38,
      id_40,
      id_37,
      id_40,
      id_40,
      id_38,
      id_38,
      id_39,
      id_40,
      id_37,
      id_38,
      id_39
  );
  wire id_42;
endmodule
