{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 15:40:59 2020 " "Info: Processing started: Sun May 31 15:40:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_KSY -c top_level_KSY --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_KSY -c top_level_KSY --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ctl " "Info: Found entity 1: alu_ctl" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_single.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_single " "Info: Found entity 1: control_single" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Info: Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32 " "Info: Found entity 1: mem32" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/PC.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/reg_file.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_KSY.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_level_KSY.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_KSY " "Info: Found entity 1: top_level_KSY" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_4 " "Info: Found entity 1: add_4" {  } { { "add_4.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/add_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_adder.v(14) " "Warning (10268): Verilog HDL information at branch_adder.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file branch_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_adder " "Info: Found entity 1: branch_adder" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_1 " "Info: Found entity 1: shift_left_1" {  } { { "shift_left_1.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/shift_left_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file and_.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_ " "Info: Found entity 1: and_" {  } { { "and_.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/and_.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_KSY " "Info: Elaborating entity \"top_level_KSY\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst22 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst22\"" {  } { { "top_level_KSY.bdf" "inst22" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -240 712 872 -144 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(49) " "Warning (10235): Verilog HDL Always Construct warning at alu.v(49): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(52) " "Warning (10235): Verilog HDL Always Construct warning at alu.v(52): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(16) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(16): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(16) " "Info (10041): Inferred latch for \"result\[0\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(16) " "Info (10041): Inferred latch for \"result\[1\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(16) " "Info (10041): Inferred latch for \"result\[2\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(16) " "Info (10041): Inferred latch for \"result\[3\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(16) " "Info (10041): Inferred latch for \"result\[4\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(16) " "Info (10041): Inferred latch for \"result\[5\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(16) " "Info (10041): Inferred latch for \"result\[6\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(16) " "Info (10041): Inferred latch for \"result\[7\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(16) " "Info (10041): Inferred latch for \"result\[8\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(16) " "Info (10041): Inferred latch for \"result\[9\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(16) " "Info (10041): Inferred latch for \"result\[10\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(16) " "Info (10041): Inferred latch for \"result\[11\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(16) " "Info (10041): Inferred latch for \"result\[12\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(16) " "Info (10041): Inferred latch for \"result\[13\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(16) " "Info (10041): Inferred latch for \"result\[14\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(16) " "Info (10041): Inferred latch for \"result\[15\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(16) " "Info (10041): Inferred latch for \"result\[16\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(16) " "Info (10041): Inferred latch for \"result\[17\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(16) " "Info (10041): Inferred latch for \"result\[18\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(16) " "Info (10041): Inferred latch for \"result\[19\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(16) " "Info (10041): Inferred latch for \"result\[20\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(16) " "Info (10041): Inferred latch for \"result\[21\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(16) " "Info (10041): Inferred latch for \"result\[22\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(16) " "Info (10041): Inferred latch for \"result\[23\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(16) " "Info (10041): Inferred latch for \"result\[24\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(16) " "Info (10041): Inferred latch for \"result\[25\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(16) " "Info (10041): Inferred latch for \"result\[26\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(16) " "Info (10041): Inferred latch for \"result\[27\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(16) " "Info (10041): Inferred latch for \"result\[28\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(16) " "Info (10041): Inferred latch for \"result\[29\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(16) " "Info (10041): Inferred latch for \"result\[30\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(16) " "Info (10041): Inferred latch for \"result\[31\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] alu.v(16) " "Info (10041): Inferred latch for \"result\[32\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[33\] alu.v(16) " "Info (10041): Inferred latch for \"result\[33\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[34\] alu.v(16) " "Info (10041): Inferred latch for \"result\[34\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[35\] alu.v(16) " "Info (10041): Inferred latch for \"result\[35\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[36\] alu.v(16) " "Info (10041): Inferred latch for \"result\[36\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[37\] alu.v(16) " "Info (10041): Inferred latch for \"result\[37\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[38\] alu.v(16) " "Info (10041): Inferred latch for \"result\[38\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[39\] alu.v(16) " "Info (10041): Inferred latch for \"result\[39\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[40\] alu.v(16) " "Info (10041): Inferred latch for \"result\[40\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[41\] alu.v(16) " "Info (10041): Inferred latch for \"result\[41\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[42\] alu.v(16) " "Info (10041): Inferred latch for \"result\[42\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[43\] alu.v(16) " "Info (10041): Inferred latch for \"result\[43\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[44\] alu.v(16) " "Info (10041): Inferred latch for \"result\[44\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[45\] alu.v(16) " "Info (10041): Inferred latch for \"result\[45\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[46\] alu.v(16) " "Info (10041): Inferred latch for \"result\[46\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[47\] alu.v(16) " "Info (10041): Inferred latch for \"result\[47\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[48\] alu.v(16) " "Info (10041): Inferred latch for \"result\[48\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[49\] alu.v(16) " "Info (10041): Inferred latch for \"result\[49\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[50\] alu.v(16) " "Info (10041): Inferred latch for \"result\[50\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[51\] alu.v(16) " "Info (10041): Inferred latch for \"result\[51\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[52\] alu.v(16) " "Info (10041): Inferred latch for \"result\[52\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[53\] alu.v(16) " "Info (10041): Inferred latch for \"result\[53\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[54\] alu.v(16) " "Info (10041): Inferred latch for \"result\[54\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[55\] alu.v(16) " "Info (10041): Inferred latch for \"result\[55\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[56\] alu.v(16) " "Info (10041): Inferred latch for \"result\[56\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[57\] alu.v(16) " "Info (10041): Inferred latch for \"result\[57\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[58\] alu.v(16) " "Info (10041): Inferred latch for \"result\[58\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[59\] alu.v(16) " "Info (10041): Inferred latch for \"result\[59\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[60\] alu.v(16) " "Info (10041): Inferred latch for \"result\[60\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[61\] alu.v(16) " "Info (10041): Inferred latch for \"result\[61\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[62\] alu.v(16) " "Info (10041): Inferred latch for \"result\[62\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[63\] alu.v(16) " "Info (10041): Inferred latch for \"result\[63\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctl alu_ctl:inst5 " "Info: Elaborating entity \"alu_ctl\" for hierarchy \"alu_ctl:inst5\"" {  } { { "top_level_KSY.bdf" "inst5" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -384 616 824 -288 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_ctl.v(27) " "Warning (10270): Verilog HDL Case Statement warning at alu_ctl.v(27): incomplete case statement has no default case item" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOperation alu_ctl.v(25) " "Warning (10240): Verilog HDL Always Construct warning at alu_ctl.v(25): inferring latch(es) for variable \"ALUOperation\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[0\] alu_ctl.v(25) " "Info (10041): Inferred latch for \"ALUOperation\[0\]\" at alu_ctl.v(25)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[1\] alu_ctl.v(25) " "Info (10041): Inferred latch for \"ALUOperation\[1\]\" at alu_ctl.v(25)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[2\] alu_ctl.v(25) " "Info (10041): Inferred latch for \"ALUOperation\[2\]\" at alu_ctl.v(25)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[3\] alu_ctl.v(25) " "Info (10041): Inferred latch for \"ALUOperation\[3\]\" at alu_ctl.v(25)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_single control_single:inst " "Info: Elaborating entity \"control_single\" for hierarchy \"control_single:inst\"" {  } { { "top_level_KSY.bdf" "inst" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -504 200 376 -344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_single.v(16) " "Warning (10270): Verilog HDL Case Statement warning at control_single.v(16): incomplete case statement has no default case item" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_single.v(14) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_single.v(14) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control_single.v(14) " "Info (10041): Inferred latch for \"Branch\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_single.v(14) " "Info (10041): Inferred latch for \"MemWrite\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_single.v(14) " "Info (10041): Inferred latch for \"MemRead\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_single.v(14) " "Info (10041): Inferred latch for \"RegWrite\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control_single.v(14) " "Info (10041): Inferred latch for \"MemtoReg\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_single.v(14) " "Info (10041): Inferred latch for \"ALUSrc\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst13 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst13\"" {  } { { "top_level_KSY.bdf" "inst13" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -264 216 376 -104 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "top_level_KSY.bdf" "inst3" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { 0 64 176 88 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { 0 64 176 88 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Info: Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Info: Parameter \"WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { 0 64 176 88 "inst3" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst3\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst3\|lpm_mux:\$00000 BUSMUX:inst3 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst3\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { 0 64 176 88 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_thc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_thc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_thc " "Info: Found entity 1: mux_thc" {  } { { "db/mux_thc.tdf" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/db/mux_thc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_thc BUSMUX:inst3\|lpm_mux:\$00000\|mux_thc:auto_generated " "Info: Elaborating entity \"mux_thc\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\|mux_thc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem32 mem32:inst15 " "Info: Elaborating entity \"mem32\" for hierarchy \"mem32:inst15\"" {  } { { "top_level_KSY.bdf" "inst15" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -272 984 1184 -144 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address mem32.v(21) " "Warning (10235): Verilog HDL Always Construct warning at mem32.v(21): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(22) " "Warning (10175): Verilog HDL warning at mem32.v(22): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 22 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(24) " "Warning (10175): Verilog HDL warning at mem32.v(24): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(35) " "Warning (10175): Verilog HDL warning at mem32.v(35): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:inst14 " "Info: Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:inst14\"" {  } { { "top_level_KSY.bdf" "inst14" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -88 200 408 8 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "imm_gen.v(18) " "Warning (10270): Verilog HDL Case Statement warning at imm_gen.v(18): incomplete case statement has no default case item" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_64 imm_gen.v(15) " "Warning (10240): Verilog HDL Always Construct warning at imm_gen.v(15): inferring latch(es) for variable \"output_64\", which holds its previous value in one or more paths through the always construct" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[0\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[0\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[1\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[1\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[2\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[2\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[3\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[3\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[4\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[4\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[5\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[5\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[6\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[6\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[7\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[7\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[8\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[8\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[9\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[9\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[10\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[10\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[11\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[11\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[12\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[12\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[13\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[13\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[14\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[14\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[15\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[15\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[16\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[16\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[17\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[17\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[18\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[18\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[19\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[19\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[20\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[20\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[21\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[21\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[22\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[22\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[23\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[23\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[24\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[24\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[25\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[25\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[26\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[26\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[27\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[27\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[28\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[28\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[29\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[29\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[30\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[30\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[31\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[31\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[32\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[32\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[33\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[33\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[34\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[34\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[35\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[35\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[36\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[36\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[37\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[37\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[38\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[38\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[39\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[39\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[40\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[40\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[41\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[41\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[42\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[42\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[43\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[43\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[44\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[44\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[45\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[45\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[46\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[46\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[47\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[47\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[48\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[48\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[49\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[49\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[50\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[50\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[51\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[51\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[52\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[52\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[53\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[53\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[54\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[54\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[55\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[55\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[56\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[56\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[57\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[57\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[58\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[58\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[59\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[59\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[60\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[60\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[61\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[61\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[62\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[62\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[63\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[63\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst21 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst21\"" {  } { { "top_level_KSY.bdf" "inst21" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -640 168 376 -544 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_ and_:inst6 " "Info: Elaborating entity \"and_\" for hierarchy \"and_:inst6\"" {  } { { "top_level_KSY.bdf" "inst6" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -576 1008 1144 -480 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4 add_4:inst1 " "Info: Elaborating entity \"add_4\" for hierarchy \"add_4:inst1\"" {  } { { "top_level_KSY.bdf" "inst1" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -712 504 704 -616 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_adder branch_adder:inst4 " "Info: Elaborating entity \"branch_adder\" for hierarchy \"branch_adder:inst4\"" {  } { { "top_level_KSY.bdf" "inst4" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -640 736 952 -544 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "branch_adder.v(16) " "Warning (10175): Verilog HDL warning at branch_adder.v(16): ignoring unsupported system task" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 16 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "branch_adder.v(17) " "Warning (10175): Verilog HDL warning at branch_adder.v(17): ignoring unsupported system task" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_value branch_adder.v(18) " "Warning (10235): Verilog HDL Always Construct warning at branch_adder.v(18): variable \"PC_value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_sum branch_adder.v(19) " "Warning (10235): Verilog HDL Always Construct warning at branch_adder.v(19): variable \"temp_sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_1 shift_left_1:inst2 " "Info: Elaborating entity \"shift_left_1\" for hierarchy \"shift_left_1:inst2\"" {  } { { "top_level_KSY.bdf" "inst2" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -600 504 680 -504 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:inst13\|ARRAY~0 " "Warning: Inferred dual-clock RAM node \"reg_file:inst13\|ARRAY~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "reg_file.v" "ARRAY~0" { Text "C:/altera/90sp2/quartus/Project2 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:inst13\|ARRAY~1 " "Warning: Inferred dual-clock RAM node \"reg_file:inst13\|ARRAY~1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "reg_file.v" "ARRAY~1" { Text "C:/altera/90sp2/quartus/Project2 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mem32:inst15\|mem_array " "Info: RAM logic \"mem32:inst15\|mem_array\" is uninferred due to asynchronous read logic" {  } { { "mem32.v" "mem_array" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "top_level_KSY.ram0_mem32_70ac2f9.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"top_level_KSY.ram0_mem32_70ac2f9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "134 " "Info: Inferred 134 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_ctl:inst5\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_ctl:inst5\|Mux0\"" {  } { { "alu_ctl.v" "Mux0" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_ctl:inst5\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_ctl:inst5\|Mux1\"" {  } { { "alu_ctl.v" "Mux1" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_ctl:inst5\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_ctl:inst5\|Mux2\"" {  } { { "alu_ctl.v" "Mux2" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_ctl:inst5\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_ctl:inst5\|Mux3\"" {  } { { "alu_ctl.v" "Mux3" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_ctl:inst5\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_ctl:inst5\|Mux4\"" {  } { { "alu_ctl.v" "Mux4" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux0\"" {  } { { "alu.v" "Mux0" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux1\"" {  } { { "alu.v" "Mux1" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux2\"" {  } { { "alu.v" "Mux2" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux3\"" {  } { { "alu.v" "Mux3" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux4\"" {  } { { "alu.v" "Mux4" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux5\"" {  } { { "alu.v" "Mux5" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux6\"" {  } { { "alu.v" "Mux6" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux7\"" {  } { { "alu.v" "Mux7" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux8\"" {  } { { "alu.v" "Mux8" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux9\"" {  } { { "alu.v" "Mux9" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux10\"" {  } { { "alu.v" "Mux10" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux11\"" {  } { { "alu.v" "Mux11" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux12\"" {  } { { "alu.v" "Mux12" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux13\"" {  } { { "alu.v" "Mux13" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux14\"" {  } { { "alu.v" "Mux14" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux15\"" {  } { { "alu.v" "Mux15" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux16\"" {  } { { "alu.v" "Mux16" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux17\"" {  } { { "alu.v" "Mux17" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux18\"" {  } { { "alu.v" "Mux18" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux19\"" {  } { { "alu.v" "Mux19" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux20\"" {  } { { "alu.v" "Mux20" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux21\"" {  } { { "alu.v" "Mux21" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux22\"" {  } { { "alu.v" "Mux22" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux23\"" {  } { { "alu.v" "Mux23" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux24\"" {  } { { "alu.v" "Mux24" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux25\"" {  } { { "alu.v" "Mux25" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux26\"" {  } { { "alu.v" "Mux26" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux27\"" {  } { { "alu.v" "Mux27" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux28\"" {  } { { "alu.v" "Mux28" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux29\"" {  } { { "alu.v" "Mux29" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux30\"" {  } { { "alu.v" "Mux30" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux31\"" {  } { { "alu.v" "Mux31" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux32\"" {  } { { "alu.v" "Mux32" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux33\"" {  } { { "alu.v" "Mux33" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux34\"" {  } { { "alu.v" "Mux34" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux35\"" {  } { { "alu.v" "Mux35" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux36\"" {  } { { "alu.v" "Mux36" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux37\"" {  } { { "alu.v" "Mux37" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux38\"" {  } { { "alu.v" "Mux38" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux39\"" {  } { { "alu.v" "Mux39" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux40\"" {  } { { "alu.v" "Mux40" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux41\"" {  } { { "alu.v" "Mux41" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux42\"" {  } { { "alu.v" "Mux42" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux43\"" {  } { { "alu.v" "Mux43" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux44\"" {  } { { "alu.v" "Mux44" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux45\"" {  } { { "alu.v" "Mux45" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux46\"" {  } { { "alu.v" "Mux46" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux47\"" {  } { { "alu.v" "Mux47" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux48\"" {  } { { "alu.v" "Mux48" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux49\"" {  } { { "alu.v" "Mux49" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux50\"" {  } { { "alu.v" "Mux50" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux51\"" {  } { { "alu.v" "Mux51" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux52\"" {  } { { "alu.v" "Mux52" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux53\"" {  } { { "alu.v" "Mux53" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux54\"" {  } { { "alu.v" "Mux54" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux55\"" {  } { { "alu.v" "Mux55" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux56\"" {  } { { "alu.v" "Mux56" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux57\"" {  } { { "alu.v" "Mux57" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux58\"" {  } { { "alu.v" "Mux58" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux59\"" {  } { { "alu.v" "Mux59" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux60\"" {  } { { "alu.v" "Mux60" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux61\"" {  } { { "alu.v" "Mux61" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux62\"" {  } { { "alu.v" "Mux62" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux63\"" {  } { { "alu.v" "Mux63" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst22\|Mux64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst22\|Mux64\"" {  } { { "alu.v" "Mux64" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4096 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4096\"" {  } { { "mem32.v" "mem_array~4096" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4097 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4097\"" {  } { { "mem32.v" "mem_array~4097" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4098 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4098\"" {  } { { "mem32.v" "mem_array~4098" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4099 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4099\"" {  } { { "mem32.v" "mem_array~4099" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4100 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4100\"" {  } { { "mem32.v" "mem_array~4100" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4101 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4101\"" {  } { { "mem32.v" "mem_array~4101" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4102 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4102\"" {  } { { "mem32.v" "mem_array~4102" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4103 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4103\"" {  } { { "mem32.v" "mem_array~4103" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4104 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4104\"" {  } { { "mem32.v" "mem_array~4104" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4105 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4105\"" {  } { { "mem32.v" "mem_array~4105" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4106 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4106\"" {  } { { "mem32.v" "mem_array~4106" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4107 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4107\"" {  } { { "mem32.v" "mem_array~4107" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4108 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4108\"" {  } { { "mem32.v" "mem_array~4108" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4109 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4109\"" {  } { { "mem32.v" "mem_array~4109" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4110 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4110\"" {  } { { "mem32.v" "mem_array~4110" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4111 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4111\"" {  } { { "mem32.v" "mem_array~4111" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4112 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4112\"" {  } { { "mem32.v" "mem_array~4112" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4113 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4113\"" {  } { { "mem32.v" "mem_array~4113" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4114 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4114\"" {  } { { "mem32.v" "mem_array~4114" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4115 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4115\"" {  } { { "mem32.v" "mem_array~4115" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4116 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4116\"" {  } { { "mem32.v" "mem_array~4116" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4117 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4117\"" {  } { { "mem32.v" "mem_array~4117" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4118 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4118\"" {  } { { "mem32.v" "mem_array~4118" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4119 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4119\"" {  } { { "mem32.v" "mem_array~4119" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4120 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4120\"" {  } { { "mem32.v" "mem_array~4120" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4121 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4121\"" {  } { { "mem32.v" "mem_array~4121" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4122 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4122\"" {  } { { "mem32.v" "mem_array~4122" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4123 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4123\"" {  } { { "mem32.v" "mem_array~4123" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4124 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4124\"" {  } { { "mem32.v" "mem_array~4124" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4125 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4125\"" {  } { { "mem32.v" "mem_array~4125" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4126 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4126\"" {  } { { "mem32.v" "mem_array~4126" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4127 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4127\"" {  } { { "mem32.v" "mem_array~4127" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4128 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4128\"" {  } { { "mem32.v" "mem_array~4128" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4129 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4129\"" {  } { { "mem32.v" "mem_array~4129" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4130 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4130\"" {  } { { "mem32.v" "mem_array~4130" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4131 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4131\"" {  } { { "mem32.v" "mem_array~4131" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4132 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4132\"" {  } { { "mem32.v" "mem_array~4132" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4133 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4133\"" {  } { { "mem32.v" "mem_array~4133" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4134 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4134\"" {  } { { "mem32.v" "mem_array~4134" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4135 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4135\"" {  } { { "mem32.v" "mem_array~4135" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4136 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4136\"" {  } { { "mem32.v" "mem_array~4136" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4137 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4137\"" {  } { { "mem32.v" "mem_array~4137" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4138 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4138\"" {  } { { "mem32.v" "mem_array~4138" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4139 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4139\"" {  } { { "mem32.v" "mem_array~4139" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4140 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4140\"" {  } { { "mem32.v" "mem_array~4140" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4141 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4141\"" {  } { { "mem32.v" "mem_array~4141" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4142 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4142\"" {  } { { "mem32.v" "mem_array~4142" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4143 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4143\"" {  } { { "mem32.v" "mem_array~4143" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4144 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4144\"" {  } { { "mem32.v" "mem_array~4144" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4145 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4145\"" {  } { { "mem32.v" "mem_array~4145" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4146 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4146\"" {  } { { "mem32.v" "mem_array~4146" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4147 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4147\"" {  } { { "mem32.v" "mem_array~4147" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4148 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4148\"" {  } { { "mem32.v" "mem_array~4148" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4149 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4149\"" {  } { { "mem32.v" "mem_array~4149" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4150 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4150\"" {  } { { "mem32.v" "mem_array~4150" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4151 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4151\"" {  } { { "mem32.v" "mem_array~4151" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4152 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4152\"" {  } { { "mem32.v" "mem_array~4152" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4153 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4153\"" {  } { { "mem32.v" "mem_array~4153" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4154 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4154\"" {  } { { "mem32.v" "mem_array~4154" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4155 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4155\"" {  } { { "mem32.v" "mem_array~4155" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4156 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4156\"" {  } { { "mem32.v" "mem_array~4156" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4157 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4157\"" {  } { { "mem32.v" "mem_array~4157" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4158 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4158\"" {  } { { "mem32.v" "mem_array~4158" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem32:inst15\|mem_array~4159 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem32:inst15\|mem_array~4159\"" {  } { { "mem32.v" "mem_array~4159" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst13\|altsyncram:ARRAY_rtl_0 " "Info: Elaborated megafunction instantiation \"reg_file:inst13\|altsyncram:ARRAY_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst13\|altsyncram:ARRAY_rtl_0 " "Info: Instantiated megafunction \"reg_file:inst13\|altsyncram:ARRAY_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Info: Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Info: Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Info: Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Info: Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cme1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cme1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cme1 " "Info: Found entity 1: altsyncram_cme1" {  } { { "db/altsyncram_cme1.tdf" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/db/altsyncram_cme1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_ctl:inst5\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"alu_ctl:inst5\|lpm_mux:Mux0\"" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_ctl:inst5\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"alu_ctl:inst5\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dgc " "Info: Found entity 1: mux_dgc" {  } { { "db/mux_dgc.tdf" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/db/mux_dgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_ctl:inst5\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"alu_ctl:inst5\|lpm_mux:Mux1\"" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_ctl:inst5\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"alu_ctl:inst5\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_ctl:inst5\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"alu_ctl:inst5\|lpm_mux:Mux2\"" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_ctl:inst5\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"alu_ctl:inst5\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_ctl:inst5\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"alu_ctl:inst5\|lpm_mux:Mux3\"" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_ctl:inst5\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"alu_ctl:inst5\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_ctl:inst5\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"alu_ctl:inst5\|lpm_mux:Mux4\"" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_ctl:inst5\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"alu_ctl:inst5\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst22\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"alu:inst22\|lpm_mux:Mux0\"" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst22\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"alu:inst22\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2ic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_2ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2ic " "Info: Found entity 1: mux_2ic" {  } { { "db/mux_2ic.tdf" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/db/mux_2ic.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst22\|lpm_mux:Mux64 " "Info: Elaborated megafunction instantiation \"alu:inst22\|lpm_mux:Mux64\"" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst22\|lpm_mux:Mux64 " "Info: Instantiated megafunction \"alu:inst22\|lpm_mux:Mux64\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32:inst15\|lpm_mux:mem_array_rtl_2 " "Info: Elaborated megafunction instantiation \"mem32:inst15\|lpm_mux:mem_array_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32:inst15\|lpm_mux:mem_array_rtl_2 " "Info: Instantiated megafunction \"mem32:inst15\|lpm_mux:mem_array_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7ic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7ic " "Info: Found entity 1: mux_7ic" {  } { { "db/mux_7ic.tdf" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/db/mux_7ic.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 26 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 15:41:06 2020 " "Info: Processing ended: Sun May 31 15:41:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
