#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027cd3c3ed60 .scope module, "stimulus" "stimulus" 2 1;
 .timescale 0 0;
v0000027cd3c99830_0 .var "clk", 0 0;
v0000027cd3c996f0_0 .net "q", 3 0, L_0000027cd3c9a0f0;  1 drivers
v0000027cd3c9a730_0 .var "reset", 0 0;
S_0000027cd3c46fd0 .scope module, "r1" "ripple_carry_counter" 2 7, 3 1 0, S_0000027cd3c3ed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v0000027cd3c98b10_0 .net "clk", 0 0, v0000027cd3c99830_0;  1 drivers
v0000027cd3c99d30_0 .net "q", 3 0, L_0000027cd3c9a0f0;  alias, 1 drivers
v0000027cd3c9a190_0 .net "reset", 0 0, v0000027cd3c9a730_0;  1 drivers
L_0000027cd3c9a230 .part L_0000027cd3c9a0f0, 0, 1;
L_0000027cd3c990b0 .part L_0000027cd3c9a0f0, 1, 1;
L_0000027cd3c9a0f0 .concat8 [ 1 1 1 1], v0000027cd3c3cd50_0, v0000027cd3c3d110_0, v0000027cd3c3c530_0, v0000027cd3c99bf0_0;
L_0000027cd3c98f70 .part L_0000027cd3c9a0f0, 2, 1;
S_0000027cd3c47160 .scope module, "tff0" "T_FF" 3 7, 4 1 0, S_0000027cd3c46fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000027cd3c3d9f0 .functor NOT 1, v0000027cd3c3cd50_0, C4<0>, C4<0>, C4<0>;
v0000027cd3c3c2b0_0 .net "clk", 0 0, v0000027cd3c99830_0;  alias, 1 drivers
v0000027cd3c3cf30_0 .net "d", 0 0, L_0000027cd3c3d9f0;  1 drivers
v0000027cd3c3c850_0 .net "q", 0 0, v0000027cd3c3cd50_0;  1 drivers
v0000027cd3c3ce90_0 .net "reset", 0 0, v0000027cd3c9a730_0;  alias, 1 drivers
S_0000027cd3c472f0 .scope module, "dff0" "D_FF" 4 9, 5 1 0, S_0000027cd3c47160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027cd3c3ccb0_0 .net "clk", 0 0, v0000027cd3c99830_0;  alias, 1 drivers
v0000027cd3c3cad0_0 .net "d", 0 0, L_0000027cd3c3d9f0;  alias, 1 drivers
v0000027cd3c3cd50_0 .var "q", 0 0;
v0000027cd3c3cdf0_0 .net "reset", 0 0, v0000027cd3c9a730_0;  alias, 1 drivers
E_0000027cd3c375a0/0 .event negedge, v0000027cd3c3ccb0_0;
E_0000027cd3c375a0/1 .event posedge, v0000027cd3c3cdf0_0;
E_0000027cd3c375a0 .event/or E_0000027cd3c375a0/0, E_0000027cd3c375a0/1;
S_0000027cd3c464b0 .scope module, "tff1" "T_FF" 3 8, 4 1 0, S_0000027cd3c46fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000027cd3c3d600 .functor NOT 1, v0000027cd3c3d110_0, C4<0>, C4<0>, C4<0>;
v0000027cd3c3c490_0 .net "clk", 0 0, L_0000027cd3c9a230;  1 drivers
v0000027cd3c3c7b0_0 .net "d", 0 0, L_0000027cd3c3d600;  1 drivers
v0000027cd3c3c350_0 .net "q", 0 0, v0000027cd3c3d110_0;  1 drivers
v0000027cd3c3c8f0_0 .net "reset", 0 0, v0000027cd3c9a730_0;  alias, 1 drivers
S_0000027cd3c46640 .scope module, "dff0" "D_FF" 4 9, 5 1 0, S_0000027cd3c464b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027cd3c3d070_0 .net "clk", 0 0, L_0000027cd3c9a230;  alias, 1 drivers
v0000027cd3c3c710_0 .net "d", 0 0, L_0000027cd3c3d600;  alias, 1 drivers
v0000027cd3c3d110_0 .var "q", 0 0;
v0000027cd3c3d1b0_0 .net "reset", 0 0, v0000027cd3c9a730_0;  alias, 1 drivers
E_0000027cd3c37d60/0 .event negedge, v0000027cd3c3d070_0;
E_0000027cd3c37d60/1 .event posedge, v0000027cd3c3cdf0_0;
E_0000027cd3c37d60 .event/or E_0000027cd3c37d60/0, E_0000027cd3c37d60/1;
S_0000027cd3c467d0 .scope module, "tff2" "T_FF" 3 9, 4 1 0, S_0000027cd3c46fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000027cd3c3d910 .functor NOT 1, v0000027cd3c3c530_0, C4<0>, C4<0>, C4<0>;
v0000027cd3c3c670_0 .net "clk", 0 0, L_0000027cd3c990b0;  1 drivers
v0000027cd3c3cb70_0 .net "d", 0 0, L_0000027cd3c3d910;  1 drivers
v0000027cd3c3ca30_0 .net "q", 0 0, v0000027cd3c3c530_0;  1 drivers
v0000027cd3c3cc10_0 .net "reset", 0 0, v0000027cd3c9a730_0;  alias, 1 drivers
S_0000027cd3d0d800 .scope module, "dff0" "D_FF" 4 9, 5 1 0, S_0000027cd3c467d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027cd3c3c990_0 .net "clk", 0 0, L_0000027cd3c990b0;  alias, 1 drivers
v0000027cd3c3c3f0_0 .net "d", 0 0, L_0000027cd3c3d910;  alias, 1 drivers
v0000027cd3c3c530_0 .var "q", 0 0;
v0000027cd3c3c5d0_0 .net "reset", 0 0, v0000027cd3c9a730_0;  alias, 1 drivers
E_0000027cd3c376e0/0 .event negedge, v0000027cd3c3c990_0;
E_0000027cd3c376e0/1 .event posedge, v0000027cd3c3cdf0_0;
E_0000027cd3c376e0 .event/or E_0000027cd3c376e0/0, E_0000027cd3c376e0/1;
S_0000027cd3d0d990 .scope module, "tff3" "T_FF" 3 10, 4 1 0, S_0000027cd3c46fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000027cd3c3d670 .functor NOT 1, v0000027cd3c99bf0_0, C4<0>, C4<0>, C4<0>;
v0000027cd3c99010_0 .net "clk", 0 0, L_0000027cd3c98f70;  1 drivers
v0000027cd3c995b0_0 .net "d", 0 0, L_0000027cd3c3d670;  1 drivers
v0000027cd3c98e30_0 .net "q", 0 0, v0000027cd3c99bf0_0;  1 drivers
v0000027cd3c98bb0_0 .net "reset", 0 0, v0000027cd3c9a730_0;  alias, 1 drivers
S_0000027cd3d0db20 .scope module, "dff0" "D_FF" 4 9, 5 1 0, S_0000027cd3d0d990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027cd3c99650_0 .net "clk", 0 0, L_0000027cd3c98f70;  alias, 1 drivers
v0000027cd3c99150_0 .net "d", 0 0, L_0000027cd3c3d670;  alias, 1 drivers
v0000027cd3c99bf0_0 .var "q", 0 0;
v0000027cd3c98a70_0 .net "reset", 0 0, v0000027cd3c9a730_0;  alias, 1 drivers
E_0000027cd3c377a0/0 .event negedge, v0000027cd3c99650_0;
E_0000027cd3c377a0/1 .event posedge, v0000027cd3c3cdf0_0;
E_0000027cd3c377a0 .event/or E_0000027cd3c377a0/0, E_0000027cd3c377a0/1;
    .scope S_0000027cd3c472f0;
T_0 ;
    %wait E_0000027cd3c375a0;
    %load/vec4 v0000027cd3c3cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cd3c3cd50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027cd3c3cad0_0;
    %assign/vec4 v0000027cd3c3cd50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027cd3c46640;
T_1 ;
    %wait E_0000027cd3c37d60;
    %load/vec4 v0000027cd3c3d1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cd3c3d110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027cd3c3c710_0;
    %assign/vec4 v0000027cd3c3d110_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027cd3d0d800;
T_2 ;
    %wait E_0000027cd3c376e0;
    %load/vec4 v0000027cd3c3c5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cd3c3c530_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027cd3c3c3f0_0;
    %assign/vec4 v0000027cd3c3c530_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027cd3d0db20;
T_3 ;
    %wait E_0000027cd3c377a0;
    %load/vec4 v0000027cd3c98a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cd3c99bf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027cd3c99150_0;
    %assign/vec4 v0000027cd3c99bf0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027cd3c3ed60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027cd3c99830_0, 0, 1;
    %vpi_call 2 11 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027cd3c46fd0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000027cd3c3ed60;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000027cd3c99830_0;
    %inv;
    %store/vec4 v0000027cd3c99830_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027cd3c3ed60;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027cd3c9a730_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027cd3c9a730_0, 0, 1;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027cd3c9a730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027cd3c9a730_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027cd3c3ed60;
T_7 ;
    %vpi_call 2 27 "$monitor", $time, " output q = %d", v0000027cd3c996f0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "RCC_tb.v";
    "ripple_carry_counter.v";
    "T_FF.v";
    "D_FF.v";
