* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Oct 23 2022 21:13:07

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CB132

Design statistics:
------------------
    FFs:                  153
    LUTs:                 296
    RAMs:                 2
    IOBs:                 17
    GBs:                  4
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 307/7680
        Combinational Logic Cells: 154      out of   7680      2.00521%
        Sequential Logic Cells:    153      out of   7680      1.99219%
        Logic Tiles:               70       out of   960       7.29167%
    Registers: 
        Logic Registers:           153      out of   7680      1.99219%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    2        out of   32        6.25%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                5        out of   95        5.26316%
        Output Pins:               12       out of   95        12.6316%
        InOut Pins:                0        out of   95        0%
    Global Buffers:                4        out of   8         50%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 5        out of   24        20.8333%
    Bank 1: 8        out of   25        32%
    Bank 0: 1        out of   24        4.16667%
    Bank 2: 3        out of   22        13.6364%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name      
    ----------  ---------  -----------  -------  -------  -----------                   -----------      
    G1          Input      SB_LVCMOS    No       3        Simple Input                  adc[2]           
    J1          Input      SB_LVCMOS    No       3        Simple Input                  adc[0]           
    J3          Input      SB_LVCMOS    No       3        Simple Input                  adc[1]           
    P7          Input      SB_LVCMOS    No       2        Simple Input                  clk              
    P8          Input      SB_LVCMOS    No       2        Simple Input                  rst_n            

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name      
    ----------  ---------  -----------  -------  -------  -----------                   -----------      
    A3          Output     SB_LVCMOS    No       0        Simple Output                 adc_chip_select  
    D1          Output     SB_LVCMOS    No       3        Simple Output                 adc_clock        
    E1          Output     SB_LVCMOS    No       3        Simple Output                 adc_data_out     
    J11         Output     SB_LVCMOS    No       1        Simple Output                 led[0]           
    K11         Output     SB_LVCMOS    No       1        Simple Output                 led[1]           
    K12         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  led[2]           
    K14         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  led[3]           
    L12         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  led[4]           
    L14         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  led[5]           
    M9          Output     SB_LVCMOS    No       2        Simple Output                 usb_tx           
    M12         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  led[6]           
    N14         Output     SB_LVCMOS    No       1        Simple Output                 led[7]           

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name           
    -------------  -------  ---------  ------  -----------           
    6              2        IO         157     clk_c_g               
    2              1                   71      M_reset_cond_out_g_0  
    4              0                   68      N_508_g               
    3              3                   24      N_169_0_g             


Router Summary:
---------------
    Status:  Successful
    Runtime: 20 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     2220 out of 146184      1.51863%
                          Span 4      264 out of  29696      0.889009%
                         Span 12       45 out of   5632      0.799006%
                  Global network        4 out of      8      50%
      Vertical Inter-LUT Connect       32 out of   6720      0.47619%


