// Seed: 2775511293
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0
    , id_4,
    output id_1,
    input id_2,
    output logic id_3
);
  logic id_5;
  type_9(
      id_3, 1, 1
  );
  assign id_3 = id_0;
  assign id_5 = id_4;
endmodule
