[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: reg1
[INFO ODB-0130]     Created 3 pins.
[INFO ODB-0131]     Created 8 components and 39 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 16 connections.
[INFO ODB-0133]     Created 10 nets and 20 connections.
{
"path": [
  {
    "instance": "",
    "cell": "reg1",
    "verilog_src": "",
    "pin": "clk",
    "x": 0.000100000,
    "y": 0.000033330,
    "arrival": 0.000e+00,
    "capacitance": 2.924e-15,
    "slew": 0.000e+00
  },
  {
    "instance": "c2",
    "cell": "BUF_X1",
    "verilog_src": "",
    "pin": "c2/A",
    "net": "clk",
    "x": 0.000200125,
    "y": 0.000100612,
    "arrival": 0.000e+00,
    "slew": 0.000e+00
  },
  {
    "instance": "c2",
    "cell": "BUF_X1",
    "verilog_src": "",
    "pin": "c2/Z",
    "net": "clk2",
    "x": 0.000200465,
    "y": 0.000100715,
    "arrival": 1.618e-11,
    "capacitance": 9.497e-16,
    "slew": 5.514e-12
  },
  {
    "instance": "r2",
    "cell": "DFF_X1",
    "verilog_src": "",
    "pin": "r2/CK",
    "net": "clk2",
    "x": 0.000201615,
    "y": 0.000100615,
    "arrival": 1.618e-11,
    "slew": 5.514e-12
  },
  {
    "instance": "r2",
    "cell": "DFF_X1",
    "verilog_src": "",
    "pin": "r2/Q",
    "net": "r2q",
    "x": 0.000203135,
    "y": 0.000100695,
    "arrival": 8.371e-11,
    "capacitance": 9.747e-16,
    "slew": 7.314e-12
  },
  {
    "instance": "u1",
    "cell": "BUF_X1",
    "verilog_src": "",
    "pin": "u1/A",
    "net": "r2q",
    "x": 0.000400125,
    "y": 0.000100612,
    "arrival": 8.371e-11,
    "slew": 7.314e-12
  },
  {
    "instance": "u1",
    "cell": "BUF_X1",
    "verilog_src": "",
    "pin": "u1/Z",
    "net": "u1z",
    "x": 0.000400465,
    "y": 0.000100715,
    "arrival": 1.030e-10,
    "capacitance": 9.746e-16,
    "slew": 5.617e-12
  },
  {
    "instance": "u2",
    "cell": "AND2_X1",
    "verilog_src": "",
    "pin": "u2/A2",
    "net": "u1z",
    "x": 0.000100315,
    "y": 0.000400613,
    "arrival": 1.030e-10,
    "slew": 5.617e-12
  },
  {
    "instance": "u2",
    "cell": "AND2_X1",
    "verilog_src": "",
    "pin": "u2/ZN",
    "net": "u2z",
    "x": 0.000100655,
    "y": 0.000400720,
    "arrival": 1.313e-10,
    "capacitance": 1.140e-15,
    "slew": 7.352e-12
  },
  {
    "instance": "r3",
    "cell": "DFF_X1",
    "verilog_src": "",
    "pin": "r3/D",
    "net": "u2z",
    "x": 0.000300890,
    "y": 0.000300615,
    "arrival": 1.313e-10,
    "slew": 7.352e-12
  }
]
}

