// Seed: 345836349
module module_0 (
    output wor  id_0,
    output tri0 id_1
);
  wire id_3 = id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd65,
    parameter id_2  = 32'd59,
    parameter id_21 = 32'd36
) (
    input tri0 _id_0,
    input supply1 id_1
    , id_19,
    input wand _id_2,
    input tri id_3,
    output tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8,
    output tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    output tri0 id_12,
    output tri1 id_13,
    input wor id_14,
    input uwire id_15,
    input tri0 id_16,
    output supply0 id_17
);
  wire id_20;
  ;
  wire _id_21;
  wire [id_21 : -1  &  -1] id_22;
  logic [-1 : {  -1  +  -1  + "" ,  !  id_0  -  id_2  }  +  (  1  )] id_23 = id_16;
  module_0 modCall_1 (
      id_13,
      id_12
  );
endmodule
