simFuncDPLList = '((nil libName "MU0_lib" cellName "mux_2to1_12bit"
    viewName "functional" filePath "/home/mbax3jp2/Cadence/COMP12111/MU0_lib/mux_2to1_12bit/functional/verilog.v"
    ) 
    (nil libName "MU0_lib" cellName "mux_2to1_16bit"
    viewName "functional" filePath "/home/mbax3jp2/Cadence/COMP12111/MU0_lib/mux_2to1_16bit/functional/verilog.v"
    ) 
    (nil libName "MU0_lib" cellName "memory_2"
    viewName "functional" filePath "/home/mbax3jp2/Cadence/COMP12111/MU0_lib/memory_2/functional/verilog.v"
    ) 
    (nil libName "MU0_lib" cellName "enc_8_3"
    viewName "functional" filePath "/home/mbax3jp2/Cadence/COMP12111/MU0_lib/enc_8_3/functional/verilog.v"
    ) 
    (nil libName "MU0_lib" cellName "display_ID"
    viewName "functional" filePath "/home/mbax3jp2/Cadence/COMP12111/MU0_lib/display_ID/functional/verilog.v"
    )
    (nil libName "ENGLAB_12111" cellName "key_scan"
    viewName "functional" filePath "/cadtools5/xil_cds_design_kits/ENGLAB_12111/key_scan/functional/verilog.v"
    ) 
    (nil libName "ENGLAB_12111" cellName "display_scan"
    viewName "functional" filePath "/cadtools5/xil_cds_design_kits/ENGLAB_12111/display_scan/functional/verilog.v"
    )
)
