INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/Sell/Sell.srcs/sources_1/new/sell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sell
WARNING: [VRFC 10-1315] redeclaration of ansi port y is not allowed [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/Sell/Sell.srcs/sources_1/new/sell.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/Sell/Sell.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/Sell/Sell.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
