{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.717937",
   "Default View_TopLeft":"2463,-648",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -600 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -600 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -600 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -600 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -600 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 5940 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 5940 -y 180 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -600 -y 450 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -600 -y 430 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 5 -x 5940 -y 220 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 5 -x 5940 -y 200 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 5 -x 5940 -y 390 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 5 -x 5940 -y 60 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 5 -x 5940 -y 120 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 5 -x 5940 -y 140 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 5 -x 5940 -y 80 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -600 -y 630 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -600 -y 610 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 5 -x 5940 -y 100 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 5 -x 5940 -y 240 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 5 -x 5940 -y 0 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 5 -x 5940 -y 260 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 5 -x 5940 -y 20 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -290 -y 440 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 2 -x 270 -y 1630 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 270 -y -810 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -290 -y 650 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 2 -x 270 -y -1270 -defaultsOSRD
preplace inst feedback_and_generation -pg 1 -lvl 3 -x 1990 -y 886 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 4 -x 5714 -y 230 -defaultsOSRD
preplace inst downsampling -pg 1 -lvl 3 -x 1990 -y -238 -defaultsOSRD
preplace inst feedback_and_generation|CBC_0 -pg 1 -lvl 1 -x 2180 -y 1116 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_5 -pg 1 -lvl 2 -x 2710 -y 1766 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_2 -pg 1 -lvl 2 -x 2710 -y 1076 -defaultsOSRD
preplace inst feedback_and_generation|CH1_mult2 -pg 1 -lvl 2 -x 2710 -y 906 -defaultsOSRD
preplace inst feedback_and_generation|ch1_output_dac_mem_split -pg 1 -lvl 4 -x 3510 -y 1556 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_4 -pg 1 -lvl 2 -x 2710 -y 1546 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_3 -pg 1 -lvl 2 -x 2710 -y 1286 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_1 -pg 1 -lvl 2 -x 2710 -y 746 -defaultsOSRD
preplace inst feedback_and_generation|feedback_combined_0 -pg 1 -lvl 3 -x 3160 -y 1546 -defaultsOSRD
preplace inst feedback_and_generation|CH2_multiplier_breakout -pg 1 -lvl 1 -x 2180 -y 1406 -defaultsOSRD
preplace inst feedback_and_generation|CH1_multiplier_breakout -pg 1 -lvl 1 -x 2180 -y 1696 -defaultsOSRD
preplace inst downsampling|fir_compiler_0 -pg 1 -lvl 4 -x 3100 -y -78 -defaultsOSRD
preplace inst downsampling|axis_combiner_1 -pg 1 -lvl 2 -x 2440 -y -128 -defaultsOSRD
preplace inst downsampling|axis_combiner_2 -pg 1 -lvl 1 -x 2100 -y -158 -defaultsOSRD
preplace inst downsampling|fir_compiler_1 -pg 1 -lvl 4 -x 3100 -y -238 -defaultsOSRD
preplace inst downsampling|axis_broadcaster_0 -pg 1 -lvl 3 -x 2770 -y -108 -defaultsOSRD
preplace inst downsampling|AXI_mux_0 -pg 1 -lvl 5 -x 3410 -y -188 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 NJ 450
preplace netloc adc_clk_n_i_1 1 0 1 -580J 430n
preplace netloc rst_0_peripheral_aresetn 1 1 2 -70 1500 480
preplace netloc slice_0_dout 1 2 1 630J -820n
preplace netloc slice_3_dout 1 1 2 -30 -520 460
preplace netloc pll_0_clk_out1 1 0 4 -550 740 -80 -48 700 210 N
preplace netloc slice_1_dout 1 1 2 -40 -530 430J
preplace netloc const_0_dout 1 0 3 -560 730 N 730 480
preplace netloc feedback_combined_0_trig_out 1 3 2 3860 110 5840
preplace netloc adc_dat_a_i_1 1 0 1 -580J 630n
preplace netloc adc_dat_b_i_1 1 0 1 -570J 610n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 4 -50 470 N 470 N 470 5880
preplace netloc Reg_Brakeout_dout4 1 2 1 580J -860n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 4 1 5900 100n
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 4 1 5850 60n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 4 1 5890 120n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 4 1 5910 140n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 4 1 5870 80n
preplace netloc Core_locked 1 1 3 NJ 460 NJ 460 3900
preplace netloc Core_clk_out2 1 1 3 -90J 430 NJ 430 3870
preplace netloc Core_clk_out3 1 1 3 -60J 450 NJ 450 3890
preplace netloc sts_data_1 1 1 2 -20 -510 440J
preplace netloc Memory_IO_sts_data1 1 1 2 -20 -540 450
preplace netloc Reg_Brakeout_Dout9 1 2 1 560J -700n
preplace netloc Reg_Brakeout_Dout 1 2 1 570J -740n
preplace netloc Memory_IO_cfg_data 1 1 2 -10 -550 470
preplace netloc polynomial_target_1 1 2 1 520 -640n
preplace netloc displacement_int_ext_1 1 2 1 490 -620n
preplace netloc velocity_int_ext_1 1 2 1 500 -660n
preplace netloc input_select2_1 1 2 1 510 -680n
preplace netloc input_select1_1 1 2 1 530 -720n
preplace netloc input_select_1 1 2 1 550 -760n
preplace netloc continuous_output_in_1 1 2 1 540 -800n
preplace netloc Reg_Brakeout_Dout15 1 2 1 590 -600n
preplace netloc writer_0_M_AXI 1 0 3 -570 570 N 570 430
preplace netloc ch1_mem_fb_split_M04_AXIS 1 2 1 690J -1260n
preplace netloc feedback_and_generation_M00_AXIS 1 2 2 740 40 3820
preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 -100 400n
preplace netloc ch1_mem_fb_split_M06_AXIS 1 2 1 720 -1220n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 -120 -1290n
preplace netloc ps_0_FIXED_IO 1 1 4 -110 200 N 200 3850 130 5860
preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 -110 420n
preplace netloc S_AXIS_RNG2_1 1 2 1 620 -920n
preplace netloc conv_0_M_AXIS 1 1 3 -10 440 N 440 3830
preplace netloc ps_0_DDR 1 1 4 -130 190 N 190 3840 120 5880
preplace netloc Reg_Brakeout_M_AXIS3 1 2 1 610 -980n
preplace netloc Reg_Brakeout_M_AXIS4 1 2 1 600 -940n
preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 1 740 -1340n
preplace netloc feedback_and_generation_M01_AXIS 1 3 1 3880 190n
preplace netloc S_AXIS_ADC2_1 1 2 1 650 -1280n
preplace netloc ch1_mem_fb_split_M02_AXIS 1 2 1 660J -1300n
preplace netloc S_AXIS_CFG2_1 1 2 1 670 -960n
preplace netloc ch1_mem_fb_split_M01_AXIS 1 2 1 730 -1320n
preplace netloc ch1_mem_fb_split_M05_AXIS 1 2 1 680J -1240n
preplace netloc ch1_mem_fb_split_M07_AXIS 1 2 1 710 -1200n
preplace netloc S_AXIS_CFG_1 1 2 1 640 -1000n
preplace netloc feedback_and_generation|pll_0_clk_out1 1 0 4 1920 936 2530 1386 2930 1316 3350J
preplace netloc feedback_and_generation|Net1 1 0 3 1900 1546 2550J 1426 2910
preplace netloc feedback_and_generation|trig_in_1 1 0 1 1910 1106n
preplace netloc feedback_and_generation|sel_1 1 0 3 1950 946 2520 1406 2850J
preplace netloc feedback_and_generation|CBC_0_OP8 1 1 1 2450 1166n
preplace netloc feedback_and_generation|CBC_0_OP7 1 1 1 2470 1146n
preplace netloc feedback_and_generation|CBC_0_OP4 1 1 1 2400 1066n
preplace netloc feedback_and_generation|CBC_0_OP3 1 1 1 2380 1026n
preplace netloc feedback_and_generation|polynomial_target_1 1 0 1 1890 1186n
preplace netloc feedback_and_generation|displacement_int_ext_1 1 0 1 1980 1166n
preplace netloc feedback_and_generation|velocity_int_ext_1 1 0 1 1970 1146n
preplace netloc feedback_and_generation|input_select2_1 1 0 1 1960 1126n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP2 1 1 1 2380 1366n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP1 1 1 1 2440 1346n
preplace netloc feedback_and_generation|input_select1_1 1 0 1 2000 1456n
preplace netloc feedback_and_generation|CH1_OP4 1 1 1 2540 1086n
preplace netloc feedback_and_generation|CH1_OP3 1 1 1 2490 1046n
preplace netloc feedback_and_generation|input_select_1 1 0 1 2010 1746n
preplace netloc feedback_and_generation|multiplier_breakout_0_OP6 1 1 1 2430 926n
preplace netloc feedback_and_generation|multiplier_breakout_0_OP5 1 1 1 2420 906n
preplace netloc feedback_and_generation|rst_0_peripheral_aresetn 1 0 4 NJ 1886 NJ 1886 2900J 1326 3330
preplace netloc feedback_and_generation|feedback_combined_0_trig_out 1 3 2 3340 1476 3680J
preplace netloc feedback_and_generation|CBC_OFFSET 1 1 2 2460J 1176 2940
preplace netloc feedback_and_generation|continuous_output_in_1 1 0 3 NJ 1906 NJ 1906 2960
preplace netloc feedback_and_generation|CBC_trigger_out 1 1 2 2560J 1396 2980
preplace netloc feedback_and_generation|multiplier_breakout_0_trigger_out 1 1 2 2410 1646 2870J
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP6 1 1 1 2410 1446n
preplace netloc feedback_and_generation|CBC_0_OP6 1 1 1 2510 1126n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP5 1 1 1 2460 1426n
preplace netloc feedback_and_generation|CBC_0_OP5 1 1 1 2400 1106n
preplace netloc feedback_and_generation|CH2_OP4 1 1 1 2480 1296n
preplace netloc feedback_and_generation|CBC_0_OP10 1 1 1 2500 1206n
preplace netloc feedback_and_generation|CH2_OP3 1 1 1 2460 1256n
preplace netloc feedback_and_generation|CBC_0_OP9 1 1 1 2550 1186n
preplace netloc feedback_and_generation|CH1_OP2 1 1 1 2360 756n
preplace netloc feedback_and_generation|CBC_0_OP2 1 1 1 2370 736n
preplace netloc feedback_and_generation|CH1_OP1 1 1 1 2390 716n
preplace netloc feedback_and_generation|CBC_0_OP1 1 1 1 2350 696n
preplace netloc feedback_and_generation|Shared_mult_1_P 1 2 1 2970 746n
preplace netloc feedback_and_generation|Shared_mult_2_P 1 2 1 2920 1076n
preplace netloc feedback_and_generation|Shared_mult_3_P 1 2 1 2880 1286n
preplace netloc feedback_and_generation|Shared_mult_4_P 1 2 1 2850 1546n
preplace netloc feedback_and_generation|Shared_mult_5_P 1 2 1 2990 1706n
preplace netloc feedback_and_generation|CH1_mult2_P 1 2 1 2990 906n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OFFSET 1 1 2 2560 1436 2860J
preplace netloc feedback_and_generation|CH1_multiplier_breakout_OFFSET 1 1 2 2370 1656 2940J
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP7 1 1 2 2500 1416 2890J
preplace netloc feedback_and_generation|CH1_multiplier_breakout_OP7 1 1 2 2350 1866 2950J
preplace netloc feedback_and_generation|S_AXIS_CFG1_1 1 0 1 1880 1626n
preplace netloc feedback_and_generation|S_AXIS_CFG_1 1 0 1 1930 1336n
preplace netloc feedback_and_generation|Conn10 1 0 1 1930 1026n
preplace netloc feedback_and_generation|Conn7 1 0 1 N 1356
preplace netloc feedback_and_generation|Conn6 1 0 1 1940 1336n
preplace netloc feedback_and_generation|Conn9 1 0 1 N 1046
preplace netloc feedback_and_generation|S_AXIS_RNG1_1 1 0 1 1930 1606n
preplace netloc feedback_and_generation|Conn1 1 4 1 N 1546
preplace netloc feedback_and_generation|feedback_combined_0_M_AXIS 1 3 1 N 1536
preplace netloc feedback_and_generation|Conn4 1 0 1 N 1646
preplace netloc feedback_and_generation|Conn5 1 4 1 3670 1526n
preplace netloc feedback_and_generation|S_AXIS_RNG2_1 1 0 1 2000 1316n
preplace netloc feedback_and_generation|Conn3 1 0 1 1990 1626n
preplace netloc feedback_and_generation|Conn8 1 0 1 1940 1026n
preplace netloc downsampling|pll_0_clk_out1 1 0 5 1930 -58 2270 -38 2610 -28 2950 -158 NJ
preplace netloc downsampling|slice_0_dout 1 0 4 1940 -48 2280 -28 2600 -18 2940
preplace netloc downsampling|select1_1 1 0 5 NJ 2 NJ 2 NJ 2 NJ 2 3260
preplace netloc downsampling|AXI_mux_0_M_AXIS 1 5 1 N -188
preplace netloc downsampling|Conn3 1 0 2 NJ -68 2260
preplace netloc downsampling|Conn2 1 0 1 N -168
preplace netloc downsampling|axis_combiner_2_M_AXIS 1 1 1 N -158
preplace netloc downsampling|Conn1 1 0 1 N -188
preplace netloc downsampling|fir_compiler_1_M_AXIS_DATA 1 4 1 3250 -238n
preplace netloc downsampling|axis_broadcaster_0_M01_AXIS 1 3 1 N -98
preplace netloc downsampling|axis_combiner_1_M_AXIS 1 2 1 N -128
preplace netloc downsampling|axis_broadcaster_0_M00_AXIS 1 3 1 2930 -258n
preplace netloc downsampling|fir_compiler_0_M_AXIS_DATA 1 4 1 3250 -198n
levelinfo -pg 1 -600 -290 270 1990 5714 5940
levelinfo -hier feedback_and_generation * 2180 2710 3160 3510 *
levelinfo -hier downsampling * 2100 2440 2770 3100 3410 *
pagesize -pg 1 -db -bbox -sgen -780 -19800 6110 3310
pagesize -hier feedback_and_generation -db -bbox -sgen 1850 636 3710 1916
pagesize -hier downsampling -db -bbox -sgen 1900 -318 3590 12
"
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
}
