
hpvdt_speedcadance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004818  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08004928  08004928  00005928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cc0  08004cc0  000061d4  2**0
                  CONTENTS
  4 .ARM          00000008  08004cc0  08004cc0  00005cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004cc8  08004cc8  000061d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cc8  08004cc8  00005cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ccc  08004ccc  00005ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08004cd0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  200001d4  08004ea4  000061d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  08004ea4  00006398  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000061d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000061c5  00000000  00000000  000061fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001466  00000000  00000000  0000c3c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000758  00000000  00000000  0000d828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000592  00000000  00000000  0000df80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178f6  00000000  00000000  0000e512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000096bd  00000000  00000000  00025e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008403b  00000000  00000000  0002f4c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b3500  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cf8  00000000  00000000  000b3544  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b1  00000000  00000000  000b623c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08004910 	.word	0x08004910

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08004910 	.word	0x08004910

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a8c:	f000 fa56 	bl	8000f3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a90:	f000 f810 	bl	8000ab4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a94:	f000 f878 	bl	8000b88 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a98:	f000 f848 	bl	8000b2c <MX_I2C1_Init>
	            ssd1306_UpdateScreen();
	        }
#endif

#ifndef SPEED_SENSING
	 HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000a9c:	2110      	movs	r1, #16
 8000a9e:	4804      	ldr	r0, [pc, #16]	@ (8000ab0 <main+0x28>)
 8000aa0:	f000 fd52 	bl	8001548 <HAL_GPIO_TogglePin>
	 HAL_Delay(500);
 8000aa4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000aa8:	f000 faaa 	bl	8001000 <HAL_Delay>
	 HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000aac:	bf00      	nop
 8000aae:	e7f5      	b.n	8000a9c <main+0x14>
 8000ab0:	40010800 	.word	0x40010800

08000ab4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b090      	sub	sp, #64	@ 0x40
 8000ab8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aba:	f107 0318 	add.w	r3, r7, #24
 8000abe:	2228      	movs	r2, #40	@ 0x28
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f001 fffb 	bl	8002abe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
 8000ad4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ada:	2301      	movs	r3, #1
 8000adc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ade:	2310      	movs	r3, #16
 8000ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ae6:	f107 0318 	add.w	r3, r7, #24
 8000aea:	4618      	mov	r0, r3
 8000aec:	f000 fe8a 	bl	8001804 <HAL_RCC_OscConfig>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000af6:	f000 f891 	bl	8000c1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000afa:	230f      	movs	r3, #15
 8000afc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f001 f8f8 	bl	8001d08 <HAL_RCC_ClockConfig>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b1e:	f000 f87d 	bl	8000c1c <Error_Handler>
  }
}
 8000b22:	bf00      	nop
 8000b24:	3740      	adds	r7, #64	@ 0x40
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
	...

08000b2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b30:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b32:	4a13      	ldr	r2, [pc, #76]	@ (8000b80 <MX_I2C1_Init+0x54>)
 8000b34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b36:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b38:	4a12      	ldr	r2, [pc, #72]	@ (8000b84 <MX_I2C1_Init+0x58>)
 8000b3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b50:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <MX_I2C1_Init+0x50>)
 8000b6a:	f000 fd07 	bl	800157c <HAL_I2C_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b74:	f000 f852 	bl	8000c1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	200001f0 	.word	0x200001f0
 8000b80:	40005400 	.word	0x40005400
 8000b84:	000186a0 	.word	0x000186a0

08000b88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8e:	f107 0308 	add.w	r3, r7, #8
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <MX_GPIO_Init+0x8c>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	4a1c      	ldr	r2, [pc, #112]	@ (8000c14 <MX_GPIO_Init+0x8c>)
 8000ba2:	f043 0304 	orr.w	r3, r3, #4
 8000ba6:	6193      	str	r3, [r2, #24]
 8000ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c14 <MX_GPIO_Init+0x8c>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	607b      	str	r3, [r7, #4]
 8000bb2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb4:	4b17      	ldr	r3, [pc, #92]	@ (8000c14 <MX_GPIO_Init+0x8c>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	4a16      	ldr	r2, [pc, #88]	@ (8000c14 <MX_GPIO_Init+0x8c>)
 8000bba:	f043 0308 	orr.w	r3, r3, #8
 8000bbe:	6193      	str	r3, [r2, #24]
 8000bc0:	4b14      	ldr	r3, [pc, #80]	@ (8000c14 <MX_GPIO_Init+0x8c>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	f003 0308 	and.w	r3, r3, #8
 8000bc8:	603b      	str	r3, [r7, #0]
 8000bca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2110      	movs	r1, #16
 8000bd0:	4811      	ldr	r0, [pc, #68]	@ (8000c18 <MX_GPIO_Init+0x90>)
 8000bd2:	f000 fca1 	bl	8001518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : HALLEFFECT_Pin */
  GPIO_InitStruct.Pin = HALLEFFECT_Pin;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(HALLEFFECT_GPIO_Port, &GPIO_InitStruct);
 8000be2:	f107 0308 	add.w	r3, r7, #8
 8000be6:	4619      	mov	r1, r3
 8000be8:	480b      	ldr	r0, [pc, #44]	@ (8000c18 <MX_GPIO_Init+0x90>)
 8000bea:	f000 fb11 	bl	8001210 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000bee:	2310      	movs	r3, #16
 8000bf0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000bfe:	f107 0308 	add.w	r3, r7, #8
 8000c02:	4619      	mov	r1, r3
 8000c04:	4804      	ldr	r0, [pc, #16]	@ (8000c18 <MX_GPIO_Init+0x90>)
 8000c06:	f000 fb03 	bl	8001210 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c0a:	bf00      	nop
 8000c0c:	3718      	adds	r7, #24
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40010800 	.word	0x40010800

08000c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c20:	b672      	cpsid	i
}
 8000c22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <Error_Handler+0x8>

08000c28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c2e:	4b15      	ldr	r3, [pc, #84]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c30:	699b      	ldr	r3, [r3, #24]
 8000c32:	4a14      	ldr	r2, [pc, #80]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c34:	f043 0301 	orr.w	r3, r3, #1
 8000c38:	6193      	str	r3, [r2, #24]
 8000c3a:	4b12      	ldr	r3, [pc, #72]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c3c:	699b      	ldr	r3, [r3, #24]
 8000c3e:	f003 0301 	and.w	r3, r3, #1
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c46:	4b0f      	ldr	r3, [pc, #60]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c48:	69db      	ldr	r3, [r3, #28]
 8000c4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c50:	61d3      	str	r3, [r2, #28]
 8000c52:	4b0c      	ldr	r3, [pc, #48]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c54:	69db      	ldr	r3, [r3, #28]
 8000c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <HAL_MspInit+0x60>)
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	4a04      	ldr	r2, [pc, #16]	@ (8000c88 <HAL_MspInit+0x60>)
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010000 	.word	0x40010000

08000c8c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b088      	sub	sp, #32
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c94:	f107 0310 	add.w	r3, r7, #16
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a15      	ldr	r2, [pc, #84]	@ (8000cfc <HAL_I2C_MspInit+0x70>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d123      	bne.n	8000cf4 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cac:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <HAL_I2C_MspInit+0x74>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	4a13      	ldr	r2, [pc, #76]	@ (8000d00 <HAL_I2C_MspInit+0x74>)
 8000cb2:	f043 0308 	orr.w	r3, r3, #8
 8000cb6:	6193      	str	r3, [r2, #24]
 8000cb8:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <HAL_I2C_MspInit+0x74>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	f003 0308 	and.w	r3, r3, #8
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8000cc4:	23c0      	movs	r3, #192	@ 0xc0
 8000cc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cc8:	2312      	movs	r3, #18
 8000cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd0:	f107 0310 	add.w	r3, r7, #16
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	480b      	ldr	r0, [pc, #44]	@ (8000d04 <HAL_I2C_MspInit+0x78>)
 8000cd8:	f000 fa9a 	bl	8001210 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cdc:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <HAL_I2C_MspInit+0x74>)
 8000cde:	69db      	ldr	r3, [r3, #28]
 8000ce0:	4a07      	ldr	r2, [pc, #28]	@ (8000d00 <HAL_I2C_MspInit+0x74>)
 8000ce2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ce6:	61d3      	str	r3, [r2, #28]
 8000ce8:	4b05      	ldr	r3, [pc, #20]	@ (8000d00 <HAL_I2C_MspInit+0x74>)
 8000cea:	69db      	ldr	r3, [r3, #28]
 8000cec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cf0:	60bb      	str	r3, [r7, #8]
 8000cf2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000cf4:	bf00      	nop
 8000cf6:	3720      	adds	r7, #32
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40005400 	.word	0x40005400
 8000d00:	40021000 	.word	0x40021000
 8000d04:	40010c00 	.word	0x40010c00

08000d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <NMI_Handler+0x4>

08000d10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <HardFault_Handler+0x4>

08000d18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <MemManage_Handler+0x4>

08000d20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <BusFault_Handler+0x4>

08000d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d2c:	bf00      	nop
 8000d2e:	e7fd      	b.n	8000d2c <UsageFault_Handler+0x4>

08000d30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr

08000d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr

08000d48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bc80      	pop	{r7}
 8000d52:	4770      	bx	lr

08000d54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d58:	f000 f936 	bl	8000fc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  return 1;
 8000d64:	2301      	movs	r3, #1
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bc80      	pop	{r7}
 8000d6c:	4770      	bx	lr

08000d6e <_kill>:

int _kill(int pid, int sig)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b082      	sub	sp, #8
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
 8000d76:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d78:	f001 fef4 	bl	8002b64 <__errno>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2216      	movs	r2, #22
 8000d80:	601a      	str	r2, [r3, #0]
  return -1;
 8000d82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <_exit>:

void _exit (int status)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b082      	sub	sp, #8
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000d96:	f04f 31ff 	mov.w	r1, #4294967295
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f7ff ffe7 	bl	8000d6e <_kill>
  while (1) {}    /* Make sure we hang here */
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <_exit+0x12>

08000da4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b086      	sub	sp, #24
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]
 8000db4:	e00a      	b.n	8000dcc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000db6:	f3af 8000 	nop.w
 8000dba:	4601      	mov	r1, r0
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	1c5a      	adds	r2, r3, #1
 8000dc0:	60ba      	str	r2, [r7, #8]
 8000dc2:	b2ca      	uxtb	r2, r1
 8000dc4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	617b      	str	r3, [r7, #20]
 8000dcc:	697a      	ldr	r2, [r7, #20]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	dbf0      	blt.n	8000db6 <_read+0x12>
  }

  return len;
 8000dd4:	687b      	ldr	r3, [r7, #4]
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3718      	adds	r7, #24
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b086      	sub	sp, #24
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	60f8      	str	r0, [r7, #12]
 8000de6:	60b9      	str	r1, [r7, #8]
 8000de8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dea:	2300      	movs	r3, #0
 8000dec:	617b      	str	r3, [r7, #20]
 8000dee:	e009      	b.n	8000e04 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	1c5a      	adds	r2, r3, #1
 8000df4:	60ba      	str	r2, [r7, #8]
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	3301      	adds	r3, #1
 8000e02:	617b      	str	r3, [r7, #20]
 8000e04:	697a      	ldr	r2, [r7, #20]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	dbf1      	blt.n	8000df0 <_write+0x12>
  }
  return len;
 8000e0c:	687b      	ldr	r3, [r7, #4]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3718      	adds	r7, #24
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <_close>:

int _close(int file)
{
 8000e16:	b480      	push	{r7}
 8000e18:	b083      	sub	sp, #12
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr

08000e2c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e3c:	605a      	str	r2, [r3, #4]
  return 0;
 8000e3e:	2300      	movs	r3, #0
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bc80      	pop	{r7}
 8000e48:	4770      	bx	lr

08000e4a <_isatty>:

int _isatty(int file)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bc80      	pop	{r7}
 8000e5c:	4770      	bx	lr

08000e5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	b085      	sub	sp, #20
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	60f8      	str	r0, [r7, #12]
 8000e66:	60b9      	str	r1, [r7, #8]
 8000e68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e6a:	2300      	movs	r3, #0
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3714      	adds	r7, #20
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr
	...

08000e78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b086      	sub	sp, #24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e80:	4a14      	ldr	r2, [pc, #80]	@ (8000ed4 <_sbrk+0x5c>)
 8000e82:	4b15      	ldr	r3, [pc, #84]	@ (8000ed8 <_sbrk+0x60>)
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e8c:	4b13      	ldr	r3, [pc, #76]	@ (8000edc <_sbrk+0x64>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d102      	bne.n	8000e9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e94:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <_sbrk+0x64>)
 8000e96:	4a12      	ldr	r2, [pc, #72]	@ (8000ee0 <_sbrk+0x68>)
 8000e98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9a:	4b10      	ldr	r3, [pc, #64]	@ (8000edc <_sbrk+0x64>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d207      	bcs.n	8000eb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ea8:	f001 fe5c 	bl	8002b64 <__errno>
 8000eac:	4603      	mov	r3, r0
 8000eae:	220c      	movs	r2, #12
 8000eb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb6:	e009      	b.n	8000ecc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eb8:	4b08      	ldr	r3, [pc, #32]	@ (8000edc <_sbrk+0x64>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ebe:	4b07      	ldr	r3, [pc, #28]	@ (8000edc <_sbrk+0x64>)
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	4a05      	ldr	r2, [pc, #20]	@ (8000edc <_sbrk+0x64>)
 8000ec8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eca:	68fb      	ldr	r3, [r7, #12]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3718      	adds	r7, #24
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	20005000 	.word	0x20005000
 8000ed8:	00000400 	.word	0x00000400
 8000edc:	20000244 	.word	0x20000244
 8000ee0:	20000398 	.word	0x20000398

08000ee4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bc80      	pop	{r7}
 8000eee:	4770      	bx	lr

08000ef0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ef0:	f7ff fff8 	bl	8000ee4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ef4:	480b      	ldr	r0, [pc, #44]	@ (8000f24 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ef6:	490c      	ldr	r1, [pc, #48]	@ (8000f28 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8000f2c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000efc:	e002      	b.n	8000f04 <LoopCopyDataInit>

08000efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f02:	3304      	adds	r3, #4

08000f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f08:	d3f9      	bcc.n	8000efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0a:	4a09      	ldr	r2, [pc, #36]	@ (8000f30 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000f0c:	4c09      	ldr	r4, [pc, #36]	@ (8000f34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f10:	e001      	b.n	8000f16 <LoopFillZerobss>

08000f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f14:	3204      	adds	r2, #4

08000f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f18:	d3fb      	bcc.n	8000f12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f1a:	f001 fe29 	bl	8002b70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f1e:	f7ff fdb3 	bl	8000a88 <main>
  bx lr
 8000f22:	4770      	bx	lr
  ldr r0, =_sdata
 8000f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f28:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000f2c:	08004cd0 	.word	0x08004cd0
  ldr r2, =_sbss
 8000f30:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000f34:	20000398 	.word	0x20000398

08000f38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f38:	e7fe      	b.n	8000f38 <ADC1_2_IRQHandler>
	...

08000f3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f40:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <HAL_Init+0x28>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a07      	ldr	r2, [pc, #28]	@ (8000f64 <HAL_Init+0x28>)
 8000f46:	f043 0310 	orr.w	r3, r3, #16
 8000f4a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f4c:	2003      	movs	r0, #3
 8000f4e:	f000 f92b 	bl	80011a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f52:	200f      	movs	r0, #15
 8000f54:	f000 f808 	bl	8000f68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f58:	f7ff fe66 	bl	8000c28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f5c:	2300      	movs	r3, #0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40022000 	.word	0x40022000

08000f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f70:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <HAL_InitTick+0x54>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <HAL_InitTick+0x58>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f86:	4618      	mov	r0, r3
 8000f88:	f000 f935 	bl	80011f6 <HAL_SYSTICK_Config>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e00e      	b.n	8000fb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2b0f      	cmp	r3, #15
 8000f9a:	d80a      	bhi.n	8000fb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	6879      	ldr	r1, [r7, #4]
 8000fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa4:	f000 f90b 	bl	80011be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fa8:	4a06      	ldr	r2, [pc, #24]	@ (8000fc4 <HAL_InitTick+0x5c>)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	e000      	b.n	8000fb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000000 	.word	0x20000000
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	20000004 	.word	0x20000004

08000fc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fcc:	4b05      	ldr	r3, [pc, #20]	@ (8000fe4 <HAL_IncTick+0x1c>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <HAL_IncTick+0x20>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4413      	add	r3, r2
 8000fd8:	4a03      	ldr	r2, [pc, #12]	@ (8000fe8 <HAL_IncTick+0x20>)
 8000fda:	6013      	str	r3, [r2, #0]
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bc80      	pop	{r7}
 8000fe2:	4770      	bx	lr
 8000fe4:	20000008 	.word	0x20000008
 8000fe8:	20000248 	.word	0x20000248

08000fec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff0:	4b02      	ldr	r3, [pc, #8]	@ (8000ffc <HAL_GetTick+0x10>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bc80      	pop	{r7}
 8000ffa:	4770      	bx	lr
 8000ffc:	20000248 	.word	0x20000248

08001000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001008:	f7ff fff0 	bl	8000fec <HAL_GetTick>
 800100c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001018:	d005      	beq.n	8001026 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800101a:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <HAL_Delay+0x44>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	461a      	mov	r2, r3
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	4413      	add	r3, r2
 8001024:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001026:	bf00      	nop
 8001028:	f7ff ffe0 	bl	8000fec <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	429a      	cmp	r2, r3
 8001036:	d8f7      	bhi.n	8001028 <HAL_Delay+0x28>
  {
  }
}
 8001038:	bf00      	nop
 800103a:	bf00      	nop
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000008 	.word	0x20000008

08001048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001058:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001064:	4013      	ands	r3, r2
 8001066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001070:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001074:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800107a:	4a04      	ldr	r2, [pc, #16]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	60d3      	str	r3, [r2, #12]
}
 8001080:	bf00      	nop
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	bc80      	pop	{r7}
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001094:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	0a1b      	lsrs	r3, r3, #8
 800109a:	f003 0307 	and.w	r3, r3, #7
}
 800109e:	4618      	mov	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	db0a      	blt.n	80010d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	b2da      	uxtb	r2, r3
 80010c4:	490c      	ldr	r1, [pc, #48]	@ (80010f8 <__NVIC_SetPriority+0x4c>)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	0112      	lsls	r2, r2, #4
 80010cc:	b2d2      	uxtb	r2, r2
 80010ce:	440b      	add	r3, r1
 80010d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d4:	e00a      	b.n	80010ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	4908      	ldr	r1, [pc, #32]	@ (80010fc <__NVIC_SetPriority+0x50>)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	f003 030f 	and.w	r3, r3, #15
 80010e2:	3b04      	subs	r3, #4
 80010e4:	0112      	lsls	r2, r2, #4
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	440b      	add	r3, r1
 80010ea:	761a      	strb	r2, [r3, #24]
}
 80010ec:	bf00      	nop
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bc80      	pop	{r7}
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	e000e100 	.word	0xe000e100
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001100:	b480      	push	{r7}
 8001102:	b089      	sub	sp, #36	@ 0x24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f1c3 0307 	rsb	r3, r3, #7
 800111a:	2b04      	cmp	r3, #4
 800111c:	bf28      	it	cs
 800111e:	2304      	movcs	r3, #4
 8001120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3304      	adds	r3, #4
 8001126:	2b06      	cmp	r3, #6
 8001128:	d902      	bls.n	8001130 <NVIC_EncodePriority+0x30>
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	3b03      	subs	r3, #3
 800112e:	e000      	b.n	8001132 <NVIC_EncodePriority+0x32>
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001134:	f04f 32ff 	mov.w	r2, #4294967295
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43da      	mvns	r2, r3
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	401a      	ands	r2, r3
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001148:	f04f 31ff 	mov.w	r1, #4294967295
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	fa01 f303 	lsl.w	r3, r1, r3
 8001152:	43d9      	mvns	r1, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001158:	4313      	orrs	r3, r2
         );
}
 800115a:	4618      	mov	r0, r3
 800115c:	3724      	adds	r7, #36	@ 0x24
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr

08001164 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	3b01      	subs	r3, #1
 8001170:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001174:	d301      	bcc.n	800117a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001176:	2301      	movs	r3, #1
 8001178:	e00f      	b.n	800119a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800117a:	4a0a      	ldr	r2, [pc, #40]	@ (80011a4 <SysTick_Config+0x40>)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3b01      	subs	r3, #1
 8001180:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001182:	210f      	movs	r1, #15
 8001184:	f04f 30ff 	mov.w	r0, #4294967295
 8001188:	f7ff ff90 	bl	80010ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800118c:	4b05      	ldr	r3, [pc, #20]	@ (80011a4 <SysTick_Config+0x40>)
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001192:	4b04      	ldr	r3, [pc, #16]	@ (80011a4 <SysTick_Config+0x40>)
 8001194:	2207      	movs	r2, #7
 8001196:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	e000e010 	.word	0xe000e010

080011a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff ff49 	bl	8001048 <__NVIC_SetPriorityGrouping>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011be:	b580      	push	{r7, lr}
 80011c0:	b086      	sub	sp, #24
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	4603      	mov	r3, r0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011cc:	2300      	movs	r3, #0
 80011ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011d0:	f7ff ff5e 	bl	8001090 <__NVIC_GetPriorityGrouping>
 80011d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	68b9      	ldr	r1, [r7, #8]
 80011da:	6978      	ldr	r0, [r7, #20]
 80011dc:	f7ff ff90 	bl	8001100 <NVIC_EncodePriority>
 80011e0:	4602      	mov	r2, r0
 80011e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011e6:	4611      	mov	r1, r2
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff ff5f 	bl	80010ac <__NVIC_SetPriority>
}
 80011ee:	bf00      	nop
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f7ff ffb0 	bl	8001164 <SysTick_Config>
 8001204:	4603      	mov	r3, r0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001210:	b480      	push	{r7}
 8001212:	b08b      	sub	sp, #44	@ 0x2c
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800121a:	2300      	movs	r3, #0
 800121c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800121e:	2300      	movs	r3, #0
 8001220:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001222:	e169      	b.n	80014f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001224:	2201      	movs	r2, #1
 8001226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	69fa      	ldr	r2, [r7, #28]
 8001234:	4013      	ands	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	429a      	cmp	r2, r3
 800123e:	f040 8158 	bne.w	80014f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	4a9a      	ldr	r2, [pc, #616]	@ (80014b0 <HAL_GPIO_Init+0x2a0>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d05e      	beq.n	800130a <HAL_GPIO_Init+0xfa>
 800124c:	4a98      	ldr	r2, [pc, #608]	@ (80014b0 <HAL_GPIO_Init+0x2a0>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d875      	bhi.n	800133e <HAL_GPIO_Init+0x12e>
 8001252:	4a98      	ldr	r2, [pc, #608]	@ (80014b4 <HAL_GPIO_Init+0x2a4>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d058      	beq.n	800130a <HAL_GPIO_Init+0xfa>
 8001258:	4a96      	ldr	r2, [pc, #600]	@ (80014b4 <HAL_GPIO_Init+0x2a4>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d86f      	bhi.n	800133e <HAL_GPIO_Init+0x12e>
 800125e:	4a96      	ldr	r2, [pc, #600]	@ (80014b8 <HAL_GPIO_Init+0x2a8>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d052      	beq.n	800130a <HAL_GPIO_Init+0xfa>
 8001264:	4a94      	ldr	r2, [pc, #592]	@ (80014b8 <HAL_GPIO_Init+0x2a8>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d869      	bhi.n	800133e <HAL_GPIO_Init+0x12e>
 800126a:	4a94      	ldr	r2, [pc, #592]	@ (80014bc <HAL_GPIO_Init+0x2ac>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d04c      	beq.n	800130a <HAL_GPIO_Init+0xfa>
 8001270:	4a92      	ldr	r2, [pc, #584]	@ (80014bc <HAL_GPIO_Init+0x2ac>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d863      	bhi.n	800133e <HAL_GPIO_Init+0x12e>
 8001276:	4a92      	ldr	r2, [pc, #584]	@ (80014c0 <HAL_GPIO_Init+0x2b0>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d046      	beq.n	800130a <HAL_GPIO_Init+0xfa>
 800127c:	4a90      	ldr	r2, [pc, #576]	@ (80014c0 <HAL_GPIO_Init+0x2b0>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d85d      	bhi.n	800133e <HAL_GPIO_Init+0x12e>
 8001282:	2b12      	cmp	r3, #18
 8001284:	d82a      	bhi.n	80012dc <HAL_GPIO_Init+0xcc>
 8001286:	2b12      	cmp	r3, #18
 8001288:	d859      	bhi.n	800133e <HAL_GPIO_Init+0x12e>
 800128a:	a201      	add	r2, pc, #4	@ (adr r2, 8001290 <HAL_GPIO_Init+0x80>)
 800128c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001290:	0800130b 	.word	0x0800130b
 8001294:	080012e5 	.word	0x080012e5
 8001298:	080012f7 	.word	0x080012f7
 800129c:	08001339 	.word	0x08001339
 80012a0:	0800133f 	.word	0x0800133f
 80012a4:	0800133f 	.word	0x0800133f
 80012a8:	0800133f 	.word	0x0800133f
 80012ac:	0800133f 	.word	0x0800133f
 80012b0:	0800133f 	.word	0x0800133f
 80012b4:	0800133f 	.word	0x0800133f
 80012b8:	0800133f 	.word	0x0800133f
 80012bc:	0800133f 	.word	0x0800133f
 80012c0:	0800133f 	.word	0x0800133f
 80012c4:	0800133f 	.word	0x0800133f
 80012c8:	0800133f 	.word	0x0800133f
 80012cc:	0800133f 	.word	0x0800133f
 80012d0:	0800133f 	.word	0x0800133f
 80012d4:	080012ed 	.word	0x080012ed
 80012d8:	08001301 	.word	0x08001301
 80012dc:	4a79      	ldr	r2, [pc, #484]	@ (80014c4 <HAL_GPIO_Init+0x2b4>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d013      	beq.n	800130a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012e2:	e02c      	b.n	800133e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	623b      	str	r3, [r7, #32]
          break;
 80012ea:	e029      	b.n	8001340 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	3304      	adds	r3, #4
 80012f2:	623b      	str	r3, [r7, #32]
          break;
 80012f4:	e024      	b.n	8001340 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	3308      	adds	r3, #8
 80012fc:	623b      	str	r3, [r7, #32]
          break;
 80012fe:	e01f      	b.n	8001340 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	330c      	adds	r3, #12
 8001306:	623b      	str	r3, [r7, #32]
          break;
 8001308:	e01a      	b.n	8001340 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d102      	bne.n	8001318 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001312:	2304      	movs	r3, #4
 8001314:	623b      	str	r3, [r7, #32]
          break;
 8001316:	e013      	b.n	8001340 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d105      	bne.n	800132c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001320:	2308      	movs	r3, #8
 8001322:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	69fa      	ldr	r2, [r7, #28]
 8001328:	611a      	str	r2, [r3, #16]
          break;
 800132a:	e009      	b.n	8001340 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800132c:	2308      	movs	r3, #8
 800132e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	69fa      	ldr	r2, [r7, #28]
 8001334:	615a      	str	r2, [r3, #20]
          break;
 8001336:	e003      	b.n	8001340 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001338:	2300      	movs	r3, #0
 800133a:	623b      	str	r3, [r7, #32]
          break;
 800133c:	e000      	b.n	8001340 <HAL_GPIO_Init+0x130>
          break;
 800133e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	2bff      	cmp	r3, #255	@ 0xff
 8001344:	d801      	bhi.n	800134a <HAL_GPIO_Init+0x13a>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	e001      	b.n	800134e <HAL_GPIO_Init+0x13e>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3304      	adds	r3, #4
 800134e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	2bff      	cmp	r3, #255	@ 0xff
 8001354:	d802      	bhi.n	800135c <HAL_GPIO_Init+0x14c>
 8001356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	e002      	b.n	8001362 <HAL_GPIO_Init+0x152>
 800135c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135e:	3b08      	subs	r3, #8
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	210f      	movs	r1, #15
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	fa01 f303 	lsl.w	r3, r1, r3
 8001370:	43db      	mvns	r3, r3
 8001372:	401a      	ands	r2, r3
 8001374:	6a39      	ldr	r1, [r7, #32]
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	fa01 f303 	lsl.w	r3, r1, r3
 800137c:	431a      	orrs	r2, r3
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800138a:	2b00      	cmp	r3, #0
 800138c:	f000 80b1 	beq.w	80014f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001390:	4b4d      	ldr	r3, [pc, #308]	@ (80014c8 <HAL_GPIO_Init+0x2b8>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	4a4c      	ldr	r2, [pc, #304]	@ (80014c8 <HAL_GPIO_Init+0x2b8>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6193      	str	r3, [r2, #24]
 800139c:	4b4a      	ldr	r3, [pc, #296]	@ (80014c8 <HAL_GPIO_Init+0x2b8>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	60bb      	str	r3, [r7, #8]
 80013a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80013a8:	4a48      	ldr	r2, [pc, #288]	@ (80014cc <HAL_GPIO_Init+0x2bc>)
 80013aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ac:	089b      	lsrs	r3, r3, #2
 80013ae:	3302      	adds	r3, #2
 80013b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	220f      	movs	r2, #15
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	43db      	mvns	r3, r3
 80013c6:	68fa      	ldr	r2, [r7, #12]
 80013c8:	4013      	ands	r3, r2
 80013ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4a40      	ldr	r2, [pc, #256]	@ (80014d0 <HAL_GPIO_Init+0x2c0>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d013      	beq.n	80013fc <HAL_GPIO_Init+0x1ec>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	4a3f      	ldr	r2, [pc, #252]	@ (80014d4 <HAL_GPIO_Init+0x2c4>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d00d      	beq.n	80013f8 <HAL_GPIO_Init+0x1e8>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4a3e      	ldr	r2, [pc, #248]	@ (80014d8 <HAL_GPIO_Init+0x2c8>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d007      	beq.n	80013f4 <HAL_GPIO_Init+0x1e4>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4a3d      	ldr	r2, [pc, #244]	@ (80014dc <HAL_GPIO_Init+0x2cc>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d101      	bne.n	80013f0 <HAL_GPIO_Init+0x1e0>
 80013ec:	2303      	movs	r3, #3
 80013ee:	e006      	b.n	80013fe <HAL_GPIO_Init+0x1ee>
 80013f0:	2304      	movs	r3, #4
 80013f2:	e004      	b.n	80013fe <HAL_GPIO_Init+0x1ee>
 80013f4:	2302      	movs	r3, #2
 80013f6:	e002      	b.n	80013fe <HAL_GPIO_Init+0x1ee>
 80013f8:	2301      	movs	r3, #1
 80013fa:	e000      	b.n	80013fe <HAL_GPIO_Init+0x1ee>
 80013fc:	2300      	movs	r3, #0
 80013fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001400:	f002 0203 	and.w	r2, r2, #3
 8001404:	0092      	lsls	r2, r2, #2
 8001406:	4093      	lsls	r3, r2
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	4313      	orrs	r3, r2
 800140c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800140e:	492f      	ldr	r1, [pc, #188]	@ (80014cc <HAL_GPIO_Init+0x2bc>)
 8001410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001412:	089b      	lsrs	r3, r3, #2
 8001414:	3302      	adds	r3, #2
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d006      	beq.n	8001436 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001428:	4b2d      	ldr	r3, [pc, #180]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 800142a:	689a      	ldr	r2, [r3, #8]
 800142c:	492c      	ldr	r1, [pc, #176]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	4313      	orrs	r3, r2
 8001432:	608b      	str	r3, [r1, #8]
 8001434:	e006      	b.n	8001444 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001436:	4b2a      	ldr	r3, [pc, #168]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	43db      	mvns	r3, r3
 800143e:	4928      	ldr	r1, [pc, #160]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 8001440:	4013      	ands	r3, r2
 8001442:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800144c:	2b00      	cmp	r3, #0
 800144e:	d006      	beq.n	800145e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001450:	4b23      	ldr	r3, [pc, #140]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 8001452:	68da      	ldr	r2, [r3, #12]
 8001454:	4922      	ldr	r1, [pc, #136]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	4313      	orrs	r3, r2
 800145a:	60cb      	str	r3, [r1, #12]
 800145c:	e006      	b.n	800146c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800145e:	4b20      	ldr	r3, [pc, #128]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 8001460:	68da      	ldr	r2, [r3, #12]
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	43db      	mvns	r3, r3
 8001466:	491e      	ldr	r1, [pc, #120]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 8001468:	4013      	ands	r3, r2
 800146a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d006      	beq.n	8001486 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001478:	4b19      	ldr	r3, [pc, #100]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	4918      	ldr	r1, [pc, #96]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	4313      	orrs	r3, r2
 8001482:	604b      	str	r3, [r1, #4]
 8001484:	e006      	b.n	8001494 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001486:	4b16      	ldr	r3, [pc, #88]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 8001488:	685a      	ldr	r2, [r3, #4]
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	43db      	mvns	r3, r3
 800148e:	4914      	ldr	r1, [pc, #80]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 8001490:	4013      	ands	r3, r2
 8001492:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d021      	beq.n	80014e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80014a0:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	490e      	ldr	r1, [pc, #56]	@ (80014e0 <HAL_GPIO_Init+0x2d0>)
 80014a6:	69bb      	ldr	r3, [r7, #24]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	600b      	str	r3, [r1, #0]
 80014ac:	e021      	b.n	80014f2 <HAL_GPIO_Init+0x2e2>
 80014ae:	bf00      	nop
 80014b0:	10320000 	.word	0x10320000
 80014b4:	10310000 	.word	0x10310000
 80014b8:	10220000 	.word	0x10220000
 80014bc:	10210000 	.word	0x10210000
 80014c0:	10120000 	.word	0x10120000
 80014c4:	10110000 	.word	0x10110000
 80014c8:	40021000 	.word	0x40021000
 80014cc:	40010000 	.word	0x40010000
 80014d0:	40010800 	.word	0x40010800
 80014d4:	40010c00 	.word	0x40010c00
 80014d8:	40011000 	.word	0x40011000
 80014dc:	40011400 	.word	0x40011400
 80014e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80014e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <HAL_GPIO_Init+0x304>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	43db      	mvns	r3, r3
 80014ec:	4909      	ldr	r1, [pc, #36]	@ (8001514 <HAL_GPIO_Init+0x304>)
 80014ee:	4013      	ands	r3, r2
 80014f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80014f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f4:	3301      	adds	r3, #1
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	f47f ae8e 	bne.w	8001224 <HAL_GPIO_Init+0x14>
  }
}
 8001508:	bf00      	nop
 800150a:	bf00      	nop
 800150c:	372c      	adds	r7, #44	@ 0x2c
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	40010400 	.word	0x40010400

08001518 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	807b      	strh	r3, [r7, #2]
 8001524:	4613      	mov	r3, r2
 8001526:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001528:	787b      	ldrb	r3, [r7, #1]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d003      	beq.n	8001536 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800152e:	887a      	ldrh	r2, [r7, #2]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001534:	e003      	b.n	800153e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001536:	887b      	ldrh	r3, [r7, #2]
 8001538:	041a      	lsls	r2, r3, #16
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	611a      	str	r2, [r3, #16]
}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr

08001548 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800155a:	887a      	ldrh	r2, [r7, #2]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4013      	ands	r3, r2
 8001560:	041a      	lsls	r2, r3, #16
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	43d9      	mvns	r1, r3
 8001566:	887b      	ldrh	r3, [r7, #2]
 8001568:	400b      	ands	r3, r1
 800156a:	431a      	orrs	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	611a      	str	r2, [r3, #16]
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
	...

0800157c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e12b      	b.n	80017e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b00      	cmp	r3, #0
 8001598:	d106      	bne.n	80015a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff fb72 	bl	8000c8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2224      	movs	r2, #36	@ 0x24
 80015ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f022 0201 	bic.w	r2, r2, #1
 80015be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80015ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80015de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80015e0:	f000 fcda 	bl	8001f98 <HAL_RCC_GetPCLK1Freq>
 80015e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	4a81      	ldr	r2, [pc, #516]	@ (80017f0 <HAL_I2C_Init+0x274>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d807      	bhi.n	8001600 <HAL_I2C_Init+0x84>
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4a80      	ldr	r2, [pc, #512]	@ (80017f4 <HAL_I2C_Init+0x278>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	bf94      	ite	ls
 80015f8:	2301      	movls	r3, #1
 80015fa:	2300      	movhi	r3, #0
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	e006      	b.n	800160e <HAL_I2C_Init+0x92>
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	4a7d      	ldr	r2, [pc, #500]	@ (80017f8 <HAL_I2C_Init+0x27c>)
 8001604:	4293      	cmp	r3, r2
 8001606:	bf94      	ite	ls
 8001608:	2301      	movls	r3, #1
 800160a:	2300      	movhi	r3, #0
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e0e7      	b.n	80017e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4a78      	ldr	r2, [pc, #480]	@ (80017fc <HAL_I2C_Init+0x280>)
 800161a:	fba2 2303 	umull	r2, r3, r2, r3
 800161e:	0c9b      	lsrs	r3, r3, #18
 8001620:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	68ba      	ldr	r2, [r7, #8]
 8001632:	430a      	orrs	r2, r1
 8001634:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	4a6a      	ldr	r2, [pc, #424]	@ (80017f0 <HAL_I2C_Init+0x274>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d802      	bhi.n	8001650 <HAL_I2C_Init+0xd4>
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	3301      	adds	r3, #1
 800164e:	e009      	b.n	8001664 <HAL_I2C_Init+0xe8>
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001656:	fb02 f303 	mul.w	r3, r2, r3
 800165a:	4a69      	ldr	r2, [pc, #420]	@ (8001800 <HAL_I2C_Init+0x284>)
 800165c:	fba2 2303 	umull	r2, r3, r2, r3
 8001660:	099b      	lsrs	r3, r3, #6
 8001662:	3301      	adds	r3, #1
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	430b      	orrs	r3, r1
 800166a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	69db      	ldr	r3, [r3, #28]
 8001672:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001676:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	495c      	ldr	r1, [pc, #368]	@ (80017f0 <HAL_I2C_Init+0x274>)
 8001680:	428b      	cmp	r3, r1
 8001682:	d819      	bhi.n	80016b8 <HAL_I2C_Init+0x13c>
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	1e59      	subs	r1, r3, #1
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001692:	1c59      	adds	r1, r3, #1
 8001694:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001698:	400b      	ands	r3, r1
 800169a:	2b00      	cmp	r3, #0
 800169c:	d00a      	beq.n	80016b4 <HAL_I2C_Init+0x138>
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	1e59      	subs	r1, r3, #1
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80016ac:	3301      	adds	r3, #1
 80016ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016b2:	e051      	b.n	8001758 <HAL_I2C_Init+0x1dc>
 80016b4:	2304      	movs	r3, #4
 80016b6:	e04f      	b.n	8001758 <HAL_I2C_Init+0x1dc>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d111      	bne.n	80016e4 <HAL_I2C_Init+0x168>
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	1e58      	subs	r0, r3, #1
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6859      	ldr	r1, [r3, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	440b      	add	r3, r1
 80016ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80016d2:	3301      	adds	r3, #1
 80016d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016d8:	2b00      	cmp	r3, #0
 80016da:	bf0c      	ite	eq
 80016dc:	2301      	moveq	r3, #1
 80016de:	2300      	movne	r3, #0
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	e012      	b.n	800170a <HAL_I2C_Init+0x18e>
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	1e58      	subs	r0, r3, #1
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6859      	ldr	r1, [r3, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	0099      	lsls	r1, r3, #2
 80016f4:	440b      	add	r3, r1
 80016f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80016fa:	3301      	adds	r3, #1
 80016fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001700:	2b00      	cmp	r3, #0
 8001702:	bf0c      	ite	eq
 8001704:	2301      	moveq	r3, #1
 8001706:	2300      	movne	r3, #0
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <HAL_I2C_Init+0x196>
 800170e:	2301      	movs	r3, #1
 8001710:	e022      	b.n	8001758 <HAL_I2C_Init+0x1dc>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10e      	bne.n	8001738 <HAL_I2C_Init+0x1bc>
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	1e58      	subs	r0, r3, #1
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6859      	ldr	r1, [r3, #4]
 8001722:	460b      	mov	r3, r1
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	440b      	add	r3, r1
 8001728:	fbb0 f3f3 	udiv	r3, r0, r3
 800172c:	3301      	adds	r3, #1
 800172e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001732:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001736:	e00f      	b.n	8001758 <HAL_I2C_Init+0x1dc>
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	1e58      	subs	r0, r3, #1
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6859      	ldr	r1, [r3, #4]
 8001740:	460b      	mov	r3, r1
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	440b      	add	r3, r1
 8001746:	0099      	lsls	r1, r3, #2
 8001748:	440b      	add	r3, r1
 800174a:	fbb0 f3f3 	udiv	r3, r0, r3
 800174e:	3301      	adds	r3, #1
 8001750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001754:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001758:	6879      	ldr	r1, [r7, #4]
 800175a:	6809      	ldr	r1, [r1, #0]
 800175c:	4313      	orrs	r3, r2
 800175e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	69da      	ldr	r2, [r3, #28]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	431a      	orrs	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	430a      	orrs	r2, r1
 800177a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001786:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6911      	ldr	r1, [r2, #16]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	68d2      	ldr	r2, [r2, #12]
 8001792:	4311      	orrs	r1, r2
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	430b      	orrs	r3, r1
 800179a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	695a      	ldr	r2, [r3, #20]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	699b      	ldr	r3, [r3, #24]
 80017ae:	431a      	orrs	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	430a      	orrs	r2, r1
 80017b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f042 0201 	orr.w	r2, r2, #1
 80017c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2220      	movs	r2, #32
 80017d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	000186a0 	.word	0x000186a0
 80017f4:	001e847f 	.word	0x001e847f
 80017f8:	003d08ff 	.word	0x003d08ff
 80017fc:	431bde83 	.word	0x431bde83
 8001800:	10624dd3 	.word	0x10624dd3

08001804 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d101      	bne.n	8001816 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e272      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	2b00      	cmp	r3, #0
 8001820:	f000 8087 	beq.w	8001932 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001824:	4b92      	ldr	r3, [pc, #584]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f003 030c 	and.w	r3, r3, #12
 800182c:	2b04      	cmp	r3, #4
 800182e:	d00c      	beq.n	800184a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001830:	4b8f      	ldr	r3, [pc, #572]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 030c 	and.w	r3, r3, #12
 8001838:	2b08      	cmp	r3, #8
 800183a:	d112      	bne.n	8001862 <HAL_RCC_OscConfig+0x5e>
 800183c:	4b8c      	ldr	r3, [pc, #560]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001848:	d10b      	bne.n	8001862 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800184a:	4b89      	ldr	r3, [pc, #548]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d06c      	beq.n	8001930 <HAL_RCC_OscConfig+0x12c>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d168      	bne.n	8001930 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e24c      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800186a:	d106      	bne.n	800187a <HAL_RCC_OscConfig+0x76>
 800186c:	4b80      	ldr	r3, [pc, #512]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a7f      	ldr	r2, [pc, #508]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001872:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001876:	6013      	str	r3, [r2, #0]
 8001878:	e02e      	b.n	80018d8 <HAL_RCC_OscConfig+0xd4>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d10c      	bne.n	800189c <HAL_RCC_OscConfig+0x98>
 8001882:	4b7b      	ldr	r3, [pc, #492]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a7a      	ldr	r2, [pc, #488]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	4b78      	ldr	r3, [pc, #480]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a77      	ldr	r2, [pc, #476]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001894:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	e01d      	b.n	80018d8 <HAL_RCC_OscConfig+0xd4>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018a4:	d10c      	bne.n	80018c0 <HAL_RCC_OscConfig+0xbc>
 80018a6:	4b72      	ldr	r3, [pc, #456]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a71      	ldr	r2, [pc, #452]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80018ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	4b6f      	ldr	r3, [pc, #444]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a6e      	ldr	r2, [pc, #440]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80018b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	e00b      	b.n	80018d8 <HAL_RCC_OscConfig+0xd4>
 80018c0:	4b6b      	ldr	r3, [pc, #428]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a6a      	ldr	r2, [pc, #424]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80018c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018ca:	6013      	str	r3, [r2, #0]
 80018cc:	4b68      	ldr	r3, [pc, #416]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a67      	ldr	r2, [pc, #412]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80018d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d013      	beq.n	8001908 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e0:	f7ff fb84 	bl	8000fec <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018e8:	f7ff fb80 	bl	8000fec <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b64      	cmp	r3, #100	@ 0x64
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e200      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d0f0      	beq.n	80018e8 <HAL_RCC_OscConfig+0xe4>
 8001906:	e014      	b.n	8001932 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001908:	f7ff fb70 	bl	8000fec <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001910:	f7ff fb6c 	bl	8000fec <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b64      	cmp	r3, #100	@ 0x64
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e1ec      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001922:	4b53      	ldr	r3, [pc, #332]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d1f0      	bne.n	8001910 <HAL_RCC_OscConfig+0x10c>
 800192e:	e000      	b.n	8001932 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d063      	beq.n	8001a06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800193e:	4b4c      	ldr	r3, [pc, #304]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f003 030c 	and.w	r3, r3, #12
 8001946:	2b00      	cmp	r3, #0
 8001948:	d00b      	beq.n	8001962 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800194a:	4b49      	ldr	r3, [pc, #292]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f003 030c 	and.w	r3, r3, #12
 8001952:	2b08      	cmp	r3, #8
 8001954:	d11c      	bne.n	8001990 <HAL_RCC_OscConfig+0x18c>
 8001956:	4b46      	ldr	r3, [pc, #280]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d116      	bne.n	8001990 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001962:	4b43      	ldr	r3, [pc, #268]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d005      	beq.n	800197a <HAL_RCC_OscConfig+0x176>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	691b      	ldr	r3, [r3, #16]
 8001972:	2b01      	cmp	r3, #1
 8001974:	d001      	beq.n	800197a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e1c0      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800197a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	00db      	lsls	r3, r3, #3
 8001988:	4939      	ldr	r1, [pc, #228]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 800198a:	4313      	orrs	r3, r2
 800198c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800198e:	e03a      	b.n	8001a06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d020      	beq.n	80019da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001998:	4b36      	ldr	r3, [pc, #216]	@ (8001a74 <HAL_RCC_OscConfig+0x270>)
 800199a:	2201      	movs	r2, #1
 800199c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199e:	f7ff fb25 	bl	8000fec <HAL_GetTick>
 80019a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a4:	e008      	b.n	80019b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019a6:	f7ff fb21 	bl	8000fec <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d901      	bls.n	80019b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019b4:	2303      	movs	r3, #3
 80019b6:	e1a1      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d0f0      	beq.n	80019a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	695b      	ldr	r3, [r3, #20]
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	4927      	ldr	r1, [pc, #156]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	600b      	str	r3, [r1, #0]
 80019d8:	e015      	b.n	8001a06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019da:	4b26      	ldr	r3, [pc, #152]	@ (8001a74 <HAL_RCC_OscConfig+0x270>)
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e0:	f7ff fb04 	bl	8000fec <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019e8:	f7ff fb00 	bl	8000fec <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e180      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1f0      	bne.n	80019e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0308 	and.w	r3, r3, #8
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d03a      	beq.n	8001a88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	699b      	ldr	r3, [r3, #24]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d019      	beq.n	8001a4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a1a:	4b17      	ldr	r3, [pc, #92]	@ (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a20:	f7ff fae4 	bl	8000fec <HAL_GetTick>
 8001a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a26:	e008      	b.n	8001a3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a28:	f7ff fae0 	bl	8000fec <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e160      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a70 <HAL_RCC_OscConfig+0x26c>)
 8001a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d0f0      	beq.n	8001a28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a46:	2001      	movs	r0, #1
 8001a48:	f000 faba 	bl	8001fc0 <RCC_Delay>
 8001a4c:	e01c      	b.n	8001a88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a78 <HAL_RCC_OscConfig+0x274>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a54:	f7ff faca 	bl	8000fec <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a5a:	e00f      	b.n	8001a7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a5c:	f7ff fac6 	bl	8000fec <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d908      	bls.n	8001a7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e146      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
 8001a6e:	bf00      	nop
 8001a70:	40021000 	.word	0x40021000
 8001a74:	42420000 	.word	0x42420000
 8001a78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a7c:	4b92      	ldr	r3, [pc, #584]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a80:	f003 0302 	and.w	r3, r3, #2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d1e9      	bne.n	8001a5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	f000 80a6 	beq.w	8001be2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a96:	2300      	movs	r3, #0
 8001a98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a9a:	4b8b      	ldr	r3, [pc, #556]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d10d      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aa6:	4b88      	ldr	r3, [pc, #544]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	4a87      	ldr	r2, [pc, #540]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001aac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ab0:	61d3      	str	r3, [r2, #28]
 8001ab2:	4b85      	ldr	r3, [pc, #532]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac2:	4b82      	ldr	r3, [pc, #520]	@ (8001ccc <HAL_RCC_OscConfig+0x4c8>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d118      	bne.n	8001b00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ace:	4b7f      	ldr	r3, [pc, #508]	@ (8001ccc <HAL_RCC_OscConfig+0x4c8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a7e      	ldr	r2, [pc, #504]	@ (8001ccc <HAL_RCC_OscConfig+0x4c8>)
 8001ad4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ad8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ada:	f7ff fa87 	bl	8000fec <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ae2:	f7ff fa83 	bl	8000fec <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b64      	cmp	r3, #100	@ 0x64
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e103      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001af4:	4b75      	ldr	r3, [pc, #468]	@ (8001ccc <HAL_RCC_OscConfig+0x4c8>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0f0      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d106      	bne.n	8001b16 <HAL_RCC_OscConfig+0x312>
 8001b08:	4b6f      	ldr	r3, [pc, #444]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	6a1b      	ldr	r3, [r3, #32]
 8001b0c:	4a6e      	ldr	r2, [pc, #440]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b0e:	f043 0301 	orr.w	r3, r3, #1
 8001b12:	6213      	str	r3, [r2, #32]
 8001b14:	e02d      	b.n	8001b72 <HAL_RCC_OscConfig+0x36e>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d10c      	bne.n	8001b38 <HAL_RCC_OscConfig+0x334>
 8001b1e:	4b6a      	ldr	r3, [pc, #424]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	4a69      	ldr	r2, [pc, #420]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b24:	f023 0301 	bic.w	r3, r3, #1
 8001b28:	6213      	str	r3, [r2, #32]
 8001b2a:	4b67      	ldr	r3, [pc, #412]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	4a66      	ldr	r2, [pc, #408]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b30:	f023 0304 	bic.w	r3, r3, #4
 8001b34:	6213      	str	r3, [r2, #32]
 8001b36:	e01c      	b.n	8001b72 <HAL_RCC_OscConfig+0x36e>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	2b05      	cmp	r3, #5
 8001b3e:	d10c      	bne.n	8001b5a <HAL_RCC_OscConfig+0x356>
 8001b40:	4b61      	ldr	r3, [pc, #388]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	4a60      	ldr	r2, [pc, #384]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b46:	f043 0304 	orr.w	r3, r3, #4
 8001b4a:	6213      	str	r3, [r2, #32]
 8001b4c:	4b5e      	ldr	r3, [pc, #376]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b4e:	6a1b      	ldr	r3, [r3, #32]
 8001b50:	4a5d      	ldr	r2, [pc, #372]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	6213      	str	r3, [r2, #32]
 8001b58:	e00b      	b.n	8001b72 <HAL_RCC_OscConfig+0x36e>
 8001b5a:	4b5b      	ldr	r3, [pc, #364]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	4a5a      	ldr	r2, [pc, #360]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b60:	f023 0301 	bic.w	r3, r3, #1
 8001b64:	6213      	str	r3, [r2, #32]
 8001b66:	4b58      	ldr	r3, [pc, #352]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b68:	6a1b      	ldr	r3, [r3, #32]
 8001b6a:	4a57      	ldr	r2, [pc, #348]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b6c:	f023 0304 	bic.w	r3, r3, #4
 8001b70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d015      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7a:	f7ff fa37 	bl	8000fec <HAL_GetTick>
 8001b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b80:	e00a      	b.n	8001b98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b82:	f7ff fa33 	bl	8000fec <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e0b1      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b98:	4b4b      	ldr	r3, [pc, #300]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001b9a:	6a1b      	ldr	r3, [r3, #32]
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0ee      	beq.n	8001b82 <HAL_RCC_OscConfig+0x37e>
 8001ba4:	e014      	b.n	8001bd0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba6:	f7ff fa21 	bl	8000fec <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bac:	e00a      	b.n	8001bc4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bae:	f7ff fa1d 	bl	8000fec <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e09b      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bc4:	4b40      	ldr	r3, [pc, #256]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001bc6:	6a1b      	ldr	r3, [r3, #32]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1ee      	bne.n	8001bae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bd0:	7dfb      	ldrb	r3, [r7, #23]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d105      	bne.n	8001be2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bd6:	4b3c      	ldr	r3, [pc, #240]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	4a3b      	ldr	r2, [pc, #236]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001bdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001be0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 8087 	beq.w	8001cfa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bec:	4b36      	ldr	r3, [pc, #216]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 030c 	and.w	r3, r3, #12
 8001bf4:	2b08      	cmp	r3, #8
 8001bf6:	d061      	beq.n	8001cbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	69db      	ldr	r3, [r3, #28]
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d146      	bne.n	8001c8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c00:	4b33      	ldr	r3, [pc, #204]	@ (8001cd0 <HAL_RCC_OscConfig+0x4cc>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c06:	f7ff f9f1 	bl	8000fec <HAL_GetTick>
 8001c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c0c:	e008      	b.n	8001c20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c0e:	f7ff f9ed 	bl	8000fec <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d901      	bls.n	8001c20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e06d      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c20:	4b29      	ldr	r3, [pc, #164]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1f0      	bne.n	8001c0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a1b      	ldr	r3, [r3, #32]
 8001c30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c34:	d108      	bne.n	8001c48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c36:	4b24      	ldr	r3, [pc, #144]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	4921      	ldr	r1, [pc, #132]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c48:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6a19      	ldr	r1, [r3, #32]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c58:	430b      	orrs	r3, r1
 8001c5a:	491b      	ldr	r1, [pc, #108]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c60:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd0 <HAL_RCC_OscConfig+0x4cc>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c66:	f7ff f9c1 	bl	8000fec <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c6c:	e008      	b.n	8001c80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c6e:	f7ff f9bd 	bl	8000fec <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e03d      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c80:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0f0      	beq.n	8001c6e <HAL_RCC_OscConfig+0x46a>
 8001c8c:	e035      	b.n	8001cfa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c8e:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <HAL_RCC_OscConfig+0x4cc>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c94:	f7ff f9aa 	bl	8000fec <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c9c:	f7ff f9a6 	bl	8000fec <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e026      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cae:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <HAL_RCC_OscConfig+0x4c4>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1f0      	bne.n	8001c9c <HAL_RCC_OscConfig+0x498>
 8001cba:	e01e      	b.n	8001cfa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69db      	ldr	r3, [r3, #28]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d107      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e019      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	40007000 	.word	0x40007000
 8001cd0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <HAL_RCC_OscConfig+0x500>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a1b      	ldr	r3, [r3, #32]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d106      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d001      	beq.n	8001cfa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3718      	adds	r7, #24
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40021000 	.word	0x40021000

08001d08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d101      	bne.n	8001d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e0d0      	b.n	8001ebe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d1c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	683a      	ldr	r2, [r7, #0]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d910      	bls.n	8001d4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d2a:	4b67      	ldr	r3, [pc, #412]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f023 0207 	bic.w	r2, r3, #7
 8001d32:	4965      	ldr	r1, [pc, #404]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d3a:	4b63      	ldr	r3, [pc, #396]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	683a      	ldr	r2, [r7, #0]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d001      	beq.n	8001d4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e0b8      	b.n	8001ebe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d020      	beq.n	8001d9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0304 	and.w	r3, r3, #4
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d005      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d64:	4b59      	ldr	r3, [pc, #356]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	4a58      	ldr	r2, [pc, #352]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001d6a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0308 	and.w	r3, r3, #8
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d005      	beq.n	8001d88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d7c:	4b53      	ldr	r3, [pc, #332]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	4a52      	ldr	r2, [pc, #328]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001d82:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d88:	4b50      	ldr	r3, [pc, #320]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	494d      	ldr	r1, [pc, #308]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d040      	beq.n	8001e28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d107      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dae:	4b47      	ldr	r3, [pc, #284]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d115      	bne.n	8001de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e07f      	b.n	8001ebe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d107      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc6:	4b41      	ldr	r3, [pc, #260]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d109      	bne.n	8001de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e073      	b.n	8001ebe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dd6:	4b3d      	ldr	r3, [pc, #244]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d101      	bne.n	8001de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e06b      	b.n	8001ebe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001de6:	4b39      	ldr	r3, [pc, #228]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f023 0203 	bic.w	r2, r3, #3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	4936      	ldr	r1, [pc, #216]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001df4:	4313      	orrs	r3, r2
 8001df6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001df8:	f7ff f8f8 	bl	8000fec <HAL_GetTick>
 8001dfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dfe:	e00a      	b.n	8001e16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e00:	f7ff f8f4 	bl	8000fec <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e053      	b.n	8001ebe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e16:	4b2d      	ldr	r3, [pc, #180]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 020c 	and.w	r2, r3, #12
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d1eb      	bne.n	8001e00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e28:	4b27      	ldr	r3, [pc, #156]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d210      	bcs.n	8001e58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e36:	4b24      	ldr	r3, [pc, #144]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f023 0207 	bic.w	r2, r3, #7
 8001e3e:	4922      	ldr	r1, [pc, #136]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e46:	4b20      	ldr	r3, [pc, #128]	@ (8001ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d001      	beq.n	8001e58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e032      	b.n	8001ebe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0304 	and.w	r3, r3, #4
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d008      	beq.n	8001e76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e64:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	4916      	ldr	r1, [pc, #88]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0308 	and.w	r3, r3, #8
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d009      	beq.n	8001e96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e82:	4b12      	ldr	r3, [pc, #72]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	00db      	lsls	r3, r3, #3
 8001e90:	490e      	ldr	r1, [pc, #56]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001e92:	4313      	orrs	r3, r2
 8001e94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e96:	f000 f821 	bl	8001edc <HAL_RCC_GetSysClockFreq>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ecc <HAL_RCC_ClockConfig+0x1c4>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	091b      	lsrs	r3, r3, #4
 8001ea2:	f003 030f 	and.w	r3, r3, #15
 8001ea6:	490a      	ldr	r1, [pc, #40]	@ (8001ed0 <HAL_RCC_ClockConfig+0x1c8>)
 8001ea8:	5ccb      	ldrb	r3, [r1, r3]
 8001eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8001eae:	4a09      	ldr	r2, [pc, #36]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1cc>)
 8001eb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001eb2:	4b09      	ldr	r3, [pc, #36]	@ (8001ed8 <HAL_RCC_ClockConfig+0x1d0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff f856 	bl	8000f68 <HAL_InitTick>

  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40022000 	.word	0x40022000
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	08004928 	.word	0x08004928
 8001ed4:	20000000 	.word	0x20000000
 8001ed8:	20000004 	.word	0x20000004

08001edc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b087      	sub	sp, #28
 8001ee0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f70 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f003 030c 	and.w	r3, r3, #12
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d002      	beq.n	8001f0c <HAL_RCC_GetSysClockFreq+0x30>
 8001f06:	2b08      	cmp	r3, #8
 8001f08:	d003      	beq.n	8001f12 <HAL_RCC_GetSysClockFreq+0x36>
 8001f0a:	e027      	b.n	8001f5c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f0c:	4b19      	ldr	r3, [pc, #100]	@ (8001f74 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f0e:	613b      	str	r3, [r7, #16]
      break;
 8001f10:	e027      	b.n	8001f62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	0c9b      	lsrs	r3, r3, #18
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	4a17      	ldr	r2, [pc, #92]	@ (8001f78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f1c:	5cd3      	ldrb	r3, [r2, r3]
 8001f1e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d010      	beq.n	8001f4c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f2a:	4b11      	ldr	r3, [pc, #68]	@ (8001f70 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	0c5b      	lsrs	r3, r3, #17
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	4a11      	ldr	r2, [pc, #68]	@ (8001f7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f36:	5cd3      	ldrb	r3, [r2, r3]
 8001f38:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f74 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f3e:	fb03 f202 	mul.w	r2, r3, r2
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	e004      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001f80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f50:	fb02 f303 	mul.w	r3, r2, r3
 8001f54:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	613b      	str	r3, [r7, #16]
      break;
 8001f5a:	e002      	b.n	8001f62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f5c:	4b05      	ldr	r3, [pc, #20]	@ (8001f74 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f5e:	613b      	str	r3, [r7, #16]
      break;
 8001f60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f62:	693b      	ldr	r3, [r7, #16]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	371c      	adds	r7, #28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bc80      	pop	{r7}
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	40021000 	.word	0x40021000
 8001f74:	007a1200 	.word	0x007a1200
 8001f78:	08004940 	.word	0x08004940
 8001f7c:	08004950 	.word	0x08004950
 8001f80:	003d0900 	.word	0x003d0900

08001f84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f88:	4b02      	ldr	r3, [pc, #8]	@ (8001f94 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr
 8001f94:	20000000 	.word	0x20000000

08001f98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f9c:	f7ff fff2 	bl	8001f84 <HAL_RCC_GetHCLKFreq>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	0a1b      	lsrs	r3, r3, #8
 8001fa8:	f003 0307 	and.w	r3, r3, #7
 8001fac:	4903      	ldr	r1, [pc, #12]	@ (8001fbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fae:	5ccb      	ldrb	r3, [r1, r3]
 8001fb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	08004938 	.word	0x08004938

08001fc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <RCC_Delay+0x34>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff8 <RCC_Delay+0x38>)
 8001fce:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd2:	0a5b      	lsrs	r3, r3, #9
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	fb02 f303 	mul.w	r3, r2, r3
 8001fda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fdc:	bf00      	nop
  }
  while (Delay --);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	1e5a      	subs	r2, r3, #1
 8001fe2:	60fa      	str	r2, [r7, #12]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1f9      	bne.n	8001fdc <RCC_Delay+0x1c>
}
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	10624dd3 	.word	0x10624dd3

08001ffc <__cvt>:
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002002:	461d      	mov	r5, r3
 8002004:	bfbb      	ittet	lt
 8002006:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800200a:	461d      	movlt	r5, r3
 800200c:	2300      	movge	r3, #0
 800200e:	232d      	movlt	r3, #45	@ 0x2d
 8002010:	b088      	sub	sp, #32
 8002012:	4614      	mov	r4, r2
 8002014:	bfb8      	it	lt
 8002016:	4614      	movlt	r4, r2
 8002018:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800201a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800201c:	7013      	strb	r3, [r2, #0]
 800201e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002020:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002024:	f023 0820 	bic.w	r8, r3, #32
 8002028:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800202c:	d005      	beq.n	800203a <__cvt+0x3e>
 800202e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002032:	d100      	bne.n	8002036 <__cvt+0x3a>
 8002034:	3601      	adds	r6, #1
 8002036:	2302      	movs	r3, #2
 8002038:	e000      	b.n	800203c <__cvt+0x40>
 800203a:	2303      	movs	r3, #3
 800203c:	aa07      	add	r2, sp, #28
 800203e:	9204      	str	r2, [sp, #16]
 8002040:	aa06      	add	r2, sp, #24
 8002042:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002046:	e9cd 3600 	strd	r3, r6, [sp]
 800204a:	4622      	mov	r2, r4
 800204c:	462b      	mov	r3, r5
 800204e:	f000 fe5b 	bl	8002d08 <_dtoa_r>
 8002052:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002056:	4607      	mov	r7, r0
 8002058:	d119      	bne.n	800208e <__cvt+0x92>
 800205a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800205c:	07db      	lsls	r3, r3, #31
 800205e:	d50e      	bpl.n	800207e <__cvt+0x82>
 8002060:	eb00 0906 	add.w	r9, r0, r6
 8002064:	2200      	movs	r2, #0
 8002066:	2300      	movs	r3, #0
 8002068:	4620      	mov	r0, r4
 800206a:	4629      	mov	r1, r5
 800206c:	f7fe fc9c 	bl	80009a8 <__aeabi_dcmpeq>
 8002070:	b108      	cbz	r0, 8002076 <__cvt+0x7a>
 8002072:	f8cd 901c 	str.w	r9, [sp, #28]
 8002076:	2230      	movs	r2, #48	@ 0x30
 8002078:	9b07      	ldr	r3, [sp, #28]
 800207a:	454b      	cmp	r3, r9
 800207c:	d31e      	bcc.n	80020bc <__cvt+0xc0>
 800207e:	4638      	mov	r0, r7
 8002080:	9b07      	ldr	r3, [sp, #28]
 8002082:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002084:	1bdb      	subs	r3, r3, r7
 8002086:	6013      	str	r3, [r2, #0]
 8002088:	b008      	add	sp, #32
 800208a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800208e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002092:	eb00 0906 	add.w	r9, r0, r6
 8002096:	d1e5      	bne.n	8002064 <__cvt+0x68>
 8002098:	7803      	ldrb	r3, [r0, #0]
 800209a:	2b30      	cmp	r3, #48	@ 0x30
 800209c:	d10a      	bne.n	80020b4 <__cvt+0xb8>
 800209e:	2200      	movs	r2, #0
 80020a0:	2300      	movs	r3, #0
 80020a2:	4620      	mov	r0, r4
 80020a4:	4629      	mov	r1, r5
 80020a6:	f7fe fc7f 	bl	80009a8 <__aeabi_dcmpeq>
 80020aa:	b918      	cbnz	r0, 80020b4 <__cvt+0xb8>
 80020ac:	f1c6 0601 	rsb	r6, r6, #1
 80020b0:	f8ca 6000 	str.w	r6, [sl]
 80020b4:	f8da 3000 	ldr.w	r3, [sl]
 80020b8:	4499      	add	r9, r3
 80020ba:	e7d3      	b.n	8002064 <__cvt+0x68>
 80020bc:	1c59      	adds	r1, r3, #1
 80020be:	9107      	str	r1, [sp, #28]
 80020c0:	701a      	strb	r2, [r3, #0]
 80020c2:	e7d9      	b.n	8002078 <__cvt+0x7c>

080020c4 <__exponent>:
 80020c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80020c6:	2900      	cmp	r1, #0
 80020c8:	bfb6      	itet	lt
 80020ca:	232d      	movlt	r3, #45	@ 0x2d
 80020cc:	232b      	movge	r3, #43	@ 0x2b
 80020ce:	4249      	neglt	r1, r1
 80020d0:	2909      	cmp	r1, #9
 80020d2:	7002      	strb	r2, [r0, #0]
 80020d4:	7043      	strb	r3, [r0, #1]
 80020d6:	dd29      	ble.n	800212c <__exponent+0x68>
 80020d8:	f10d 0307 	add.w	r3, sp, #7
 80020dc:	461d      	mov	r5, r3
 80020de:	270a      	movs	r7, #10
 80020e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80020e4:	461a      	mov	r2, r3
 80020e6:	fb07 1416 	mls	r4, r7, r6, r1
 80020ea:	3430      	adds	r4, #48	@ 0x30
 80020ec:	f802 4c01 	strb.w	r4, [r2, #-1]
 80020f0:	460c      	mov	r4, r1
 80020f2:	2c63      	cmp	r4, #99	@ 0x63
 80020f4:	4631      	mov	r1, r6
 80020f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80020fa:	dcf1      	bgt.n	80020e0 <__exponent+0x1c>
 80020fc:	3130      	adds	r1, #48	@ 0x30
 80020fe:	1e94      	subs	r4, r2, #2
 8002100:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002104:	4623      	mov	r3, r4
 8002106:	1c41      	adds	r1, r0, #1
 8002108:	42ab      	cmp	r3, r5
 800210a:	d30a      	bcc.n	8002122 <__exponent+0x5e>
 800210c:	f10d 0309 	add.w	r3, sp, #9
 8002110:	1a9b      	subs	r3, r3, r2
 8002112:	42ac      	cmp	r4, r5
 8002114:	bf88      	it	hi
 8002116:	2300      	movhi	r3, #0
 8002118:	3302      	adds	r3, #2
 800211a:	4403      	add	r3, r0
 800211c:	1a18      	subs	r0, r3, r0
 800211e:	b003      	add	sp, #12
 8002120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002122:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002126:	f801 6f01 	strb.w	r6, [r1, #1]!
 800212a:	e7ed      	b.n	8002108 <__exponent+0x44>
 800212c:	2330      	movs	r3, #48	@ 0x30
 800212e:	3130      	adds	r1, #48	@ 0x30
 8002130:	7083      	strb	r3, [r0, #2]
 8002132:	70c1      	strb	r1, [r0, #3]
 8002134:	1d03      	adds	r3, r0, #4
 8002136:	e7f1      	b.n	800211c <__exponent+0x58>

08002138 <_printf_float>:
 8002138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800213c:	b091      	sub	sp, #68	@ 0x44
 800213e:	460c      	mov	r4, r1
 8002140:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002144:	4616      	mov	r6, r2
 8002146:	461f      	mov	r7, r3
 8002148:	4605      	mov	r5, r0
 800214a:	f000 fcc1 	bl	8002ad0 <_localeconv_r>
 800214e:	6803      	ldr	r3, [r0, #0]
 8002150:	4618      	mov	r0, r3
 8002152:	9308      	str	r3, [sp, #32]
 8002154:	f7fd fffc 	bl	8000150 <strlen>
 8002158:	2300      	movs	r3, #0
 800215a:	930e      	str	r3, [sp, #56]	@ 0x38
 800215c:	f8d8 3000 	ldr.w	r3, [r8]
 8002160:	9009      	str	r0, [sp, #36]	@ 0x24
 8002162:	3307      	adds	r3, #7
 8002164:	f023 0307 	bic.w	r3, r3, #7
 8002168:	f103 0208 	add.w	r2, r3, #8
 800216c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002170:	f8d4 b000 	ldr.w	fp, [r4]
 8002174:	f8c8 2000 	str.w	r2, [r8]
 8002178:	e9d3 8900 	ldrd	r8, r9, [r3]
 800217c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002180:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002182:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002186:	f04f 32ff 	mov.w	r2, #4294967295
 800218a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800218e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002192:	4b9c      	ldr	r3, [pc, #624]	@ (8002404 <_printf_float+0x2cc>)
 8002194:	f7fe fc3a 	bl	8000a0c <__aeabi_dcmpun>
 8002198:	bb70      	cbnz	r0, 80021f8 <_printf_float+0xc0>
 800219a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800219e:	f04f 32ff 	mov.w	r2, #4294967295
 80021a2:	4b98      	ldr	r3, [pc, #608]	@ (8002404 <_printf_float+0x2cc>)
 80021a4:	f7fe fc14 	bl	80009d0 <__aeabi_dcmple>
 80021a8:	bb30      	cbnz	r0, 80021f8 <_printf_float+0xc0>
 80021aa:	2200      	movs	r2, #0
 80021ac:	2300      	movs	r3, #0
 80021ae:	4640      	mov	r0, r8
 80021b0:	4649      	mov	r1, r9
 80021b2:	f7fe fc03 	bl	80009bc <__aeabi_dcmplt>
 80021b6:	b110      	cbz	r0, 80021be <_printf_float+0x86>
 80021b8:	232d      	movs	r3, #45	@ 0x2d
 80021ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80021be:	4a92      	ldr	r2, [pc, #584]	@ (8002408 <_printf_float+0x2d0>)
 80021c0:	4b92      	ldr	r3, [pc, #584]	@ (800240c <_printf_float+0x2d4>)
 80021c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80021c6:	bf94      	ite	ls
 80021c8:	4690      	movls	r8, r2
 80021ca:	4698      	movhi	r8, r3
 80021cc:	2303      	movs	r3, #3
 80021ce:	f04f 0900 	mov.w	r9, #0
 80021d2:	6123      	str	r3, [r4, #16]
 80021d4:	f02b 0304 	bic.w	r3, fp, #4
 80021d8:	6023      	str	r3, [r4, #0]
 80021da:	4633      	mov	r3, r6
 80021dc:	4621      	mov	r1, r4
 80021de:	4628      	mov	r0, r5
 80021e0:	9700      	str	r7, [sp, #0]
 80021e2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80021e4:	f000 f9d4 	bl	8002590 <_printf_common>
 80021e8:	3001      	adds	r0, #1
 80021ea:	f040 8090 	bne.w	800230e <_printf_float+0x1d6>
 80021ee:	f04f 30ff 	mov.w	r0, #4294967295
 80021f2:	b011      	add	sp, #68	@ 0x44
 80021f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021f8:	4642      	mov	r2, r8
 80021fa:	464b      	mov	r3, r9
 80021fc:	4640      	mov	r0, r8
 80021fe:	4649      	mov	r1, r9
 8002200:	f7fe fc04 	bl	8000a0c <__aeabi_dcmpun>
 8002204:	b148      	cbz	r0, 800221a <_printf_float+0xe2>
 8002206:	464b      	mov	r3, r9
 8002208:	2b00      	cmp	r3, #0
 800220a:	bfb8      	it	lt
 800220c:	232d      	movlt	r3, #45	@ 0x2d
 800220e:	4a80      	ldr	r2, [pc, #512]	@ (8002410 <_printf_float+0x2d8>)
 8002210:	bfb8      	it	lt
 8002212:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002216:	4b7f      	ldr	r3, [pc, #508]	@ (8002414 <_printf_float+0x2dc>)
 8002218:	e7d3      	b.n	80021c2 <_printf_float+0x8a>
 800221a:	6863      	ldr	r3, [r4, #4]
 800221c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002220:	1c5a      	adds	r2, r3, #1
 8002222:	d13f      	bne.n	80022a4 <_printf_float+0x16c>
 8002224:	2306      	movs	r3, #6
 8002226:	6063      	str	r3, [r4, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800222e:	6023      	str	r3, [r4, #0]
 8002230:	9206      	str	r2, [sp, #24]
 8002232:	aa0e      	add	r2, sp, #56	@ 0x38
 8002234:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002238:	aa0d      	add	r2, sp, #52	@ 0x34
 800223a:	9203      	str	r2, [sp, #12]
 800223c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002240:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002244:	6863      	ldr	r3, [r4, #4]
 8002246:	4642      	mov	r2, r8
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	4628      	mov	r0, r5
 800224c:	464b      	mov	r3, r9
 800224e:	910a      	str	r1, [sp, #40]	@ 0x28
 8002250:	f7ff fed4 	bl	8001ffc <__cvt>
 8002254:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002256:	4680      	mov	r8, r0
 8002258:	2947      	cmp	r1, #71	@ 0x47
 800225a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800225c:	d128      	bne.n	80022b0 <_printf_float+0x178>
 800225e:	1cc8      	adds	r0, r1, #3
 8002260:	db02      	blt.n	8002268 <_printf_float+0x130>
 8002262:	6863      	ldr	r3, [r4, #4]
 8002264:	4299      	cmp	r1, r3
 8002266:	dd40      	ble.n	80022ea <_printf_float+0x1b2>
 8002268:	f1aa 0a02 	sub.w	sl, sl, #2
 800226c:	fa5f fa8a 	uxtb.w	sl, sl
 8002270:	4652      	mov	r2, sl
 8002272:	3901      	subs	r1, #1
 8002274:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002278:	910d      	str	r1, [sp, #52]	@ 0x34
 800227a:	f7ff ff23 	bl	80020c4 <__exponent>
 800227e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002280:	4681      	mov	r9, r0
 8002282:	1813      	adds	r3, r2, r0
 8002284:	2a01      	cmp	r2, #1
 8002286:	6123      	str	r3, [r4, #16]
 8002288:	dc02      	bgt.n	8002290 <_printf_float+0x158>
 800228a:	6822      	ldr	r2, [r4, #0]
 800228c:	07d2      	lsls	r2, r2, #31
 800228e:	d501      	bpl.n	8002294 <_printf_float+0x15c>
 8002290:	3301      	adds	r3, #1
 8002292:	6123      	str	r3, [r4, #16]
 8002294:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002298:	2b00      	cmp	r3, #0
 800229a:	d09e      	beq.n	80021da <_printf_float+0xa2>
 800229c:	232d      	movs	r3, #45	@ 0x2d
 800229e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80022a2:	e79a      	b.n	80021da <_printf_float+0xa2>
 80022a4:	2947      	cmp	r1, #71	@ 0x47
 80022a6:	d1bf      	bne.n	8002228 <_printf_float+0xf0>
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1bd      	bne.n	8002228 <_printf_float+0xf0>
 80022ac:	2301      	movs	r3, #1
 80022ae:	e7ba      	b.n	8002226 <_printf_float+0xee>
 80022b0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80022b4:	d9dc      	bls.n	8002270 <_printf_float+0x138>
 80022b6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80022ba:	d118      	bne.n	80022ee <_printf_float+0x1b6>
 80022bc:	2900      	cmp	r1, #0
 80022be:	6863      	ldr	r3, [r4, #4]
 80022c0:	dd0b      	ble.n	80022da <_printf_float+0x1a2>
 80022c2:	6121      	str	r1, [r4, #16]
 80022c4:	b913      	cbnz	r3, 80022cc <_printf_float+0x194>
 80022c6:	6822      	ldr	r2, [r4, #0]
 80022c8:	07d0      	lsls	r0, r2, #31
 80022ca:	d502      	bpl.n	80022d2 <_printf_float+0x19a>
 80022cc:	3301      	adds	r3, #1
 80022ce:	440b      	add	r3, r1
 80022d0:	6123      	str	r3, [r4, #16]
 80022d2:	f04f 0900 	mov.w	r9, #0
 80022d6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80022d8:	e7dc      	b.n	8002294 <_printf_float+0x15c>
 80022da:	b913      	cbnz	r3, 80022e2 <_printf_float+0x1aa>
 80022dc:	6822      	ldr	r2, [r4, #0]
 80022de:	07d2      	lsls	r2, r2, #31
 80022e0:	d501      	bpl.n	80022e6 <_printf_float+0x1ae>
 80022e2:	3302      	adds	r3, #2
 80022e4:	e7f4      	b.n	80022d0 <_printf_float+0x198>
 80022e6:	2301      	movs	r3, #1
 80022e8:	e7f2      	b.n	80022d0 <_printf_float+0x198>
 80022ea:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80022ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80022f0:	4299      	cmp	r1, r3
 80022f2:	db05      	blt.n	8002300 <_printf_float+0x1c8>
 80022f4:	6823      	ldr	r3, [r4, #0]
 80022f6:	6121      	str	r1, [r4, #16]
 80022f8:	07d8      	lsls	r0, r3, #31
 80022fa:	d5ea      	bpl.n	80022d2 <_printf_float+0x19a>
 80022fc:	1c4b      	adds	r3, r1, #1
 80022fe:	e7e7      	b.n	80022d0 <_printf_float+0x198>
 8002300:	2900      	cmp	r1, #0
 8002302:	bfcc      	ite	gt
 8002304:	2201      	movgt	r2, #1
 8002306:	f1c1 0202 	rsble	r2, r1, #2
 800230a:	4413      	add	r3, r2
 800230c:	e7e0      	b.n	80022d0 <_printf_float+0x198>
 800230e:	6823      	ldr	r3, [r4, #0]
 8002310:	055a      	lsls	r2, r3, #21
 8002312:	d407      	bmi.n	8002324 <_printf_float+0x1ec>
 8002314:	6923      	ldr	r3, [r4, #16]
 8002316:	4642      	mov	r2, r8
 8002318:	4631      	mov	r1, r6
 800231a:	4628      	mov	r0, r5
 800231c:	47b8      	blx	r7
 800231e:	3001      	adds	r0, #1
 8002320:	d12b      	bne.n	800237a <_printf_float+0x242>
 8002322:	e764      	b.n	80021ee <_printf_float+0xb6>
 8002324:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002328:	f240 80dc 	bls.w	80024e4 <_printf_float+0x3ac>
 800232c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002330:	2200      	movs	r2, #0
 8002332:	2300      	movs	r3, #0
 8002334:	f7fe fb38 	bl	80009a8 <__aeabi_dcmpeq>
 8002338:	2800      	cmp	r0, #0
 800233a:	d033      	beq.n	80023a4 <_printf_float+0x26c>
 800233c:	2301      	movs	r3, #1
 800233e:	4631      	mov	r1, r6
 8002340:	4628      	mov	r0, r5
 8002342:	4a35      	ldr	r2, [pc, #212]	@ (8002418 <_printf_float+0x2e0>)
 8002344:	47b8      	blx	r7
 8002346:	3001      	adds	r0, #1
 8002348:	f43f af51 	beq.w	80021ee <_printf_float+0xb6>
 800234c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002350:	4543      	cmp	r3, r8
 8002352:	db02      	blt.n	800235a <_printf_float+0x222>
 8002354:	6823      	ldr	r3, [r4, #0]
 8002356:	07d8      	lsls	r0, r3, #31
 8002358:	d50f      	bpl.n	800237a <_printf_float+0x242>
 800235a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800235e:	4631      	mov	r1, r6
 8002360:	4628      	mov	r0, r5
 8002362:	47b8      	blx	r7
 8002364:	3001      	adds	r0, #1
 8002366:	f43f af42 	beq.w	80021ee <_printf_float+0xb6>
 800236a:	f04f 0900 	mov.w	r9, #0
 800236e:	f108 38ff 	add.w	r8, r8, #4294967295
 8002372:	f104 0a1a 	add.w	sl, r4, #26
 8002376:	45c8      	cmp	r8, r9
 8002378:	dc09      	bgt.n	800238e <_printf_float+0x256>
 800237a:	6823      	ldr	r3, [r4, #0]
 800237c:	079b      	lsls	r3, r3, #30
 800237e:	f100 8102 	bmi.w	8002586 <_printf_float+0x44e>
 8002382:	68e0      	ldr	r0, [r4, #12]
 8002384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002386:	4298      	cmp	r0, r3
 8002388:	bfb8      	it	lt
 800238a:	4618      	movlt	r0, r3
 800238c:	e731      	b.n	80021f2 <_printf_float+0xba>
 800238e:	2301      	movs	r3, #1
 8002390:	4652      	mov	r2, sl
 8002392:	4631      	mov	r1, r6
 8002394:	4628      	mov	r0, r5
 8002396:	47b8      	blx	r7
 8002398:	3001      	adds	r0, #1
 800239a:	f43f af28 	beq.w	80021ee <_printf_float+0xb6>
 800239e:	f109 0901 	add.w	r9, r9, #1
 80023a2:	e7e8      	b.n	8002376 <_printf_float+0x23e>
 80023a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	dc38      	bgt.n	800241c <_printf_float+0x2e4>
 80023aa:	2301      	movs	r3, #1
 80023ac:	4631      	mov	r1, r6
 80023ae:	4628      	mov	r0, r5
 80023b0:	4a19      	ldr	r2, [pc, #100]	@ (8002418 <_printf_float+0x2e0>)
 80023b2:	47b8      	blx	r7
 80023b4:	3001      	adds	r0, #1
 80023b6:	f43f af1a 	beq.w	80021ee <_printf_float+0xb6>
 80023ba:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80023be:	ea59 0303 	orrs.w	r3, r9, r3
 80023c2:	d102      	bne.n	80023ca <_printf_float+0x292>
 80023c4:	6823      	ldr	r3, [r4, #0]
 80023c6:	07d9      	lsls	r1, r3, #31
 80023c8:	d5d7      	bpl.n	800237a <_printf_float+0x242>
 80023ca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80023ce:	4631      	mov	r1, r6
 80023d0:	4628      	mov	r0, r5
 80023d2:	47b8      	blx	r7
 80023d4:	3001      	adds	r0, #1
 80023d6:	f43f af0a 	beq.w	80021ee <_printf_float+0xb6>
 80023da:	f04f 0a00 	mov.w	sl, #0
 80023de:	f104 0b1a 	add.w	fp, r4, #26
 80023e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80023e4:	425b      	negs	r3, r3
 80023e6:	4553      	cmp	r3, sl
 80023e8:	dc01      	bgt.n	80023ee <_printf_float+0x2b6>
 80023ea:	464b      	mov	r3, r9
 80023ec:	e793      	b.n	8002316 <_printf_float+0x1de>
 80023ee:	2301      	movs	r3, #1
 80023f0:	465a      	mov	r2, fp
 80023f2:	4631      	mov	r1, r6
 80023f4:	4628      	mov	r0, r5
 80023f6:	47b8      	blx	r7
 80023f8:	3001      	adds	r0, #1
 80023fa:	f43f aef8 	beq.w	80021ee <_printf_float+0xb6>
 80023fe:	f10a 0a01 	add.w	sl, sl, #1
 8002402:	e7ee      	b.n	80023e2 <_printf_float+0x2aa>
 8002404:	7fefffff 	.word	0x7fefffff
 8002408:	08004952 	.word	0x08004952
 800240c:	08004956 	.word	0x08004956
 8002410:	0800495a 	.word	0x0800495a
 8002414:	0800495e 	.word	0x0800495e
 8002418:	08004962 	.word	0x08004962
 800241c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800241e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002422:	4553      	cmp	r3, sl
 8002424:	bfa8      	it	ge
 8002426:	4653      	movge	r3, sl
 8002428:	2b00      	cmp	r3, #0
 800242a:	4699      	mov	r9, r3
 800242c:	dc36      	bgt.n	800249c <_printf_float+0x364>
 800242e:	f04f 0b00 	mov.w	fp, #0
 8002432:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002436:	f104 021a 	add.w	r2, r4, #26
 800243a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800243c:	930a      	str	r3, [sp, #40]	@ 0x28
 800243e:	eba3 0309 	sub.w	r3, r3, r9
 8002442:	455b      	cmp	r3, fp
 8002444:	dc31      	bgt.n	80024aa <_printf_float+0x372>
 8002446:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002448:	459a      	cmp	sl, r3
 800244a:	dc3a      	bgt.n	80024c2 <_printf_float+0x38a>
 800244c:	6823      	ldr	r3, [r4, #0]
 800244e:	07da      	lsls	r2, r3, #31
 8002450:	d437      	bmi.n	80024c2 <_printf_float+0x38a>
 8002452:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002454:	ebaa 0903 	sub.w	r9, sl, r3
 8002458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800245a:	ebaa 0303 	sub.w	r3, sl, r3
 800245e:	4599      	cmp	r9, r3
 8002460:	bfa8      	it	ge
 8002462:	4699      	movge	r9, r3
 8002464:	f1b9 0f00 	cmp.w	r9, #0
 8002468:	dc33      	bgt.n	80024d2 <_printf_float+0x39a>
 800246a:	f04f 0800 	mov.w	r8, #0
 800246e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002472:	f104 0b1a 	add.w	fp, r4, #26
 8002476:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002478:	ebaa 0303 	sub.w	r3, sl, r3
 800247c:	eba3 0309 	sub.w	r3, r3, r9
 8002480:	4543      	cmp	r3, r8
 8002482:	f77f af7a 	ble.w	800237a <_printf_float+0x242>
 8002486:	2301      	movs	r3, #1
 8002488:	465a      	mov	r2, fp
 800248a:	4631      	mov	r1, r6
 800248c:	4628      	mov	r0, r5
 800248e:	47b8      	blx	r7
 8002490:	3001      	adds	r0, #1
 8002492:	f43f aeac 	beq.w	80021ee <_printf_float+0xb6>
 8002496:	f108 0801 	add.w	r8, r8, #1
 800249a:	e7ec      	b.n	8002476 <_printf_float+0x33e>
 800249c:	4642      	mov	r2, r8
 800249e:	4631      	mov	r1, r6
 80024a0:	4628      	mov	r0, r5
 80024a2:	47b8      	blx	r7
 80024a4:	3001      	adds	r0, #1
 80024a6:	d1c2      	bne.n	800242e <_printf_float+0x2f6>
 80024a8:	e6a1      	b.n	80021ee <_printf_float+0xb6>
 80024aa:	2301      	movs	r3, #1
 80024ac:	4631      	mov	r1, r6
 80024ae:	4628      	mov	r0, r5
 80024b0:	920a      	str	r2, [sp, #40]	@ 0x28
 80024b2:	47b8      	blx	r7
 80024b4:	3001      	adds	r0, #1
 80024b6:	f43f ae9a 	beq.w	80021ee <_printf_float+0xb6>
 80024ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80024bc:	f10b 0b01 	add.w	fp, fp, #1
 80024c0:	e7bb      	b.n	800243a <_printf_float+0x302>
 80024c2:	4631      	mov	r1, r6
 80024c4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80024c8:	4628      	mov	r0, r5
 80024ca:	47b8      	blx	r7
 80024cc:	3001      	adds	r0, #1
 80024ce:	d1c0      	bne.n	8002452 <_printf_float+0x31a>
 80024d0:	e68d      	b.n	80021ee <_printf_float+0xb6>
 80024d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80024d4:	464b      	mov	r3, r9
 80024d6:	4631      	mov	r1, r6
 80024d8:	4628      	mov	r0, r5
 80024da:	4442      	add	r2, r8
 80024dc:	47b8      	blx	r7
 80024de:	3001      	adds	r0, #1
 80024e0:	d1c3      	bne.n	800246a <_printf_float+0x332>
 80024e2:	e684      	b.n	80021ee <_printf_float+0xb6>
 80024e4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80024e8:	f1ba 0f01 	cmp.w	sl, #1
 80024ec:	dc01      	bgt.n	80024f2 <_printf_float+0x3ba>
 80024ee:	07db      	lsls	r3, r3, #31
 80024f0:	d536      	bpl.n	8002560 <_printf_float+0x428>
 80024f2:	2301      	movs	r3, #1
 80024f4:	4642      	mov	r2, r8
 80024f6:	4631      	mov	r1, r6
 80024f8:	4628      	mov	r0, r5
 80024fa:	47b8      	blx	r7
 80024fc:	3001      	adds	r0, #1
 80024fe:	f43f ae76 	beq.w	80021ee <_printf_float+0xb6>
 8002502:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002506:	4631      	mov	r1, r6
 8002508:	4628      	mov	r0, r5
 800250a:	47b8      	blx	r7
 800250c:	3001      	adds	r0, #1
 800250e:	f43f ae6e 	beq.w	80021ee <_printf_float+0xb6>
 8002512:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002516:	2200      	movs	r2, #0
 8002518:	2300      	movs	r3, #0
 800251a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800251e:	f7fe fa43 	bl	80009a8 <__aeabi_dcmpeq>
 8002522:	b9c0      	cbnz	r0, 8002556 <_printf_float+0x41e>
 8002524:	4653      	mov	r3, sl
 8002526:	f108 0201 	add.w	r2, r8, #1
 800252a:	4631      	mov	r1, r6
 800252c:	4628      	mov	r0, r5
 800252e:	47b8      	blx	r7
 8002530:	3001      	adds	r0, #1
 8002532:	d10c      	bne.n	800254e <_printf_float+0x416>
 8002534:	e65b      	b.n	80021ee <_printf_float+0xb6>
 8002536:	2301      	movs	r3, #1
 8002538:	465a      	mov	r2, fp
 800253a:	4631      	mov	r1, r6
 800253c:	4628      	mov	r0, r5
 800253e:	47b8      	blx	r7
 8002540:	3001      	adds	r0, #1
 8002542:	f43f ae54 	beq.w	80021ee <_printf_float+0xb6>
 8002546:	f108 0801 	add.w	r8, r8, #1
 800254a:	45d0      	cmp	r8, sl
 800254c:	dbf3      	blt.n	8002536 <_printf_float+0x3fe>
 800254e:	464b      	mov	r3, r9
 8002550:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002554:	e6e0      	b.n	8002318 <_printf_float+0x1e0>
 8002556:	f04f 0800 	mov.w	r8, #0
 800255a:	f104 0b1a 	add.w	fp, r4, #26
 800255e:	e7f4      	b.n	800254a <_printf_float+0x412>
 8002560:	2301      	movs	r3, #1
 8002562:	4642      	mov	r2, r8
 8002564:	e7e1      	b.n	800252a <_printf_float+0x3f2>
 8002566:	2301      	movs	r3, #1
 8002568:	464a      	mov	r2, r9
 800256a:	4631      	mov	r1, r6
 800256c:	4628      	mov	r0, r5
 800256e:	47b8      	blx	r7
 8002570:	3001      	adds	r0, #1
 8002572:	f43f ae3c 	beq.w	80021ee <_printf_float+0xb6>
 8002576:	f108 0801 	add.w	r8, r8, #1
 800257a:	68e3      	ldr	r3, [r4, #12]
 800257c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800257e:	1a5b      	subs	r3, r3, r1
 8002580:	4543      	cmp	r3, r8
 8002582:	dcf0      	bgt.n	8002566 <_printf_float+0x42e>
 8002584:	e6fd      	b.n	8002382 <_printf_float+0x24a>
 8002586:	f04f 0800 	mov.w	r8, #0
 800258a:	f104 0919 	add.w	r9, r4, #25
 800258e:	e7f4      	b.n	800257a <_printf_float+0x442>

08002590 <_printf_common>:
 8002590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002594:	4616      	mov	r6, r2
 8002596:	4698      	mov	r8, r3
 8002598:	688a      	ldr	r2, [r1, #8]
 800259a:	690b      	ldr	r3, [r1, #16]
 800259c:	4607      	mov	r7, r0
 800259e:	4293      	cmp	r3, r2
 80025a0:	bfb8      	it	lt
 80025a2:	4613      	movlt	r3, r2
 80025a4:	6033      	str	r3, [r6, #0]
 80025a6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80025aa:	460c      	mov	r4, r1
 80025ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80025b0:	b10a      	cbz	r2, 80025b6 <_printf_common+0x26>
 80025b2:	3301      	adds	r3, #1
 80025b4:	6033      	str	r3, [r6, #0]
 80025b6:	6823      	ldr	r3, [r4, #0]
 80025b8:	0699      	lsls	r1, r3, #26
 80025ba:	bf42      	ittt	mi
 80025bc:	6833      	ldrmi	r3, [r6, #0]
 80025be:	3302      	addmi	r3, #2
 80025c0:	6033      	strmi	r3, [r6, #0]
 80025c2:	6825      	ldr	r5, [r4, #0]
 80025c4:	f015 0506 	ands.w	r5, r5, #6
 80025c8:	d106      	bne.n	80025d8 <_printf_common+0x48>
 80025ca:	f104 0a19 	add.w	sl, r4, #25
 80025ce:	68e3      	ldr	r3, [r4, #12]
 80025d0:	6832      	ldr	r2, [r6, #0]
 80025d2:	1a9b      	subs	r3, r3, r2
 80025d4:	42ab      	cmp	r3, r5
 80025d6:	dc2b      	bgt.n	8002630 <_printf_common+0xa0>
 80025d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80025dc:	6822      	ldr	r2, [r4, #0]
 80025de:	3b00      	subs	r3, #0
 80025e0:	bf18      	it	ne
 80025e2:	2301      	movne	r3, #1
 80025e4:	0692      	lsls	r2, r2, #26
 80025e6:	d430      	bmi.n	800264a <_printf_common+0xba>
 80025e8:	4641      	mov	r1, r8
 80025ea:	4638      	mov	r0, r7
 80025ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80025f0:	47c8      	blx	r9
 80025f2:	3001      	adds	r0, #1
 80025f4:	d023      	beq.n	800263e <_printf_common+0xae>
 80025f6:	6823      	ldr	r3, [r4, #0]
 80025f8:	6922      	ldr	r2, [r4, #16]
 80025fa:	f003 0306 	and.w	r3, r3, #6
 80025fe:	2b04      	cmp	r3, #4
 8002600:	bf14      	ite	ne
 8002602:	2500      	movne	r5, #0
 8002604:	6833      	ldreq	r3, [r6, #0]
 8002606:	f04f 0600 	mov.w	r6, #0
 800260a:	bf08      	it	eq
 800260c:	68e5      	ldreq	r5, [r4, #12]
 800260e:	f104 041a 	add.w	r4, r4, #26
 8002612:	bf08      	it	eq
 8002614:	1aed      	subeq	r5, r5, r3
 8002616:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800261a:	bf08      	it	eq
 800261c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002620:	4293      	cmp	r3, r2
 8002622:	bfc4      	itt	gt
 8002624:	1a9b      	subgt	r3, r3, r2
 8002626:	18ed      	addgt	r5, r5, r3
 8002628:	42b5      	cmp	r5, r6
 800262a:	d11a      	bne.n	8002662 <_printf_common+0xd2>
 800262c:	2000      	movs	r0, #0
 800262e:	e008      	b.n	8002642 <_printf_common+0xb2>
 8002630:	2301      	movs	r3, #1
 8002632:	4652      	mov	r2, sl
 8002634:	4641      	mov	r1, r8
 8002636:	4638      	mov	r0, r7
 8002638:	47c8      	blx	r9
 800263a:	3001      	adds	r0, #1
 800263c:	d103      	bne.n	8002646 <_printf_common+0xb6>
 800263e:	f04f 30ff 	mov.w	r0, #4294967295
 8002642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002646:	3501      	adds	r5, #1
 8002648:	e7c1      	b.n	80025ce <_printf_common+0x3e>
 800264a:	2030      	movs	r0, #48	@ 0x30
 800264c:	18e1      	adds	r1, r4, r3
 800264e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002652:	1c5a      	adds	r2, r3, #1
 8002654:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002658:	4422      	add	r2, r4
 800265a:	3302      	adds	r3, #2
 800265c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002660:	e7c2      	b.n	80025e8 <_printf_common+0x58>
 8002662:	2301      	movs	r3, #1
 8002664:	4622      	mov	r2, r4
 8002666:	4641      	mov	r1, r8
 8002668:	4638      	mov	r0, r7
 800266a:	47c8      	blx	r9
 800266c:	3001      	adds	r0, #1
 800266e:	d0e6      	beq.n	800263e <_printf_common+0xae>
 8002670:	3601      	adds	r6, #1
 8002672:	e7d9      	b.n	8002628 <_printf_common+0x98>

08002674 <_printf_i>:
 8002674:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002678:	7e0f      	ldrb	r7, [r1, #24]
 800267a:	4691      	mov	r9, r2
 800267c:	2f78      	cmp	r7, #120	@ 0x78
 800267e:	4680      	mov	r8, r0
 8002680:	460c      	mov	r4, r1
 8002682:	469a      	mov	sl, r3
 8002684:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002686:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800268a:	d807      	bhi.n	800269c <_printf_i+0x28>
 800268c:	2f62      	cmp	r7, #98	@ 0x62
 800268e:	d80a      	bhi.n	80026a6 <_printf_i+0x32>
 8002690:	2f00      	cmp	r7, #0
 8002692:	f000 80d3 	beq.w	800283c <_printf_i+0x1c8>
 8002696:	2f58      	cmp	r7, #88	@ 0x58
 8002698:	f000 80ba 	beq.w	8002810 <_printf_i+0x19c>
 800269c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80026a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80026a4:	e03a      	b.n	800271c <_printf_i+0xa8>
 80026a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80026aa:	2b15      	cmp	r3, #21
 80026ac:	d8f6      	bhi.n	800269c <_printf_i+0x28>
 80026ae:	a101      	add	r1, pc, #4	@ (adr r1, 80026b4 <_printf_i+0x40>)
 80026b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80026b4:	0800270d 	.word	0x0800270d
 80026b8:	08002721 	.word	0x08002721
 80026bc:	0800269d 	.word	0x0800269d
 80026c0:	0800269d 	.word	0x0800269d
 80026c4:	0800269d 	.word	0x0800269d
 80026c8:	0800269d 	.word	0x0800269d
 80026cc:	08002721 	.word	0x08002721
 80026d0:	0800269d 	.word	0x0800269d
 80026d4:	0800269d 	.word	0x0800269d
 80026d8:	0800269d 	.word	0x0800269d
 80026dc:	0800269d 	.word	0x0800269d
 80026e0:	08002823 	.word	0x08002823
 80026e4:	0800274b 	.word	0x0800274b
 80026e8:	080027dd 	.word	0x080027dd
 80026ec:	0800269d 	.word	0x0800269d
 80026f0:	0800269d 	.word	0x0800269d
 80026f4:	08002845 	.word	0x08002845
 80026f8:	0800269d 	.word	0x0800269d
 80026fc:	0800274b 	.word	0x0800274b
 8002700:	0800269d 	.word	0x0800269d
 8002704:	0800269d 	.word	0x0800269d
 8002708:	080027e5 	.word	0x080027e5
 800270c:	6833      	ldr	r3, [r6, #0]
 800270e:	1d1a      	adds	r2, r3, #4
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6032      	str	r2, [r6, #0]
 8002714:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002718:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800271c:	2301      	movs	r3, #1
 800271e:	e09e      	b.n	800285e <_printf_i+0x1ea>
 8002720:	6833      	ldr	r3, [r6, #0]
 8002722:	6820      	ldr	r0, [r4, #0]
 8002724:	1d19      	adds	r1, r3, #4
 8002726:	6031      	str	r1, [r6, #0]
 8002728:	0606      	lsls	r6, r0, #24
 800272a:	d501      	bpl.n	8002730 <_printf_i+0xbc>
 800272c:	681d      	ldr	r5, [r3, #0]
 800272e:	e003      	b.n	8002738 <_printf_i+0xc4>
 8002730:	0645      	lsls	r5, r0, #25
 8002732:	d5fb      	bpl.n	800272c <_printf_i+0xb8>
 8002734:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002738:	2d00      	cmp	r5, #0
 800273a:	da03      	bge.n	8002744 <_printf_i+0xd0>
 800273c:	232d      	movs	r3, #45	@ 0x2d
 800273e:	426d      	negs	r5, r5
 8002740:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002744:	230a      	movs	r3, #10
 8002746:	4859      	ldr	r0, [pc, #356]	@ (80028ac <_printf_i+0x238>)
 8002748:	e011      	b.n	800276e <_printf_i+0xfa>
 800274a:	6821      	ldr	r1, [r4, #0]
 800274c:	6833      	ldr	r3, [r6, #0]
 800274e:	0608      	lsls	r0, r1, #24
 8002750:	f853 5b04 	ldr.w	r5, [r3], #4
 8002754:	d402      	bmi.n	800275c <_printf_i+0xe8>
 8002756:	0649      	lsls	r1, r1, #25
 8002758:	bf48      	it	mi
 800275a:	b2ad      	uxthmi	r5, r5
 800275c:	2f6f      	cmp	r7, #111	@ 0x6f
 800275e:	6033      	str	r3, [r6, #0]
 8002760:	bf14      	ite	ne
 8002762:	230a      	movne	r3, #10
 8002764:	2308      	moveq	r3, #8
 8002766:	4851      	ldr	r0, [pc, #324]	@ (80028ac <_printf_i+0x238>)
 8002768:	2100      	movs	r1, #0
 800276a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800276e:	6866      	ldr	r6, [r4, #4]
 8002770:	2e00      	cmp	r6, #0
 8002772:	bfa8      	it	ge
 8002774:	6821      	ldrge	r1, [r4, #0]
 8002776:	60a6      	str	r6, [r4, #8]
 8002778:	bfa4      	itt	ge
 800277a:	f021 0104 	bicge.w	r1, r1, #4
 800277e:	6021      	strge	r1, [r4, #0]
 8002780:	b90d      	cbnz	r5, 8002786 <_printf_i+0x112>
 8002782:	2e00      	cmp	r6, #0
 8002784:	d04b      	beq.n	800281e <_printf_i+0x1aa>
 8002786:	4616      	mov	r6, r2
 8002788:	fbb5 f1f3 	udiv	r1, r5, r3
 800278c:	fb03 5711 	mls	r7, r3, r1, r5
 8002790:	5dc7      	ldrb	r7, [r0, r7]
 8002792:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002796:	462f      	mov	r7, r5
 8002798:	42bb      	cmp	r3, r7
 800279a:	460d      	mov	r5, r1
 800279c:	d9f4      	bls.n	8002788 <_printf_i+0x114>
 800279e:	2b08      	cmp	r3, #8
 80027a0:	d10b      	bne.n	80027ba <_printf_i+0x146>
 80027a2:	6823      	ldr	r3, [r4, #0]
 80027a4:	07df      	lsls	r7, r3, #31
 80027a6:	d508      	bpl.n	80027ba <_printf_i+0x146>
 80027a8:	6923      	ldr	r3, [r4, #16]
 80027aa:	6861      	ldr	r1, [r4, #4]
 80027ac:	4299      	cmp	r1, r3
 80027ae:	bfde      	ittt	le
 80027b0:	2330      	movle	r3, #48	@ 0x30
 80027b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80027b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80027ba:	1b92      	subs	r2, r2, r6
 80027bc:	6122      	str	r2, [r4, #16]
 80027be:	464b      	mov	r3, r9
 80027c0:	4621      	mov	r1, r4
 80027c2:	4640      	mov	r0, r8
 80027c4:	f8cd a000 	str.w	sl, [sp]
 80027c8:	aa03      	add	r2, sp, #12
 80027ca:	f7ff fee1 	bl	8002590 <_printf_common>
 80027ce:	3001      	adds	r0, #1
 80027d0:	d14a      	bne.n	8002868 <_printf_i+0x1f4>
 80027d2:	f04f 30ff 	mov.w	r0, #4294967295
 80027d6:	b004      	add	sp, #16
 80027d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027dc:	6823      	ldr	r3, [r4, #0]
 80027de:	f043 0320 	orr.w	r3, r3, #32
 80027e2:	6023      	str	r3, [r4, #0]
 80027e4:	2778      	movs	r7, #120	@ 0x78
 80027e6:	4832      	ldr	r0, [pc, #200]	@ (80028b0 <_printf_i+0x23c>)
 80027e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80027ec:	6823      	ldr	r3, [r4, #0]
 80027ee:	6831      	ldr	r1, [r6, #0]
 80027f0:	061f      	lsls	r7, r3, #24
 80027f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80027f6:	d402      	bmi.n	80027fe <_printf_i+0x18a>
 80027f8:	065f      	lsls	r7, r3, #25
 80027fa:	bf48      	it	mi
 80027fc:	b2ad      	uxthmi	r5, r5
 80027fe:	6031      	str	r1, [r6, #0]
 8002800:	07d9      	lsls	r1, r3, #31
 8002802:	bf44      	itt	mi
 8002804:	f043 0320 	orrmi.w	r3, r3, #32
 8002808:	6023      	strmi	r3, [r4, #0]
 800280a:	b11d      	cbz	r5, 8002814 <_printf_i+0x1a0>
 800280c:	2310      	movs	r3, #16
 800280e:	e7ab      	b.n	8002768 <_printf_i+0xf4>
 8002810:	4826      	ldr	r0, [pc, #152]	@ (80028ac <_printf_i+0x238>)
 8002812:	e7e9      	b.n	80027e8 <_printf_i+0x174>
 8002814:	6823      	ldr	r3, [r4, #0]
 8002816:	f023 0320 	bic.w	r3, r3, #32
 800281a:	6023      	str	r3, [r4, #0]
 800281c:	e7f6      	b.n	800280c <_printf_i+0x198>
 800281e:	4616      	mov	r6, r2
 8002820:	e7bd      	b.n	800279e <_printf_i+0x12a>
 8002822:	6833      	ldr	r3, [r6, #0]
 8002824:	6825      	ldr	r5, [r4, #0]
 8002826:	1d18      	adds	r0, r3, #4
 8002828:	6961      	ldr	r1, [r4, #20]
 800282a:	6030      	str	r0, [r6, #0]
 800282c:	062e      	lsls	r6, r5, #24
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	d501      	bpl.n	8002836 <_printf_i+0x1c2>
 8002832:	6019      	str	r1, [r3, #0]
 8002834:	e002      	b.n	800283c <_printf_i+0x1c8>
 8002836:	0668      	lsls	r0, r5, #25
 8002838:	d5fb      	bpl.n	8002832 <_printf_i+0x1be>
 800283a:	8019      	strh	r1, [r3, #0]
 800283c:	2300      	movs	r3, #0
 800283e:	4616      	mov	r6, r2
 8002840:	6123      	str	r3, [r4, #16]
 8002842:	e7bc      	b.n	80027be <_printf_i+0x14a>
 8002844:	6833      	ldr	r3, [r6, #0]
 8002846:	2100      	movs	r1, #0
 8002848:	1d1a      	adds	r2, r3, #4
 800284a:	6032      	str	r2, [r6, #0]
 800284c:	681e      	ldr	r6, [r3, #0]
 800284e:	6862      	ldr	r2, [r4, #4]
 8002850:	4630      	mov	r0, r6
 8002852:	f000 f9b4 	bl	8002bbe <memchr>
 8002856:	b108      	cbz	r0, 800285c <_printf_i+0x1e8>
 8002858:	1b80      	subs	r0, r0, r6
 800285a:	6060      	str	r0, [r4, #4]
 800285c:	6863      	ldr	r3, [r4, #4]
 800285e:	6123      	str	r3, [r4, #16]
 8002860:	2300      	movs	r3, #0
 8002862:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002866:	e7aa      	b.n	80027be <_printf_i+0x14a>
 8002868:	4632      	mov	r2, r6
 800286a:	4649      	mov	r1, r9
 800286c:	4640      	mov	r0, r8
 800286e:	6923      	ldr	r3, [r4, #16]
 8002870:	47d0      	blx	sl
 8002872:	3001      	adds	r0, #1
 8002874:	d0ad      	beq.n	80027d2 <_printf_i+0x15e>
 8002876:	6823      	ldr	r3, [r4, #0]
 8002878:	079b      	lsls	r3, r3, #30
 800287a:	d413      	bmi.n	80028a4 <_printf_i+0x230>
 800287c:	68e0      	ldr	r0, [r4, #12]
 800287e:	9b03      	ldr	r3, [sp, #12]
 8002880:	4298      	cmp	r0, r3
 8002882:	bfb8      	it	lt
 8002884:	4618      	movlt	r0, r3
 8002886:	e7a6      	b.n	80027d6 <_printf_i+0x162>
 8002888:	2301      	movs	r3, #1
 800288a:	4632      	mov	r2, r6
 800288c:	4649      	mov	r1, r9
 800288e:	4640      	mov	r0, r8
 8002890:	47d0      	blx	sl
 8002892:	3001      	adds	r0, #1
 8002894:	d09d      	beq.n	80027d2 <_printf_i+0x15e>
 8002896:	3501      	adds	r5, #1
 8002898:	68e3      	ldr	r3, [r4, #12]
 800289a:	9903      	ldr	r1, [sp, #12]
 800289c:	1a5b      	subs	r3, r3, r1
 800289e:	42ab      	cmp	r3, r5
 80028a0:	dcf2      	bgt.n	8002888 <_printf_i+0x214>
 80028a2:	e7eb      	b.n	800287c <_printf_i+0x208>
 80028a4:	2500      	movs	r5, #0
 80028a6:	f104 0619 	add.w	r6, r4, #25
 80028aa:	e7f5      	b.n	8002898 <_printf_i+0x224>
 80028ac:	08004964 	.word	0x08004964
 80028b0:	08004975 	.word	0x08004975

080028b4 <std>:
 80028b4:	2300      	movs	r3, #0
 80028b6:	b510      	push	{r4, lr}
 80028b8:	4604      	mov	r4, r0
 80028ba:	e9c0 3300 	strd	r3, r3, [r0]
 80028be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028c2:	6083      	str	r3, [r0, #8]
 80028c4:	8181      	strh	r1, [r0, #12]
 80028c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80028c8:	81c2      	strh	r2, [r0, #14]
 80028ca:	6183      	str	r3, [r0, #24]
 80028cc:	4619      	mov	r1, r3
 80028ce:	2208      	movs	r2, #8
 80028d0:	305c      	adds	r0, #92	@ 0x5c
 80028d2:	f000 f8f4 	bl	8002abe <memset>
 80028d6:	4b0d      	ldr	r3, [pc, #52]	@ (800290c <std+0x58>)
 80028d8:	6224      	str	r4, [r4, #32]
 80028da:	6263      	str	r3, [r4, #36]	@ 0x24
 80028dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <std+0x5c>)
 80028de:	62a3      	str	r3, [r4, #40]	@ 0x28
 80028e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002914 <std+0x60>)
 80028e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80028e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <std+0x64>)
 80028e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80028e8:	4b0c      	ldr	r3, [pc, #48]	@ (800291c <std+0x68>)
 80028ea:	429c      	cmp	r4, r3
 80028ec:	d006      	beq.n	80028fc <std+0x48>
 80028ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80028f2:	4294      	cmp	r4, r2
 80028f4:	d002      	beq.n	80028fc <std+0x48>
 80028f6:	33d0      	adds	r3, #208	@ 0xd0
 80028f8:	429c      	cmp	r4, r3
 80028fa:	d105      	bne.n	8002908 <std+0x54>
 80028fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002904:	f000 b958 	b.w	8002bb8 <__retarget_lock_init_recursive>
 8002908:	bd10      	pop	{r4, pc}
 800290a:	bf00      	nop
 800290c:	08002a39 	.word	0x08002a39
 8002910:	08002a5b 	.word	0x08002a5b
 8002914:	08002a93 	.word	0x08002a93
 8002918:	08002ab7 	.word	0x08002ab7
 800291c:	2000024c 	.word	0x2000024c

08002920 <stdio_exit_handler>:
 8002920:	4a02      	ldr	r2, [pc, #8]	@ (800292c <stdio_exit_handler+0xc>)
 8002922:	4903      	ldr	r1, [pc, #12]	@ (8002930 <stdio_exit_handler+0x10>)
 8002924:	4803      	ldr	r0, [pc, #12]	@ (8002934 <stdio_exit_handler+0x14>)
 8002926:	f000 b869 	b.w	80029fc <_fwalk_sglue>
 800292a:	bf00      	nop
 800292c:	2000000c 	.word	0x2000000c
 8002930:	08004295 	.word	0x08004295
 8002934:	2000001c 	.word	0x2000001c

08002938 <cleanup_stdio>:
 8002938:	6841      	ldr	r1, [r0, #4]
 800293a:	4b0c      	ldr	r3, [pc, #48]	@ (800296c <cleanup_stdio+0x34>)
 800293c:	b510      	push	{r4, lr}
 800293e:	4299      	cmp	r1, r3
 8002940:	4604      	mov	r4, r0
 8002942:	d001      	beq.n	8002948 <cleanup_stdio+0x10>
 8002944:	f001 fca6 	bl	8004294 <_fflush_r>
 8002948:	68a1      	ldr	r1, [r4, #8]
 800294a:	4b09      	ldr	r3, [pc, #36]	@ (8002970 <cleanup_stdio+0x38>)
 800294c:	4299      	cmp	r1, r3
 800294e:	d002      	beq.n	8002956 <cleanup_stdio+0x1e>
 8002950:	4620      	mov	r0, r4
 8002952:	f001 fc9f 	bl	8004294 <_fflush_r>
 8002956:	68e1      	ldr	r1, [r4, #12]
 8002958:	4b06      	ldr	r3, [pc, #24]	@ (8002974 <cleanup_stdio+0x3c>)
 800295a:	4299      	cmp	r1, r3
 800295c:	d004      	beq.n	8002968 <cleanup_stdio+0x30>
 800295e:	4620      	mov	r0, r4
 8002960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002964:	f001 bc96 	b.w	8004294 <_fflush_r>
 8002968:	bd10      	pop	{r4, pc}
 800296a:	bf00      	nop
 800296c:	2000024c 	.word	0x2000024c
 8002970:	200002b4 	.word	0x200002b4
 8002974:	2000031c 	.word	0x2000031c

08002978 <global_stdio_init.part.0>:
 8002978:	b510      	push	{r4, lr}
 800297a:	4b0b      	ldr	r3, [pc, #44]	@ (80029a8 <global_stdio_init.part.0+0x30>)
 800297c:	4c0b      	ldr	r4, [pc, #44]	@ (80029ac <global_stdio_init.part.0+0x34>)
 800297e:	4a0c      	ldr	r2, [pc, #48]	@ (80029b0 <global_stdio_init.part.0+0x38>)
 8002980:	4620      	mov	r0, r4
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	2104      	movs	r1, #4
 8002986:	2200      	movs	r2, #0
 8002988:	f7ff ff94 	bl	80028b4 <std>
 800298c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002990:	2201      	movs	r2, #1
 8002992:	2109      	movs	r1, #9
 8002994:	f7ff ff8e 	bl	80028b4 <std>
 8002998:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800299c:	2202      	movs	r2, #2
 800299e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029a2:	2112      	movs	r1, #18
 80029a4:	f7ff bf86 	b.w	80028b4 <std>
 80029a8:	20000384 	.word	0x20000384
 80029ac:	2000024c 	.word	0x2000024c
 80029b0:	08002921 	.word	0x08002921

080029b4 <__sfp_lock_acquire>:
 80029b4:	4801      	ldr	r0, [pc, #4]	@ (80029bc <__sfp_lock_acquire+0x8>)
 80029b6:	f000 b900 	b.w	8002bba <__retarget_lock_acquire_recursive>
 80029ba:	bf00      	nop
 80029bc:	2000038d 	.word	0x2000038d

080029c0 <__sfp_lock_release>:
 80029c0:	4801      	ldr	r0, [pc, #4]	@ (80029c8 <__sfp_lock_release+0x8>)
 80029c2:	f000 b8fb 	b.w	8002bbc <__retarget_lock_release_recursive>
 80029c6:	bf00      	nop
 80029c8:	2000038d 	.word	0x2000038d

080029cc <__sinit>:
 80029cc:	b510      	push	{r4, lr}
 80029ce:	4604      	mov	r4, r0
 80029d0:	f7ff fff0 	bl	80029b4 <__sfp_lock_acquire>
 80029d4:	6a23      	ldr	r3, [r4, #32]
 80029d6:	b11b      	cbz	r3, 80029e0 <__sinit+0x14>
 80029d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029dc:	f7ff bff0 	b.w	80029c0 <__sfp_lock_release>
 80029e0:	4b04      	ldr	r3, [pc, #16]	@ (80029f4 <__sinit+0x28>)
 80029e2:	6223      	str	r3, [r4, #32]
 80029e4:	4b04      	ldr	r3, [pc, #16]	@ (80029f8 <__sinit+0x2c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1f5      	bne.n	80029d8 <__sinit+0xc>
 80029ec:	f7ff ffc4 	bl	8002978 <global_stdio_init.part.0>
 80029f0:	e7f2      	b.n	80029d8 <__sinit+0xc>
 80029f2:	bf00      	nop
 80029f4:	08002939 	.word	0x08002939
 80029f8:	20000384 	.word	0x20000384

080029fc <_fwalk_sglue>:
 80029fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a00:	4607      	mov	r7, r0
 8002a02:	4688      	mov	r8, r1
 8002a04:	4614      	mov	r4, r2
 8002a06:	2600      	movs	r6, #0
 8002a08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a0c:	f1b9 0901 	subs.w	r9, r9, #1
 8002a10:	d505      	bpl.n	8002a1e <_fwalk_sglue+0x22>
 8002a12:	6824      	ldr	r4, [r4, #0]
 8002a14:	2c00      	cmp	r4, #0
 8002a16:	d1f7      	bne.n	8002a08 <_fwalk_sglue+0xc>
 8002a18:	4630      	mov	r0, r6
 8002a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a1e:	89ab      	ldrh	r3, [r5, #12]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d907      	bls.n	8002a34 <_fwalk_sglue+0x38>
 8002a24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	d003      	beq.n	8002a34 <_fwalk_sglue+0x38>
 8002a2c:	4629      	mov	r1, r5
 8002a2e:	4638      	mov	r0, r7
 8002a30:	47c0      	blx	r8
 8002a32:	4306      	orrs	r6, r0
 8002a34:	3568      	adds	r5, #104	@ 0x68
 8002a36:	e7e9      	b.n	8002a0c <_fwalk_sglue+0x10>

08002a38 <__sread>:
 8002a38:	b510      	push	{r4, lr}
 8002a3a:	460c      	mov	r4, r1
 8002a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a40:	f000 f86c 	bl	8002b1c <_read_r>
 8002a44:	2800      	cmp	r0, #0
 8002a46:	bfab      	itete	ge
 8002a48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002a4a:	89a3      	ldrhlt	r3, [r4, #12]
 8002a4c:	181b      	addge	r3, r3, r0
 8002a4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002a52:	bfac      	ite	ge
 8002a54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002a56:	81a3      	strhlt	r3, [r4, #12]
 8002a58:	bd10      	pop	{r4, pc}

08002a5a <__swrite>:
 8002a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a5e:	461f      	mov	r7, r3
 8002a60:	898b      	ldrh	r3, [r1, #12]
 8002a62:	4605      	mov	r5, r0
 8002a64:	05db      	lsls	r3, r3, #23
 8002a66:	460c      	mov	r4, r1
 8002a68:	4616      	mov	r6, r2
 8002a6a:	d505      	bpl.n	8002a78 <__swrite+0x1e>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a74:	f000 f840 	bl	8002af8 <_lseek_r>
 8002a78:	89a3      	ldrh	r3, [r4, #12]
 8002a7a:	4632      	mov	r2, r6
 8002a7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a80:	81a3      	strh	r3, [r4, #12]
 8002a82:	4628      	mov	r0, r5
 8002a84:	463b      	mov	r3, r7
 8002a86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a8e:	f000 b857 	b.w	8002b40 <_write_r>

08002a92 <__sseek>:
 8002a92:	b510      	push	{r4, lr}
 8002a94:	460c      	mov	r4, r1
 8002a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a9a:	f000 f82d 	bl	8002af8 <_lseek_r>
 8002a9e:	1c43      	adds	r3, r0, #1
 8002aa0:	89a3      	ldrh	r3, [r4, #12]
 8002aa2:	bf15      	itete	ne
 8002aa4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002aa6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002aaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002aae:	81a3      	strheq	r3, [r4, #12]
 8002ab0:	bf18      	it	ne
 8002ab2:	81a3      	strhne	r3, [r4, #12]
 8002ab4:	bd10      	pop	{r4, pc}

08002ab6 <__sclose>:
 8002ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002aba:	f000 b80d 	b.w	8002ad8 <_close_r>

08002abe <memset>:
 8002abe:	4603      	mov	r3, r0
 8002ac0:	4402      	add	r2, r0
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d100      	bne.n	8002ac8 <memset+0xa>
 8002ac6:	4770      	bx	lr
 8002ac8:	f803 1b01 	strb.w	r1, [r3], #1
 8002acc:	e7f9      	b.n	8002ac2 <memset+0x4>
	...

08002ad0 <_localeconv_r>:
 8002ad0:	4800      	ldr	r0, [pc, #0]	@ (8002ad4 <_localeconv_r+0x4>)
 8002ad2:	4770      	bx	lr
 8002ad4:	20000158 	.word	0x20000158

08002ad8 <_close_r>:
 8002ad8:	b538      	push	{r3, r4, r5, lr}
 8002ada:	2300      	movs	r3, #0
 8002adc:	4d05      	ldr	r5, [pc, #20]	@ (8002af4 <_close_r+0x1c>)
 8002ade:	4604      	mov	r4, r0
 8002ae0:	4608      	mov	r0, r1
 8002ae2:	602b      	str	r3, [r5, #0]
 8002ae4:	f7fe f997 	bl	8000e16 <_close>
 8002ae8:	1c43      	adds	r3, r0, #1
 8002aea:	d102      	bne.n	8002af2 <_close_r+0x1a>
 8002aec:	682b      	ldr	r3, [r5, #0]
 8002aee:	b103      	cbz	r3, 8002af2 <_close_r+0x1a>
 8002af0:	6023      	str	r3, [r4, #0]
 8002af2:	bd38      	pop	{r3, r4, r5, pc}
 8002af4:	20000388 	.word	0x20000388

08002af8 <_lseek_r>:
 8002af8:	b538      	push	{r3, r4, r5, lr}
 8002afa:	4604      	mov	r4, r0
 8002afc:	4608      	mov	r0, r1
 8002afe:	4611      	mov	r1, r2
 8002b00:	2200      	movs	r2, #0
 8002b02:	4d05      	ldr	r5, [pc, #20]	@ (8002b18 <_lseek_r+0x20>)
 8002b04:	602a      	str	r2, [r5, #0]
 8002b06:	461a      	mov	r2, r3
 8002b08:	f7fe f9a9 	bl	8000e5e <_lseek>
 8002b0c:	1c43      	adds	r3, r0, #1
 8002b0e:	d102      	bne.n	8002b16 <_lseek_r+0x1e>
 8002b10:	682b      	ldr	r3, [r5, #0]
 8002b12:	b103      	cbz	r3, 8002b16 <_lseek_r+0x1e>
 8002b14:	6023      	str	r3, [r4, #0]
 8002b16:	bd38      	pop	{r3, r4, r5, pc}
 8002b18:	20000388 	.word	0x20000388

08002b1c <_read_r>:
 8002b1c:	b538      	push	{r3, r4, r5, lr}
 8002b1e:	4604      	mov	r4, r0
 8002b20:	4608      	mov	r0, r1
 8002b22:	4611      	mov	r1, r2
 8002b24:	2200      	movs	r2, #0
 8002b26:	4d05      	ldr	r5, [pc, #20]	@ (8002b3c <_read_r+0x20>)
 8002b28:	602a      	str	r2, [r5, #0]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	f7fe f93a 	bl	8000da4 <_read>
 8002b30:	1c43      	adds	r3, r0, #1
 8002b32:	d102      	bne.n	8002b3a <_read_r+0x1e>
 8002b34:	682b      	ldr	r3, [r5, #0]
 8002b36:	b103      	cbz	r3, 8002b3a <_read_r+0x1e>
 8002b38:	6023      	str	r3, [r4, #0]
 8002b3a:	bd38      	pop	{r3, r4, r5, pc}
 8002b3c:	20000388 	.word	0x20000388

08002b40 <_write_r>:
 8002b40:	b538      	push	{r3, r4, r5, lr}
 8002b42:	4604      	mov	r4, r0
 8002b44:	4608      	mov	r0, r1
 8002b46:	4611      	mov	r1, r2
 8002b48:	2200      	movs	r2, #0
 8002b4a:	4d05      	ldr	r5, [pc, #20]	@ (8002b60 <_write_r+0x20>)
 8002b4c:	602a      	str	r2, [r5, #0]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	f7fe f945 	bl	8000dde <_write>
 8002b54:	1c43      	adds	r3, r0, #1
 8002b56:	d102      	bne.n	8002b5e <_write_r+0x1e>
 8002b58:	682b      	ldr	r3, [r5, #0]
 8002b5a:	b103      	cbz	r3, 8002b5e <_write_r+0x1e>
 8002b5c:	6023      	str	r3, [r4, #0]
 8002b5e:	bd38      	pop	{r3, r4, r5, pc}
 8002b60:	20000388 	.word	0x20000388

08002b64 <__errno>:
 8002b64:	4b01      	ldr	r3, [pc, #4]	@ (8002b6c <__errno+0x8>)
 8002b66:	6818      	ldr	r0, [r3, #0]
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	20000018 	.word	0x20000018

08002b70 <__libc_init_array>:
 8002b70:	b570      	push	{r4, r5, r6, lr}
 8002b72:	2600      	movs	r6, #0
 8002b74:	4d0c      	ldr	r5, [pc, #48]	@ (8002ba8 <__libc_init_array+0x38>)
 8002b76:	4c0d      	ldr	r4, [pc, #52]	@ (8002bac <__libc_init_array+0x3c>)
 8002b78:	1b64      	subs	r4, r4, r5
 8002b7a:	10a4      	asrs	r4, r4, #2
 8002b7c:	42a6      	cmp	r6, r4
 8002b7e:	d109      	bne.n	8002b94 <__libc_init_array+0x24>
 8002b80:	f001 fec6 	bl	8004910 <_init>
 8002b84:	2600      	movs	r6, #0
 8002b86:	4d0a      	ldr	r5, [pc, #40]	@ (8002bb0 <__libc_init_array+0x40>)
 8002b88:	4c0a      	ldr	r4, [pc, #40]	@ (8002bb4 <__libc_init_array+0x44>)
 8002b8a:	1b64      	subs	r4, r4, r5
 8002b8c:	10a4      	asrs	r4, r4, #2
 8002b8e:	42a6      	cmp	r6, r4
 8002b90:	d105      	bne.n	8002b9e <__libc_init_array+0x2e>
 8002b92:	bd70      	pop	{r4, r5, r6, pc}
 8002b94:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b98:	4798      	blx	r3
 8002b9a:	3601      	adds	r6, #1
 8002b9c:	e7ee      	b.n	8002b7c <__libc_init_array+0xc>
 8002b9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ba2:	4798      	blx	r3
 8002ba4:	3601      	adds	r6, #1
 8002ba6:	e7f2      	b.n	8002b8e <__libc_init_array+0x1e>
 8002ba8:	08004cc8 	.word	0x08004cc8
 8002bac:	08004cc8 	.word	0x08004cc8
 8002bb0:	08004cc8 	.word	0x08004cc8
 8002bb4:	08004ccc 	.word	0x08004ccc

08002bb8 <__retarget_lock_init_recursive>:
 8002bb8:	4770      	bx	lr

08002bba <__retarget_lock_acquire_recursive>:
 8002bba:	4770      	bx	lr

08002bbc <__retarget_lock_release_recursive>:
 8002bbc:	4770      	bx	lr

08002bbe <memchr>:
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	b2c9      	uxtb	r1, r1
 8002bc4:	4402      	add	r2, r0
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	d101      	bne.n	8002bd0 <memchr+0x12>
 8002bcc:	2000      	movs	r0, #0
 8002bce:	e003      	b.n	8002bd8 <memchr+0x1a>
 8002bd0:	7804      	ldrb	r4, [r0, #0]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	428c      	cmp	r4, r1
 8002bd6:	d1f6      	bne.n	8002bc6 <memchr+0x8>
 8002bd8:	bd10      	pop	{r4, pc}

08002bda <memcpy>:
 8002bda:	440a      	add	r2, r1
 8002bdc:	4291      	cmp	r1, r2
 8002bde:	f100 33ff 	add.w	r3, r0, #4294967295
 8002be2:	d100      	bne.n	8002be6 <memcpy+0xc>
 8002be4:	4770      	bx	lr
 8002be6:	b510      	push	{r4, lr}
 8002be8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002bec:	4291      	cmp	r1, r2
 8002bee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002bf2:	d1f9      	bne.n	8002be8 <memcpy+0xe>
 8002bf4:	bd10      	pop	{r4, pc}

08002bf6 <quorem>:
 8002bf6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bfa:	6903      	ldr	r3, [r0, #16]
 8002bfc:	690c      	ldr	r4, [r1, #16]
 8002bfe:	4607      	mov	r7, r0
 8002c00:	42a3      	cmp	r3, r4
 8002c02:	db7e      	blt.n	8002d02 <quorem+0x10c>
 8002c04:	3c01      	subs	r4, #1
 8002c06:	00a3      	lsls	r3, r4, #2
 8002c08:	f100 0514 	add.w	r5, r0, #20
 8002c0c:	f101 0814 	add.w	r8, r1, #20
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002c16:	9301      	str	r3, [sp, #4]
 8002c18:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002c1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002c20:	3301      	adds	r3, #1
 8002c22:	429a      	cmp	r2, r3
 8002c24:	fbb2 f6f3 	udiv	r6, r2, r3
 8002c28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002c2c:	d32e      	bcc.n	8002c8c <quorem+0x96>
 8002c2e:	f04f 0a00 	mov.w	sl, #0
 8002c32:	46c4      	mov	ip, r8
 8002c34:	46ae      	mov	lr, r5
 8002c36:	46d3      	mov	fp, sl
 8002c38:	f85c 3b04 	ldr.w	r3, [ip], #4
 8002c3c:	b298      	uxth	r0, r3
 8002c3e:	fb06 a000 	mla	r0, r6, r0, sl
 8002c42:	0c1b      	lsrs	r3, r3, #16
 8002c44:	0c02      	lsrs	r2, r0, #16
 8002c46:	fb06 2303 	mla	r3, r6, r3, r2
 8002c4a:	f8de 2000 	ldr.w	r2, [lr]
 8002c4e:	b280      	uxth	r0, r0
 8002c50:	b292      	uxth	r2, r2
 8002c52:	1a12      	subs	r2, r2, r0
 8002c54:	445a      	add	r2, fp
 8002c56:	f8de 0000 	ldr.w	r0, [lr]
 8002c5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8002c64:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002c68:	b292      	uxth	r2, r2
 8002c6a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002c6e:	45e1      	cmp	r9, ip
 8002c70:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002c74:	f84e 2b04 	str.w	r2, [lr], #4
 8002c78:	d2de      	bcs.n	8002c38 <quorem+0x42>
 8002c7a:	9b00      	ldr	r3, [sp, #0]
 8002c7c:	58eb      	ldr	r3, [r5, r3]
 8002c7e:	b92b      	cbnz	r3, 8002c8c <quorem+0x96>
 8002c80:	9b01      	ldr	r3, [sp, #4]
 8002c82:	3b04      	subs	r3, #4
 8002c84:	429d      	cmp	r5, r3
 8002c86:	461a      	mov	r2, r3
 8002c88:	d32f      	bcc.n	8002cea <quorem+0xf4>
 8002c8a:	613c      	str	r4, [r7, #16]
 8002c8c:	4638      	mov	r0, r7
 8002c8e:	f001 f979 	bl	8003f84 <__mcmp>
 8002c92:	2800      	cmp	r0, #0
 8002c94:	db25      	blt.n	8002ce2 <quorem+0xec>
 8002c96:	4629      	mov	r1, r5
 8002c98:	2000      	movs	r0, #0
 8002c9a:	f858 2b04 	ldr.w	r2, [r8], #4
 8002c9e:	f8d1 c000 	ldr.w	ip, [r1]
 8002ca2:	fa1f fe82 	uxth.w	lr, r2
 8002ca6:	fa1f f38c 	uxth.w	r3, ip
 8002caa:	eba3 030e 	sub.w	r3, r3, lr
 8002cae:	4403      	add	r3, r0
 8002cb0:	0c12      	lsrs	r2, r2, #16
 8002cb2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002cb6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002cc0:	45c1      	cmp	r9, r8
 8002cc2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002cc6:	f841 3b04 	str.w	r3, [r1], #4
 8002cca:	d2e6      	bcs.n	8002c9a <quorem+0xa4>
 8002ccc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002cd0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002cd4:	b922      	cbnz	r2, 8002ce0 <quorem+0xea>
 8002cd6:	3b04      	subs	r3, #4
 8002cd8:	429d      	cmp	r5, r3
 8002cda:	461a      	mov	r2, r3
 8002cdc:	d30b      	bcc.n	8002cf6 <quorem+0x100>
 8002cde:	613c      	str	r4, [r7, #16]
 8002ce0:	3601      	adds	r6, #1
 8002ce2:	4630      	mov	r0, r6
 8002ce4:	b003      	add	sp, #12
 8002ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cea:	6812      	ldr	r2, [r2, #0]
 8002cec:	3b04      	subs	r3, #4
 8002cee:	2a00      	cmp	r2, #0
 8002cf0:	d1cb      	bne.n	8002c8a <quorem+0x94>
 8002cf2:	3c01      	subs	r4, #1
 8002cf4:	e7c6      	b.n	8002c84 <quorem+0x8e>
 8002cf6:	6812      	ldr	r2, [r2, #0]
 8002cf8:	3b04      	subs	r3, #4
 8002cfa:	2a00      	cmp	r2, #0
 8002cfc:	d1ef      	bne.n	8002cde <quorem+0xe8>
 8002cfe:	3c01      	subs	r4, #1
 8002d00:	e7ea      	b.n	8002cd8 <quorem+0xe2>
 8002d02:	2000      	movs	r0, #0
 8002d04:	e7ee      	b.n	8002ce4 <quorem+0xee>
	...

08002d08 <_dtoa_r>:
 8002d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d0c:	4614      	mov	r4, r2
 8002d0e:	461d      	mov	r5, r3
 8002d10:	69c7      	ldr	r7, [r0, #28]
 8002d12:	b097      	sub	sp, #92	@ 0x5c
 8002d14:	4683      	mov	fp, r0
 8002d16:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002d1a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8002d1c:	b97f      	cbnz	r7, 8002d3e <_dtoa_r+0x36>
 8002d1e:	2010      	movs	r0, #16
 8002d20:	f000 fe02 	bl	8003928 <malloc>
 8002d24:	4602      	mov	r2, r0
 8002d26:	f8cb 001c 	str.w	r0, [fp, #28]
 8002d2a:	b920      	cbnz	r0, 8002d36 <_dtoa_r+0x2e>
 8002d2c:	21ef      	movs	r1, #239	@ 0xef
 8002d2e:	4ba8      	ldr	r3, [pc, #672]	@ (8002fd0 <_dtoa_r+0x2c8>)
 8002d30:	48a8      	ldr	r0, [pc, #672]	@ (8002fd4 <_dtoa_r+0x2cc>)
 8002d32:	f001 fae7 	bl	8004304 <__assert_func>
 8002d36:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8002d3a:	6007      	str	r7, [r0, #0]
 8002d3c:	60c7      	str	r7, [r0, #12]
 8002d3e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002d42:	6819      	ldr	r1, [r3, #0]
 8002d44:	b159      	cbz	r1, 8002d5e <_dtoa_r+0x56>
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	2301      	movs	r3, #1
 8002d4a:	4093      	lsls	r3, r2
 8002d4c:	604a      	str	r2, [r1, #4]
 8002d4e:	608b      	str	r3, [r1, #8]
 8002d50:	4658      	mov	r0, fp
 8002d52:	f000 fedf 	bl	8003b14 <_Bfree>
 8002d56:	2200      	movs	r2, #0
 8002d58:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	1e2b      	subs	r3, r5, #0
 8002d60:	bfaf      	iteee	ge
 8002d62:	2300      	movge	r3, #0
 8002d64:	2201      	movlt	r2, #1
 8002d66:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8002d6a:	9303      	strlt	r3, [sp, #12]
 8002d6c:	bfa8      	it	ge
 8002d6e:	6033      	strge	r3, [r6, #0]
 8002d70:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8002d74:	4b98      	ldr	r3, [pc, #608]	@ (8002fd8 <_dtoa_r+0x2d0>)
 8002d76:	bfb8      	it	lt
 8002d78:	6032      	strlt	r2, [r6, #0]
 8002d7a:	ea33 0308 	bics.w	r3, r3, r8
 8002d7e:	d112      	bne.n	8002da6 <_dtoa_r+0x9e>
 8002d80:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002d84:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8002d86:	6013      	str	r3, [r2, #0]
 8002d88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8002d8c:	4323      	orrs	r3, r4
 8002d8e:	f000 8550 	beq.w	8003832 <_dtoa_r+0xb2a>
 8002d92:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8002d94:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8002fdc <_dtoa_r+0x2d4>
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f000 8552 	beq.w	8003842 <_dtoa_r+0xb3a>
 8002d9e:	f10a 0303 	add.w	r3, sl, #3
 8002da2:	f000 bd4c 	b.w	800383e <_dtoa_r+0xb36>
 8002da6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002daa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8002dae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002db2:	2200      	movs	r2, #0
 8002db4:	2300      	movs	r3, #0
 8002db6:	f7fd fdf7 	bl	80009a8 <__aeabi_dcmpeq>
 8002dba:	4607      	mov	r7, r0
 8002dbc:	b158      	cbz	r0, 8002dd6 <_dtoa_r+0xce>
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8002dc2:	6013      	str	r3, [r2, #0]
 8002dc4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8002dc6:	b113      	cbz	r3, 8002dce <_dtoa_r+0xc6>
 8002dc8:	4b85      	ldr	r3, [pc, #532]	@ (8002fe0 <_dtoa_r+0x2d8>)
 8002dca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8002dcc:	6013      	str	r3, [r2, #0]
 8002dce:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8002fe4 <_dtoa_r+0x2dc>
 8002dd2:	f000 bd36 	b.w	8003842 <_dtoa_r+0xb3a>
 8002dd6:	ab14      	add	r3, sp, #80	@ 0x50
 8002dd8:	9301      	str	r3, [sp, #4]
 8002dda:	ab15      	add	r3, sp, #84	@ 0x54
 8002ddc:	9300      	str	r3, [sp, #0]
 8002dde:	4658      	mov	r0, fp
 8002de0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8002de4:	f001 f97e 	bl	80040e4 <__d2b>
 8002de8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8002dec:	4681      	mov	r9, r0
 8002dee:	2e00      	cmp	r6, #0
 8002df0:	d077      	beq.n	8002ee2 <_dtoa_r+0x1da>
 8002df2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002df6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002df8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8002dfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e00:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8002e04:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002e08:	9712      	str	r7, [sp, #72]	@ 0x48
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	4b76      	ldr	r3, [pc, #472]	@ (8002fe8 <_dtoa_r+0x2e0>)
 8002e10:	f7fd f9aa 	bl	8000168 <__aeabi_dsub>
 8002e14:	a368      	add	r3, pc, #416	@ (adr r3, 8002fb8 <_dtoa_r+0x2b0>)
 8002e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e1a:	f7fd fb5d 	bl	80004d8 <__aeabi_dmul>
 8002e1e:	a368      	add	r3, pc, #416	@ (adr r3, 8002fc0 <_dtoa_r+0x2b8>)
 8002e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e24:	f7fd f9a2 	bl	800016c <__adddf3>
 8002e28:	4604      	mov	r4, r0
 8002e2a:	4630      	mov	r0, r6
 8002e2c:	460d      	mov	r5, r1
 8002e2e:	f7fd fae9 	bl	8000404 <__aeabi_i2d>
 8002e32:	a365      	add	r3, pc, #404	@ (adr r3, 8002fc8 <_dtoa_r+0x2c0>)
 8002e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e38:	f7fd fb4e 	bl	80004d8 <__aeabi_dmul>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4620      	mov	r0, r4
 8002e42:	4629      	mov	r1, r5
 8002e44:	f7fd f992 	bl	800016c <__adddf3>
 8002e48:	4604      	mov	r4, r0
 8002e4a:	460d      	mov	r5, r1
 8002e4c:	f7fd fdf4 	bl	8000a38 <__aeabi_d2iz>
 8002e50:	2200      	movs	r2, #0
 8002e52:	4607      	mov	r7, r0
 8002e54:	2300      	movs	r3, #0
 8002e56:	4620      	mov	r0, r4
 8002e58:	4629      	mov	r1, r5
 8002e5a:	f7fd fdaf 	bl	80009bc <__aeabi_dcmplt>
 8002e5e:	b140      	cbz	r0, 8002e72 <_dtoa_r+0x16a>
 8002e60:	4638      	mov	r0, r7
 8002e62:	f7fd facf 	bl	8000404 <__aeabi_i2d>
 8002e66:	4622      	mov	r2, r4
 8002e68:	462b      	mov	r3, r5
 8002e6a:	f7fd fd9d 	bl	80009a8 <__aeabi_dcmpeq>
 8002e6e:	b900      	cbnz	r0, 8002e72 <_dtoa_r+0x16a>
 8002e70:	3f01      	subs	r7, #1
 8002e72:	2f16      	cmp	r7, #22
 8002e74:	d853      	bhi.n	8002f1e <_dtoa_r+0x216>
 8002e76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002e7a:	4b5c      	ldr	r3, [pc, #368]	@ (8002fec <_dtoa_r+0x2e4>)
 8002e7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e84:	f7fd fd9a 	bl	80009bc <__aeabi_dcmplt>
 8002e88:	2800      	cmp	r0, #0
 8002e8a:	d04a      	beq.n	8002f22 <_dtoa_r+0x21a>
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	3f01      	subs	r7, #1
 8002e90:	930f      	str	r3, [sp, #60]	@ 0x3c
 8002e92:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002e94:	1b9b      	subs	r3, r3, r6
 8002e96:	1e5a      	subs	r2, r3, #1
 8002e98:	bf46      	itte	mi
 8002e9a:	f1c3 0801 	rsbmi	r8, r3, #1
 8002e9e:	2300      	movmi	r3, #0
 8002ea0:	f04f 0800 	movpl.w	r8, #0
 8002ea4:	9209      	str	r2, [sp, #36]	@ 0x24
 8002ea6:	bf48      	it	mi
 8002ea8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8002eaa:	2f00      	cmp	r7, #0
 8002eac:	db3b      	blt.n	8002f26 <_dtoa_r+0x21e>
 8002eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002eb0:	970e      	str	r7, [sp, #56]	@ 0x38
 8002eb2:	443b      	add	r3, r7
 8002eb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8002eba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8002ebc:	2b09      	cmp	r3, #9
 8002ebe:	d866      	bhi.n	8002f8e <_dtoa_r+0x286>
 8002ec0:	2b05      	cmp	r3, #5
 8002ec2:	bfc4      	itt	gt
 8002ec4:	3b04      	subgt	r3, #4
 8002ec6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8002ec8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8002eca:	bfc8      	it	gt
 8002ecc:	2400      	movgt	r4, #0
 8002ece:	f1a3 0302 	sub.w	r3, r3, #2
 8002ed2:	bfd8      	it	le
 8002ed4:	2401      	movle	r4, #1
 8002ed6:	2b03      	cmp	r3, #3
 8002ed8:	d864      	bhi.n	8002fa4 <_dtoa_r+0x29c>
 8002eda:	e8df f003 	tbb	[pc, r3]
 8002ede:	382b      	.short	0x382b
 8002ee0:	5636      	.short	0x5636
 8002ee2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8002ee6:	441e      	add	r6, r3
 8002ee8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8002eec:	2b20      	cmp	r3, #32
 8002eee:	bfc1      	itttt	gt
 8002ef0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8002ef4:	fa08 f803 	lslgt.w	r8, r8, r3
 8002ef8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8002efc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8002f00:	bfd6      	itet	le
 8002f02:	f1c3 0320 	rsble	r3, r3, #32
 8002f06:	ea48 0003 	orrgt.w	r0, r8, r3
 8002f0a:	fa04 f003 	lslle.w	r0, r4, r3
 8002f0e:	f7fd fa69 	bl	80003e4 <__aeabi_ui2d>
 8002f12:	2201      	movs	r2, #1
 8002f14:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8002f18:	3e01      	subs	r6, #1
 8002f1a:	9212      	str	r2, [sp, #72]	@ 0x48
 8002f1c:	e775      	b.n	8002e0a <_dtoa_r+0x102>
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e7b6      	b.n	8002e90 <_dtoa_r+0x188>
 8002f22:	900f      	str	r0, [sp, #60]	@ 0x3c
 8002f24:	e7b5      	b.n	8002e92 <_dtoa_r+0x18a>
 8002f26:	427b      	negs	r3, r7
 8002f28:	930a      	str	r3, [sp, #40]	@ 0x28
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	eba8 0807 	sub.w	r8, r8, r7
 8002f30:	930e      	str	r3, [sp, #56]	@ 0x38
 8002f32:	e7c2      	b.n	8002eba <_dtoa_r+0x1b2>
 8002f34:	2300      	movs	r3, #0
 8002f36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002f38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	dc35      	bgt.n	8002faa <_dtoa_r+0x2a2>
 8002f3e:	2301      	movs	r3, #1
 8002f40:	461a      	mov	r2, r3
 8002f42:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8002f46:	9221      	str	r2, [sp, #132]	@ 0x84
 8002f48:	e00b      	b.n	8002f62 <_dtoa_r+0x25a>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e7f3      	b.n	8002f36 <_dtoa_r+0x22e>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002f52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002f54:	18fb      	adds	r3, r7, r3
 8002f56:	9308      	str	r3, [sp, #32]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	9307      	str	r3, [sp, #28]
 8002f5e:	bfb8      	it	lt
 8002f60:	2301      	movlt	r3, #1
 8002f62:	2100      	movs	r1, #0
 8002f64:	2204      	movs	r2, #4
 8002f66:	f8db 001c 	ldr.w	r0, [fp, #28]
 8002f6a:	f102 0514 	add.w	r5, r2, #20
 8002f6e:	429d      	cmp	r5, r3
 8002f70:	d91f      	bls.n	8002fb2 <_dtoa_r+0x2aa>
 8002f72:	6041      	str	r1, [r0, #4]
 8002f74:	4658      	mov	r0, fp
 8002f76:	f000 fd8d 	bl	8003a94 <_Balloc>
 8002f7a:	4682      	mov	sl, r0
 8002f7c:	2800      	cmp	r0, #0
 8002f7e:	d139      	bne.n	8002ff4 <_dtoa_r+0x2ec>
 8002f80:	4602      	mov	r2, r0
 8002f82:	f240 11af 	movw	r1, #431	@ 0x1af
 8002f86:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff0 <_dtoa_r+0x2e8>)
 8002f88:	e6d2      	b.n	8002d30 <_dtoa_r+0x28>
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e7e0      	b.n	8002f50 <_dtoa_r+0x248>
 8002f8e:	2401      	movs	r4, #1
 8002f90:	2300      	movs	r3, #0
 8002f92:	940b      	str	r4, [sp, #44]	@ 0x2c
 8002f94:	9320      	str	r3, [sp, #128]	@ 0x80
 8002f96:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8002fa0:	2312      	movs	r3, #18
 8002fa2:	e7d0      	b.n	8002f46 <_dtoa_r+0x23e>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002fa8:	e7f5      	b.n	8002f96 <_dtoa_r+0x28e>
 8002faa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002fac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8002fb0:	e7d7      	b.n	8002f62 <_dtoa_r+0x25a>
 8002fb2:	3101      	adds	r1, #1
 8002fb4:	0052      	lsls	r2, r2, #1
 8002fb6:	e7d8      	b.n	8002f6a <_dtoa_r+0x262>
 8002fb8:	636f4361 	.word	0x636f4361
 8002fbc:	3fd287a7 	.word	0x3fd287a7
 8002fc0:	8b60c8b3 	.word	0x8b60c8b3
 8002fc4:	3fc68a28 	.word	0x3fc68a28
 8002fc8:	509f79fb 	.word	0x509f79fb
 8002fcc:	3fd34413 	.word	0x3fd34413
 8002fd0:	08004993 	.word	0x08004993
 8002fd4:	080049aa 	.word	0x080049aa
 8002fd8:	7ff00000 	.word	0x7ff00000
 8002fdc:	0800498f 	.word	0x0800498f
 8002fe0:	08004963 	.word	0x08004963
 8002fe4:	08004962 	.word	0x08004962
 8002fe8:	3ff80000 	.word	0x3ff80000
 8002fec:	08004aa0 	.word	0x08004aa0
 8002ff0:	08004a02 	.word	0x08004a02
 8002ff4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002ff8:	6018      	str	r0, [r3, #0]
 8002ffa:	9b07      	ldr	r3, [sp, #28]
 8002ffc:	2b0e      	cmp	r3, #14
 8002ffe:	f200 80a4 	bhi.w	800314a <_dtoa_r+0x442>
 8003002:	2c00      	cmp	r4, #0
 8003004:	f000 80a1 	beq.w	800314a <_dtoa_r+0x442>
 8003008:	2f00      	cmp	r7, #0
 800300a:	dd33      	ble.n	8003074 <_dtoa_r+0x36c>
 800300c:	4b86      	ldr	r3, [pc, #536]	@ (8003228 <_dtoa_r+0x520>)
 800300e:	f007 020f 	and.w	r2, r7, #15
 8003012:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003016:	05f8      	lsls	r0, r7, #23
 8003018:	e9d3 3400 	ldrd	r3, r4, [r3]
 800301c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003020:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003024:	d516      	bpl.n	8003054 <_dtoa_r+0x34c>
 8003026:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800302a:	4b80      	ldr	r3, [pc, #512]	@ (800322c <_dtoa_r+0x524>)
 800302c:	2603      	movs	r6, #3
 800302e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003032:	f7fd fb7b 	bl	800072c <__aeabi_ddiv>
 8003036:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800303a:	f004 040f 	and.w	r4, r4, #15
 800303e:	4d7b      	ldr	r5, [pc, #492]	@ (800322c <_dtoa_r+0x524>)
 8003040:	b954      	cbnz	r4, 8003058 <_dtoa_r+0x350>
 8003042:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003046:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800304a:	f7fd fb6f 	bl	800072c <__aeabi_ddiv>
 800304e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003052:	e028      	b.n	80030a6 <_dtoa_r+0x39e>
 8003054:	2602      	movs	r6, #2
 8003056:	e7f2      	b.n	800303e <_dtoa_r+0x336>
 8003058:	07e1      	lsls	r1, r4, #31
 800305a:	d508      	bpl.n	800306e <_dtoa_r+0x366>
 800305c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003060:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003064:	f7fd fa38 	bl	80004d8 <__aeabi_dmul>
 8003068:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800306c:	3601      	adds	r6, #1
 800306e:	1064      	asrs	r4, r4, #1
 8003070:	3508      	adds	r5, #8
 8003072:	e7e5      	b.n	8003040 <_dtoa_r+0x338>
 8003074:	f000 80d2 	beq.w	800321c <_dtoa_r+0x514>
 8003078:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800307c:	427c      	negs	r4, r7
 800307e:	4b6a      	ldr	r3, [pc, #424]	@ (8003228 <_dtoa_r+0x520>)
 8003080:	f004 020f 	and.w	r2, r4, #15
 8003084:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308c:	f7fd fa24 	bl	80004d8 <__aeabi_dmul>
 8003090:	2602      	movs	r6, #2
 8003092:	2300      	movs	r3, #0
 8003094:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003098:	4d64      	ldr	r5, [pc, #400]	@ (800322c <_dtoa_r+0x524>)
 800309a:	1124      	asrs	r4, r4, #4
 800309c:	2c00      	cmp	r4, #0
 800309e:	f040 80b2 	bne.w	8003206 <_dtoa_r+0x4fe>
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1d3      	bne.n	800304e <_dtoa_r+0x346>
 80030a6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80030aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 80b7 	beq.w	8003220 <_dtoa_r+0x518>
 80030b2:	2200      	movs	r2, #0
 80030b4:	4620      	mov	r0, r4
 80030b6:	4629      	mov	r1, r5
 80030b8:	4b5d      	ldr	r3, [pc, #372]	@ (8003230 <_dtoa_r+0x528>)
 80030ba:	f7fd fc7f 	bl	80009bc <__aeabi_dcmplt>
 80030be:	2800      	cmp	r0, #0
 80030c0:	f000 80ae 	beq.w	8003220 <_dtoa_r+0x518>
 80030c4:	9b07      	ldr	r3, [sp, #28]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 80aa 	beq.w	8003220 <_dtoa_r+0x518>
 80030cc:	9b08      	ldr	r3, [sp, #32]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	dd37      	ble.n	8003142 <_dtoa_r+0x43a>
 80030d2:	1e7b      	subs	r3, r7, #1
 80030d4:	4620      	mov	r0, r4
 80030d6:	9304      	str	r3, [sp, #16]
 80030d8:	2200      	movs	r2, #0
 80030da:	4629      	mov	r1, r5
 80030dc:	4b55      	ldr	r3, [pc, #340]	@ (8003234 <_dtoa_r+0x52c>)
 80030de:	f7fd f9fb 	bl	80004d8 <__aeabi_dmul>
 80030e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80030e6:	9c08      	ldr	r4, [sp, #32]
 80030e8:	3601      	adds	r6, #1
 80030ea:	4630      	mov	r0, r6
 80030ec:	f7fd f98a 	bl	8000404 <__aeabi_i2d>
 80030f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80030f4:	f7fd f9f0 	bl	80004d8 <__aeabi_dmul>
 80030f8:	2200      	movs	r2, #0
 80030fa:	4b4f      	ldr	r3, [pc, #316]	@ (8003238 <_dtoa_r+0x530>)
 80030fc:	f7fd f836 	bl	800016c <__adddf3>
 8003100:	4605      	mov	r5, r0
 8003102:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003106:	2c00      	cmp	r4, #0
 8003108:	f040 809a 	bne.w	8003240 <_dtoa_r+0x538>
 800310c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003110:	2200      	movs	r2, #0
 8003112:	4b4a      	ldr	r3, [pc, #296]	@ (800323c <_dtoa_r+0x534>)
 8003114:	f7fd f828 	bl	8000168 <__aeabi_dsub>
 8003118:	4602      	mov	r2, r0
 800311a:	460b      	mov	r3, r1
 800311c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003120:	462a      	mov	r2, r5
 8003122:	4633      	mov	r3, r6
 8003124:	f7fd fc68 	bl	80009f8 <__aeabi_dcmpgt>
 8003128:	2800      	cmp	r0, #0
 800312a:	f040 828e 	bne.w	800364a <_dtoa_r+0x942>
 800312e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003132:	462a      	mov	r2, r5
 8003134:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003138:	f7fd fc40 	bl	80009bc <__aeabi_dcmplt>
 800313c:	2800      	cmp	r0, #0
 800313e:	f040 8127 	bne.w	8003390 <_dtoa_r+0x688>
 8003142:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003146:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800314a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800314c:	2b00      	cmp	r3, #0
 800314e:	f2c0 8163 	blt.w	8003418 <_dtoa_r+0x710>
 8003152:	2f0e      	cmp	r7, #14
 8003154:	f300 8160 	bgt.w	8003418 <_dtoa_r+0x710>
 8003158:	4b33      	ldr	r3, [pc, #204]	@ (8003228 <_dtoa_r+0x520>)
 800315a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800315e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003162:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003166:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003168:	2b00      	cmp	r3, #0
 800316a:	da03      	bge.n	8003174 <_dtoa_r+0x46c>
 800316c:	9b07      	ldr	r3, [sp, #28]
 800316e:	2b00      	cmp	r3, #0
 8003170:	f340 8100 	ble.w	8003374 <_dtoa_r+0x66c>
 8003174:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003178:	4656      	mov	r6, sl
 800317a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800317e:	4620      	mov	r0, r4
 8003180:	4629      	mov	r1, r5
 8003182:	f7fd fad3 	bl	800072c <__aeabi_ddiv>
 8003186:	f7fd fc57 	bl	8000a38 <__aeabi_d2iz>
 800318a:	4680      	mov	r8, r0
 800318c:	f7fd f93a 	bl	8000404 <__aeabi_i2d>
 8003190:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003194:	f7fd f9a0 	bl	80004d8 <__aeabi_dmul>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4620      	mov	r0, r4
 800319e:	4629      	mov	r1, r5
 80031a0:	f7fc ffe2 	bl	8000168 <__aeabi_dsub>
 80031a4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80031a8:	9d07      	ldr	r5, [sp, #28]
 80031aa:	f806 4b01 	strb.w	r4, [r6], #1
 80031ae:	eba6 040a 	sub.w	r4, r6, sl
 80031b2:	42a5      	cmp	r5, r4
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	f040 8116 	bne.w	80033e8 <_dtoa_r+0x6e0>
 80031bc:	f7fc ffd6 	bl	800016c <__adddf3>
 80031c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80031c4:	4604      	mov	r4, r0
 80031c6:	460d      	mov	r5, r1
 80031c8:	f7fd fc16 	bl	80009f8 <__aeabi_dcmpgt>
 80031cc:	2800      	cmp	r0, #0
 80031ce:	f040 80f8 	bne.w	80033c2 <_dtoa_r+0x6ba>
 80031d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80031d6:	4620      	mov	r0, r4
 80031d8:	4629      	mov	r1, r5
 80031da:	f7fd fbe5 	bl	80009a8 <__aeabi_dcmpeq>
 80031de:	b118      	cbz	r0, 80031e8 <_dtoa_r+0x4e0>
 80031e0:	f018 0f01 	tst.w	r8, #1
 80031e4:	f040 80ed 	bne.w	80033c2 <_dtoa_r+0x6ba>
 80031e8:	4649      	mov	r1, r9
 80031ea:	4658      	mov	r0, fp
 80031ec:	f000 fc92 	bl	8003b14 <_Bfree>
 80031f0:	2300      	movs	r3, #0
 80031f2:	7033      	strb	r3, [r6, #0]
 80031f4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80031f6:	3701      	adds	r7, #1
 80031f8:	601f      	str	r7, [r3, #0]
 80031fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 8320 	beq.w	8003842 <_dtoa_r+0xb3a>
 8003202:	601e      	str	r6, [r3, #0]
 8003204:	e31d      	b.n	8003842 <_dtoa_r+0xb3a>
 8003206:	07e2      	lsls	r2, r4, #31
 8003208:	d505      	bpl.n	8003216 <_dtoa_r+0x50e>
 800320a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800320e:	f7fd f963 	bl	80004d8 <__aeabi_dmul>
 8003212:	2301      	movs	r3, #1
 8003214:	3601      	adds	r6, #1
 8003216:	1064      	asrs	r4, r4, #1
 8003218:	3508      	adds	r5, #8
 800321a:	e73f      	b.n	800309c <_dtoa_r+0x394>
 800321c:	2602      	movs	r6, #2
 800321e:	e742      	b.n	80030a6 <_dtoa_r+0x39e>
 8003220:	9c07      	ldr	r4, [sp, #28]
 8003222:	9704      	str	r7, [sp, #16]
 8003224:	e761      	b.n	80030ea <_dtoa_r+0x3e2>
 8003226:	bf00      	nop
 8003228:	08004aa0 	.word	0x08004aa0
 800322c:	08004a78 	.word	0x08004a78
 8003230:	3ff00000 	.word	0x3ff00000
 8003234:	40240000 	.word	0x40240000
 8003238:	401c0000 	.word	0x401c0000
 800323c:	40140000 	.word	0x40140000
 8003240:	4b70      	ldr	r3, [pc, #448]	@ (8003404 <_dtoa_r+0x6fc>)
 8003242:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003244:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003248:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800324c:	4454      	add	r4, sl
 800324e:	2900      	cmp	r1, #0
 8003250:	d045      	beq.n	80032de <_dtoa_r+0x5d6>
 8003252:	2000      	movs	r0, #0
 8003254:	496c      	ldr	r1, [pc, #432]	@ (8003408 <_dtoa_r+0x700>)
 8003256:	f7fd fa69 	bl	800072c <__aeabi_ddiv>
 800325a:	4633      	mov	r3, r6
 800325c:	462a      	mov	r2, r5
 800325e:	f7fc ff83 	bl	8000168 <__aeabi_dsub>
 8003262:	4656      	mov	r6, sl
 8003264:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003268:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800326c:	f7fd fbe4 	bl	8000a38 <__aeabi_d2iz>
 8003270:	4605      	mov	r5, r0
 8003272:	f7fd f8c7 	bl	8000404 <__aeabi_i2d>
 8003276:	4602      	mov	r2, r0
 8003278:	460b      	mov	r3, r1
 800327a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800327e:	f7fc ff73 	bl	8000168 <__aeabi_dsub>
 8003282:	4602      	mov	r2, r0
 8003284:	460b      	mov	r3, r1
 8003286:	3530      	adds	r5, #48	@ 0x30
 8003288:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800328c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003290:	f806 5b01 	strb.w	r5, [r6], #1
 8003294:	f7fd fb92 	bl	80009bc <__aeabi_dcmplt>
 8003298:	2800      	cmp	r0, #0
 800329a:	d163      	bne.n	8003364 <_dtoa_r+0x65c>
 800329c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80032a0:	2000      	movs	r0, #0
 80032a2:	495a      	ldr	r1, [pc, #360]	@ (800340c <_dtoa_r+0x704>)
 80032a4:	f7fc ff60 	bl	8000168 <__aeabi_dsub>
 80032a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80032ac:	f7fd fb86 	bl	80009bc <__aeabi_dcmplt>
 80032b0:	2800      	cmp	r0, #0
 80032b2:	f040 8087 	bne.w	80033c4 <_dtoa_r+0x6bc>
 80032b6:	42a6      	cmp	r6, r4
 80032b8:	f43f af43 	beq.w	8003142 <_dtoa_r+0x43a>
 80032bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80032c0:	2200      	movs	r2, #0
 80032c2:	4b53      	ldr	r3, [pc, #332]	@ (8003410 <_dtoa_r+0x708>)
 80032c4:	f7fd f908 	bl	80004d8 <__aeabi_dmul>
 80032c8:	2200      	movs	r2, #0
 80032ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80032ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032d2:	4b4f      	ldr	r3, [pc, #316]	@ (8003410 <_dtoa_r+0x708>)
 80032d4:	f7fd f900 	bl	80004d8 <__aeabi_dmul>
 80032d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80032dc:	e7c4      	b.n	8003268 <_dtoa_r+0x560>
 80032de:	4631      	mov	r1, r6
 80032e0:	4628      	mov	r0, r5
 80032e2:	f7fd f8f9 	bl	80004d8 <__aeabi_dmul>
 80032e6:	4656      	mov	r6, sl
 80032e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80032ec:	9413      	str	r4, [sp, #76]	@ 0x4c
 80032ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032f2:	f7fd fba1 	bl	8000a38 <__aeabi_d2iz>
 80032f6:	4605      	mov	r5, r0
 80032f8:	f7fd f884 	bl	8000404 <__aeabi_i2d>
 80032fc:	4602      	mov	r2, r0
 80032fe:	460b      	mov	r3, r1
 8003300:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003304:	f7fc ff30 	bl	8000168 <__aeabi_dsub>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	3530      	adds	r5, #48	@ 0x30
 800330e:	f806 5b01 	strb.w	r5, [r6], #1
 8003312:	42a6      	cmp	r6, r4
 8003314:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003318:	f04f 0200 	mov.w	r2, #0
 800331c:	d124      	bne.n	8003368 <_dtoa_r+0x660>
 800331e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003322:	4b39      	ldr	r3, [pc, #228]	@ (8003408 <_dtoa_r+0x700>)
 8003324:	f7fc ff22 	bl	800016c <__adddf3>
 8003328:	4602      	mov	r2, r0
 800332a:	460b      	mov	r3, r1
 800332c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003330:	f7fd fb62 	bl	80009f8 <__aeabi_dcmpgt>
 8003334:	2800      	cmp	r0, #0
 8003336:	d145      	bne.n	80033c4 <_dtoa_r+0x6bc>
 8003338:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800333c:	2000      	movs	r0, #0
 800333e:	4932      	ldr	r1, [pc, #200]	@ (8003408 <_dtoa_r+0x700>)
 8003340:	f7fc ff12 	bl	8000168 <__aeabi_dsub>
 8003344:	4602      	mov	r2, r0
 8003346:	460b      	mov	r3, r1
 8003348:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800334c:	f7fd fb36 	bl	80009bc <__aeabi_dcmplt>
 8003350:	2800      	cmp	r0, #0
 8003352:	f43f aef6 	beq.w	8003142 <_dtoa_r+0x43a>
 8003356:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003358:	1e73      	subs	r3, r6, #1
 800335a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800335c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003360:	2b30      	cmp	r3, #48	@ 0x30
 8003362:	d0f8      	beq.n	8003356 <_dtoa_r+0x64e>
 8003364:	9f04      	ldr	r7, [sp, #16]
 8003366:	e73f      	b.n	80031e8 <_dtoa_r+0x4e0>
 8003368:	4b29      	ldr	r3, [pc, #164]	@ (8003410 <_dtoa_r+0x708>)
 800336a:	f7fd f8b5 	bl	80004d8 <__aeabi_dmul>
 800336e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003372:	e7bc      	b.n	80032ee <_dtoa_r+0x5e6>
 8003374:	d10c      	bne.n	8003390 <_dtoa_r+0x688>
 8003376:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800337a:	2200      	movs	r2, #0
 800337c:	4b25      	ldr	r3, [pc, #148]	@ (8003414 <_dtoa_r+0x70c>)
 800337e:	f7fd f8ab 	bl	80004d8 <__aeabi_dmul>
 8003382:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003386:	f7fd fb2d 	bl	80009e4 <__aeabi_dcmpge>
 800338a:	2800      	cmp	r0, #0
 800338c:	f000 815b 	beq.w	8003646 <_dtoa_r+0x93e>
 8003390:	2400      	movs	r4, #0
 8003392:	4625      	mov	r5, r4
 8003394:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003396:	4656      	mov	r6, sl
 8003398:	43db      	mvns	r3, r3
 800339a:	9304      	str	r3, [sp, #16]
 800339c:	2700      	movs	r7, #0
 800339e:	4621      	mov	r1, r4
 80033a0:	4658      	mov	r0, fp
 80033a2:	f000 fbb7 	bl	8003b14 <_Bfree>
 80033a6:	2d00      	cmp	r5, #0
 80033a8:	d0dc      	beq.n	8003364 <_dtoa_r+0x65c>
 80033aa:	b12f      	cbz	r7, 80033b8 <_dtoa_r+0x6b0>
 80033ac:	42af      	cmp	r7, r5
 80033ae:	d003      	beq.n	80033b8 <_dtoa_r+0x6b0>
 80033b0:	4639      	mov	r1, r7
 80033b2:	4658      	mov	r0, fp
 80033b4:	f000 fbae 	bl	8003b14 <_Bfree>
 80033b8:	4629      	mov	r1, r5
 80033ba:	4658      	mov	r0, fp
 80033bc:	f000 fbaa 	bl	8003b14 <_Bfree>
 80033c0:	e7d0      	b.n	8003364 <_dtoa_r+0x65c>
 80033c2:	9704      	str	r7, [sp, #16]
 80033c4:	4633      	mov	r3, r6
 80033c6:	461e      	mov	r6, r3
 80033c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80033cc:	2a39      	cmp	r2, #57	@ 0x39
 80033ce:	d107      	bne.n	80033e0 <_dtoa_r+0x6d8>
 80033d0:	459a      	cmp	sl, r3
 80033d2:	d1f8      	bne.n	80033c6 <_dtoa_r+0x6be>
 80033d4:	9a04      	ldr	r2, [sp, #16]
 80033d6:	3201      	adds	r2, #1
 80033d8:	9204      	str	r2, [sp, #16]
 80033da:	2230      	movs	r2, #48	@ 0x30
 80033dc:	f88a 2000 	strb.w	r2, [sl]
 80033e0:	781a      	ldrb	r2, [r3, #0]
 80033e2:	3201      	adds	r2, #1
 80033e4:	701a      	strb	r2, [r3, #0]
 80033e6:	e7bd      	b.n	8003364 <_dtoa_r+0x65c>
 80033e8:	2200      	movs	r2, #0
 80033ea:	4b09      	ldr	r3, [pc, #36]	@ (8003410 <_dtoa_r+0x708>)
 80033ec:	f7fd f874 	bl	80004d8 <__aeabi_dmul>
 80033f0:	2200      	movs	r2, #0
 80033f2:	2300      	movs	r3, #0
 80033f4:	4604      	mov	r4, r0
 80033f6:	460d      	mov	r5, r1
 80033f8:	f7fd fad6 	bl	80009a8 <__aeabi_dcmpeq>
 80033fc:	2800      	cmp	r0, #0
 80033fe:	f43f aebc 	beq.w	800317a <_dtoa_r+0x472>
 8003402:	e6f1      	b.n	80031e8 <_dtoa_r+0x4e0>
 8003404:	08004aa0 	.word	0x08004aa0
 8003408:	3fe00000 	.word	0x3fe00000
 800340c:	3ff00000 	.word	0x3ff00000
 8003410:	40240000 	.word	0x40240000
 8003414:	40140000 	.word	0x40140000
 8003418:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800341a:	2a00      	cmp	r2, #0
 800341c:	f000 80db 	beq.w	80035d6 <_dtoa_r+0x8ce>
 8003420:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003422:	2a01      	cmp	r2, #1
 8003424:	f300 80bf 	bgt.w	80035a6 <_dtoa_r+0x89e>
 8003428:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800342a:	2a00      	cmp	r2, #0
 800342c:	f000 80b7 	beq.w	800359e <_dtoa_r+0x896>
 8003430:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003434:	4646      	mov	r6, r8
 8003436:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003438:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800343a:	2101      	movs	r1, #1
 800343c:	441a      	add	r2, r3
 800343e:	4658      	mov	r0, fp
 8003440:	4498      	add	r8, r3
 8003442:	9209      	str	r2, [sp, #36]	@ 0x24
 8003444:	f000 fc1a 	bl	8003c7c <__i2b>
 8003448:	4605      	mov	r5, r0
 800344a:	b15e      	cbz	r6, 8003464 <_dtoa_r+0x75c>
 800344c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800344e:	2b00      	cmp	r3, #0
 8003450:	dd08      	ble.n	8003464 <_dtoa_r+0x75c>
 8003452:	42b3      	cmp	r3, r6
 8003454:	bfa8      	it	ge
 8003456:	4633      	movge	r3, r6
 8003458:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800345a:	eba8 0803 	sub.w	r8, r8, r3
 800345e:	1af6      	subs	r6, r6, r3
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	9309      	str	r3, [sp, #36]	@ 0x24
 8003464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003466:	b1f3      	cbz	r3, 80034a6 <_dtoa_r+0x79e>
 8003468:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 80b7 	beq.w	80035de <_dtoa_r+0x8d6>
 8003470:	b18c      	cbz	r4, 8003496 <_dtoa_r+0x78e>
 8003472:	4629      	mov	r1, r5
 8003474:	4622      	mov	r2, r4
 8003476:	4658      	mov	r0, fp
 8003478:	f000 fcbe 	bl	8003df8 <__pow5mult>
 800347c:	464a      	mov	r2, r9
 800347e:	4601      	mov	r1, r0
 8003480:	4605      	mov	r5, r0
 8003482:	4658      	mov	r0, fp
 8003484:	f000 fc10 	bl	8003ca8 <__multiply>
 8003488:	4649      	mov	r1, r9
 800348a:	9004      	str	r0, [sp, #16]
 800348c:	4658      	mov	r0, fp
 800348e:	f000 fb41 	bl	8003b14 <_Bfree>
 8003492:	9b04      	ldr	r3, [sp, #16]
 8003494:	4699      	mov	r9, r3
 8003496:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003498:	1b1a      	subs	r2, r3, r4
 800349a:	d004      	beq.n	80034a6 <_dtoa_r+0x79e>
 800349c:	4649      	mov	r1, r9
 800349e:	4658      	mov	r0, fp
 80034a0:	f000 fcaa 	bl	8003df8 <__pow5mult>
 80034a4:	4681      	mov	r9, r0
 80034a6:	2101      	movs	r1, #1
 80034a8:	4658      	mov	r0, fp
 80034aa:	f000 fbe7 	bl	8003c7c <__i2b>
 80034ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80034b0:	4604      	mov	r4, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 81c9 	beq.w	800384a <_dtoa_r+0xb42>
 80034b8:	461a      	mov	r2, r3
 80034ba:	4601      	mov	r1, r0
 80034bc:	4658      	mov	r0, fp
 80034be:	f000 fc9b 	bl	8003df8 <__pow5mult>
 80034c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80034c4:	4604      	mov	r4, r0
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	f300 808f 	bgt.w	80035ea <_dtoa_r+0x8e2>
 80034cc:	9b02      	ldr	r3, [sp, #8]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f040 8087 	bne.w	80035e2 <_dtoa_r+0x8da>
 80034d4:	9b03      	ldr	r3, [sp, #12]
 80034d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f040 8083 	bne.w	80035e6 <_dtoa_r+0x8de>
 80034e0:	9b03      	ldr	r3, [sp, #12]
 80034e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034e6:	0d1b      	lsrs	r3, r3, #20
 80034e8:	051b      	lsls	r3, r3, #20
 80034ea:	b12b      	cbz	r3, 80034f8 <_dtoa_r+0x7f0>
 80034ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034ee:	f108 0801 	add.w	r8, r8, #1
 80034f2:	3301      	adds	r3, #1
 80034f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80034f6:	2301      	movs	r3, #1
 80034f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80034fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 81aa 	beq.w	8003856 <_dtoa_r+0xb4e>
 8003502:	6923      	ldr	r3, [r4, #16]
 8003504:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003508:	6918      	ldr	r0, [r3, #16]
 800350a:	f000 fb6b 	bl	8003be4 <__hi0bits>
 800350e:	f1c0 0020 	rsb	r0, r0, #32
 8003512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003514:	4418      	add	r0, r3
 8003516:	f010 001f 	ands.w	r0, r0, #31
 800351a:	d071      	beq.n	8003600 <_dtoa_r+0x8f8>
 800351c:	f1c0 0320 	rsb	r3, r0, #32
 8003520:	2b04      	cmp	r3, #4
 8003522:	dd65      	ble.n	80035f0 <_dtoa_r+0x8e8>
 8003524:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003526:	f1c0 001c 	rsb	r0, r0, #28
 800352a:	4403      	add	r3, r0
 800352c:	4480      	add	r8, r0
 800352e:	4406      	add	r6, r0
 8003530:	9309      	str	r3, [sp, #36]	@ 0x24
 8003532:	f1b8 0f00 	cmp.w	r8, #0
 8003536:	dd05      	ble.n	8003544 <_dtoa_r+0x83c>
 8003538:	4649      	mov	r1, r9
 800353a:	4642      	mov	r2, r8
 800353c:	4658      	mov	r0, fp
 800353e:	f000 fcb5 	bl	8003eac <__lshift>
 8003542:	4681      	mov	r9, r0
 8003544:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003546:	2b00      	cmp	r3, #0
 8003548:	dd05      	ble.n	8003556 <_dtoa_r+0x84e>
 800354a:	4621      	mov	r1, r4
 800354c:	461a      	mov	r2, r3
 800354e:	4658      	mov	r0, fp
 8003550:	f000 fcac 	bl	8003eac <__lshift>
 8003554:	4604      	mov	r4, r0
 8003556:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003558:	2b00      	cmp	r3, #0
 800355a:	d053      	beq.n	8003604 <_dtoa_r+0x8fc>
 800355c:	4621      	mov	r1, r4
 800355e:	4648      	mov	r0, r9
 8003560:	f000 fd10 	bl	8003f84 <__mcmp>
 8003564:	2800      	cmp	r0, #0
 8003566:	da4d      	bge.n	8003604 <_dtoa_r+0x8fc>
 8003568:	1e7b      	subs	r3, r7, #1
 800356a:	4649      	mov	r1, r9
 800356c:	9304      	str	r3, [sp, #16]
 800356e:	220a      	movs	r2, #10
 8003570:	2300      	movs	r3, #0
 8003572:	4658      	mov	r0, fp
 8003574:	f000 faf0 	bl	8003b58 <__multadd>
 8003578:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800357a:	4681      	mov	r9, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 816c 	beq.w	800385a <_dtoa_r+0xb52>
 8003582:	2300      	movs	r3, #0
 8003584:	4629      	mov	r1, r5
 8003586:	220a      	movs	r2, #10
 8003588:	4658      	mov	r0, fp
 800358a:	f000 fae5 	bl	8003b58 <__multadd>
 800358e:	9b08      	ldr	r3, [sp, #32]
 8003590:	4605      	mov	r5, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	dc61      	bgt.n	800365a <_dtoa_r+0x952>
 8003596:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003598:	2b02      	cmp	r3, #2
 800359a:	dc3b      	bgt.n	8003614 <_dtoa_r+0x90c>
 800359c:	e05d      	b.n	800365a <_dtoa_r+0x952>
 800359e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80035a0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80035a4:	e746      	b.n	8003434 <_dtoa_r+0x72c>
 80035a6:	9b07      	ldr	r3, [sp, #28]
 80035a8:	1e5c      	subs	r4, r3, #1
 80035aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80035ac:	42a3      	cmp	r3, r4
 80035ae:	bfbf      	itttt	lt
 80035b0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80035b2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80035b4:	1ae3      	sublt	r3, r4, r3
 80035b6:	18d2      	addlt	r2, r2, r3
 80035b8:	bfa8      	it	ge
 80035ba:	1b1c      	subge	r4, r3, r4
 80035bc:	9b07      	ldr	r3, [sp, #28]
 80035be:	bfbe      	ittt	lt
 80035c0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80035c2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80035c4:	2400      	movlt	r4, #0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	bfb5      	itete	lt
 80035ca:	eba8 0603 	sublt.w	r6, r8, r3
 80035ce:	4646      	movge	r6, r8
 80035d0:	2300      	movlt	r3, #0
 80035d2:	9b07      	ldrge	r3, [sp, #28]
 80035d4:	e730      	b.n	8003438 <_dtoa_r+0x730>
 80035d6:	4646      	mov	r6, r8
 80035d8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80035da:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80035dc:	e735      	b.n	800344a <_dtoa_r+0x742>
 80035de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80035e0:	e75c      	b.n	800349c <_dtoa_r+0x794>
 80035e2:	2300      	movs	r3, #0
 80035e4:	e788      	b.n	80034f8 <_dtoa_r+0x7f0>
 80035e6:	9b02      	ldr	r3, [sp, #8]
 80035e8:	e786      	b.n	80034f8 <_dtoa_r+0x7f0>
 80035ea:	2300      	movs	r3, #0
 80035ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80035ee:	e788      	b.n	8003502 <_dtoa_r+0x7fa>
 80035f0:	d09f      	beq.n	8003532 <_dtoa_r+0x82a>
 80035f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80035f4:	331c      	adds	r3, #28
 80035f6:	441a      	add	r2, r3
 80035f8:	4498      	add	r8, r3
 80035fa:	441e      	add	r6, r3
 80035fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80035fe:	e798      	b.n	8003532 <_dtoa_r+0x82a>
 8003600:	4603      	mov	r3, r0
 8003602:	e7f6      	b.n	80035f2 <_dtoa_r+0x8ea>
 8003604:	9b07      	ldr	r3, [sp, #28]
 8003606:	9704      	str	r7, [sp, #16]
 8003608:	2b00      	cmp	r3, #0
 800360a:	dc20      	bgt.n	800364e <_dtoa_r+0x946>
 800360c:	9308      	str	r3, [sp, #32]
 800360e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003610:	2b02      	cmp	r3, #2
 8003612:	dd1e      	ble.n	8003652 <_dtoa_r+0x94a>
 8003614:	9b08      	ldr	r3, [sp, #32]
 8003616:	2b00      	cmp	r3, #0
 8003618:	f47f aebc 	bne.w	8003394 <_dtoa_r+0x68c>
 800361c:	4621      	mov	r1, r4
 800361e:	2205      	movs	r2, #5
 8003620:	4658      	mov	r0, fp
 8003622:	f000 fa99 	bl	8003b58 <__multadd>
 8003626:	4601      	mov	r1, r0
 8003628:	4604      	mov	r4, r0
 800362a:	4648      	mov	r0, r9
 800362c:	f000 fcaa 	bl	8003f84 <__mcmp>
 8003630:	2800      	cmp	r0, #0
 8003632:	f77f aeaf 	ble.w	8003394 <_dtoa_r+0x68c>
 8003636:	2331      	movs	r3, #49	@ 0x31
 8003638:	4656      	mov	r6, sl
 800363a:	f806 3b01 	strb.w	r3, [r6], #1
 800363e:	9b04      	ldr	r3, [sp, #16]
 8003640:	3301      	adds	r3, #1
 8003642:	9304      	str	r3, [sp, #16]
 8003644:	e6aa      	b.n	800339c <_dtoa_r+0x694>
 8003646:	9c07      	ldr	r4, [sp, #28]
 8003648:	9704      	str	r7, [sp, #16]
 800364a:	4625      	mov	r5, r4
 800364c:	e7f3      	b.n	8003636 <_dtoa_r+0x92e>
 800364e:	9b07      	ldr	r3, [sp, #28]
 8003650:	9308      	str	r3, [sp, #32]
 8003652:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 8104 	beq.w	8003862 <_dtoa_r+0xb5a>
 800365a:	2e00      	cmp	r6, #0
 800365c:	dd05      	ble.n	800366a <_dtoa_r+0x962>
 800365e:	4629      	mov	r1, r5
 8003660:	4632      	mov	r2, r6
 8003662:	4658      	mov	r0, fp
 8003664:	f000 fc22 	bl	8003eac <__lshift>
 8003668:	4605      	mov	r5, r0
 800366a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800366c:	2b00      	cmp	r3, #0
 800366e:	d05a      	beq.n	8003726 <_dtoa_r+0xa1e>
 8003670:	4658      	mov	r0, fp
 8003672:	6869      	ldr	r1, [r5, #4]
 8003674:	f000 fa0e 	bl	8003a94 <_Balloc>
 8003678:	4606      	mov	r6, r0
 800367a:	b928      	cbnz	r0, 8003688 <_dtoa_r+0x980>
 800367c:	4602      	mov	r2, r0
 800367e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003682:	4b83      	ldr	r3, [pc, #524]	@ (8003890 <_dtoa_r+0xb88>)
 8003684:	f7ff bb54 	b.w	8002d30 <_dtoa_r+0x28>
 8003688:	692a      	ldr	r2, [r5, #16]
 800368a:	f105 010c 	add.w	r1, r5, #12
 800368e:	3202      	adds	r2, #2
 8003690:	0092      	lsls	r2, r2, #2
 8003692:	300c      	adds	r0, #12
 8003694:	f7ff faa1 	bl	8002bda <memcpy>
 8003698:	2201      	movs	r2, #1
 800369a:	4631      	mov	r1, r6
 800369c:	4658      	mov	r0, fp
 800369e:	f000 fc05 	bl	8003eac <__lshift>
 80036a2:	462f      	mov	r7, r5
 80036a4:	4605      	mov	r5, r0
 80036a6:	f10a 0301 	add.w	r3, sl, #1
 80036aa:	9307      	str	r3, [sp, #28]
 80036ac:	9b08      	ldr	r3, [sp, #32]
 80036ae:	4453      	add	r3, sl
 80036b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80036b2:	9b02      	ldr	r3, [sp, #8]
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80036ba:	9b07      	ldr	r3, [sp, #28]
 80036bc:	4621      	mov	r1, r4
 80036be:	3b01      	subs	r3, #1
 80036c0:	4648      	mov	r0, r9
 80036c2:	9302      	str	r3, [sp, #8]
 80036c4:	f7ff fa97 	bl	8002bf6 <quorem>
 80036c8:	4639      	mov	r1, r7
 80036ca:	9008      	str	r0, [sp, #32]
 80036cc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80036d0:	4648      	mov	r0, r9
 80036d2:	f000 fc57 	bl	8003f84 <__mcmp>
 80036d6:	462a      	mov	r2, r5
 80036d8:	9009      	str	r0, [sp, #36]	@ 0x24
 80036da:	4621      	mov	r1, r4
 80036dc:	4658      	mov	r0, fp
 80036de:	f000 fc6d 	bl	8003fbc <__mdiff>
 80036e2:	68c2      	ldr	r2, [r0, #12]
 80036e4:	4606      	mov	r6, r0
 80036e6:	bb02      	cbnz	r2, 800372a <_dtoa_r+0xa22>
 80036e8:	4601      	mov	r1, r0
 80036ea:	4648      	mov	r0, r9
 80036ec:	f000 fc4a 	bl	8003f84 <__mcmp>
 80036f0:	4602      	mov	r2, r0
 80036f2:	4631      	mov	r1, r6
 80036f4:	4658      	mov	r0, fp
 80036f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80036f8:	f000 fa0c 	bl	8003b14 <_Bfree>
 80036fc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80036fe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003700:	9e07      	ldr	r6, [sp, #28]
 8003702:	ea43 0102 	orr.w	r1, r3, r2
 8003706:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003708:	4319      	orrs	r1, r3
 800370a:	d110      	bne.n	800372e <_dtoa_r+0xa26>
 800370c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003710:	d029      	beq.n	8003766 <_dtoa_r+0xa5e>
 8003712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003714:	2b00      	cmp	r3, #0
 8003716:	dd02      	ble.n	800371e <_dtoa_r+0xa16>
 8003718:	9b08      	ldr	r3, [sp, #32]
 800371a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800371e:	9b02      	ldr	r3, [sp, #8]
 8003720:	f883 8000 	strb.w	r8, [r3]
 8003724:	e63b      	b.n	800339e <_dtoa_r+0x696>
 8003726:	4628      	mov	r0, r5
 8003728:	e7bb      	b.n	80036a2 <_dtoa_r+0x99a>
 800372a:	2201      	movs	r2, #1
 800372c:	e7e1      	b.n	80036f2 <_dtoa_r+0x9ea>
 800372e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003730:	2b00      	cmp	r3, #0
 8003732:	db04      	blt.n	800373e <_dtoa_r+0xa36>
 8003734:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8003736:	430b      	orrs	r3, r1
 8003738:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800373a:	430b      	orrs	r3, r1
 800373c:	d120      	bne.n	8003780 <_dtoa_r+0xa78>
 800373e:	2a00      	cmp	r2, #0
 8003740:	dded      	ble.n	800371e <_dtoa_r+0xa16>
 8003742:	4649      	mov	r1, r9
 8003744:	2201      	movs	r2, #1
 8003746:	4658      	mov	r0, fp
 8003748:	f000 fbb0 	bl	8003eac <__lshift>
 800374c:	4621      	mov	r1, r4
 800374e:	4681      	mov	r9, r0
 8003750:	f000 fc18 	bl	8003f84 <__mcmp>
 8003754:	2800      	cmp	r0, #0
 8003756:	dc03      	bgt.n	8003760 <_dtoa_r+0xa58>
 8003758:	d1e1      	bne.n	800371e <_dtoa_r+0xa16>
 800375a:	f018 0f01 	tst.w	r8, #1
 800375e:	d0de      	beq.n	800371e <_dtoa_r+0xa16>
 8003760:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003764:	d1d8      	bne.n	8003718 <_dtoa_r+0xa10>
 8003766:	2339      	movs	r3, #57	@ 0x39
 8003768:	9a02      	ldr	r2, [sp, #8]
 800376a:	7013      	strb	r3, [r2, #0]
 800376c:	4633      	mov	r3, r6
 800376e:	461e      	mov	r6, r3
 8003770:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003774:	3b01      	subs	r3, #1
 8003776:	2a39      	cmp	r2, #57	@ 0x39
 8003778:	d052      	beq.n	8003820 <_dtoa_r+0xb18>
 800377a:	3201      	adds	r2, #1
 800377c:	701a      	strb	r2, [r3, #0]
 800377e:	e60e      	b.n	800339e <_dtoa_r+0x696>
 8003780:	2a00      	cmp	r2, #0
 8003782:	dd07      	ble.n	8003794 <_dtoa_r+0xa8c>
 8003784:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003788:	d0ed      	beq.n	8003766 <_dtoa_r+0xa5e>
 800378a:	9a02      	ldr	r2, [sp, #8]
 800378c:	f108 0301 	add.w	r3, r8, #1
 8003790:	7013      	strb	r3, [r2, #0]
 8003792:	e604      	b.n	800339e <_dtoa_r+0x696>
 8003794:	9b07      	ldr	r3, [sp, #28]
 8003796:	9a07      	ldr	r2, [sp, #28]
 8003798:	f803 8c01 	strb.w	r8, [r3, #-1]
 800379c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800379e:	4293      	cmp	r3, r2
 80037a0:	d028      	beq.n	80037f4 <_dtoa_r+0xaec>
 80037a2:	4649      	mov	r1, r9
 80037a4:	2300      	movs	r3, #0
 80037a6:	220a      	movs	r2, #10
 80037a8:	4658      	mov	r0, fp
 80037aa:	f000 f9d5 	bl	8003b58 <__multadd>
 80037ae:	42af      	cmp	r7, r5
 80037b0:	4681      	mov	r9, r0
 80037b2:	f04f 0300 	mov.w	r3, #0
 80037b6:	f04f 020a 	mov.w	r2, #10
 80037ba:	4639      	mov	r1, r7
 80037bc:	4658      	mov	r0, fp
 80037be:	d107      	bne.n	80037d0 <_dtoa_r+0xac8>
 80037c0:	f000 f9ca 	bl	8003b58 <__multadd>
 80037c4:	4607      	mov	r7, r0
 80037c6:	4605      	mov	r5, r0
 80037c8:	9b07      	ldr	r3, [sp, #28]
 80037ca:	3301      	adds	r3, #1
 80037cc:	9307      	str	r3, [sp, #28]
 80037ce:	e774      	b.n	80036ba <_dtoa_r+0x9b2>
 80037d0:	f000 f9c2 	bl	8003b58 <__multadd>
 80037d4:	4629      	mov	r1, r5
 80037d6:	4607      	mov	r7, r0
 80037d8:	2300      	movs	r3, #0
 80037da:	220a      	movs	r2, #10
 80037dc:	4658      	mov	r0, fp
 80037de:	f000 f9bb 	bl	8003b58 <__multadd>
 80037e2:	4605      	mov	r5, r0
 80037e4:	e7f0      	b.n	80037c8 <_dtoa_r+0xac0>
 80037e6:	9b08      	ldr	r3, [sp, #32]
 80037e8:	2700      	movs	r7, #0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	bfcc      	ite	gt
 80037ee:	461e      	movgt	r6, r3
 80037f0:	2601      	movle	r6, #1
 80037f2:	4456      	add	r6, sl
 80037f4:	4649      	mov	r1, r9
 80037f6:	2201      	movs	r2, #1
 80037f8:	4658      	mov	r0, fp
 80037fa:	f000 fb57 	bl	8003eac <__lshift>
 80037fe:	4621      	mov	r1, r4
 8003800:	4681      	mov	r9, r0
 8003802:	f000 fbbf 	bl	8003f84 <__mcmp>
 8003806:	2800      	cmp	r0, #0
 8003808:	dcb0      	bgt.n	800376c <_dtoa_r+0xa64>
 800380a:	d102      	bne.n	8003812 <_dtoa_r+0xb0a>
 800380c:	f018 0f01 	tst.w	r8, #1
 8003810:	d1ac      	bne.n	800376c <_dtoa_r+0xa64>
 8003812:	4633      	mov	r3, r6
 8003814:	461e      	mov	r6, r3
 8003816:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800381a:	2a30      	cmp	r2, #48	@ 0x30
 800381c:	d0fa      	beq.n	8003814 <_dtoa_r+0xb0c>
 800381e:	e5be      	b.n	800339e <_dtoa_r+0x696>
 8003820:	459a      	cmp	sl, r3
 8003822:	d1a4      	bne.n	800376e <_dtoa_r+0xa66>
 8003824:	9b04      	ldr	r3, [sp, #16]
 8003826:	3301      	adds	r3, #1
 8003828:	9304      	str	r3, [sp, #16]
 800382a:	2331      	movs	r3, #49	@ 0x31
 800382c:	f88a 3000 	strb.w	r3, [sl]
 8003830:	e5b5      	b.n	800339e <_dtoa_r+0x696>
 8003832:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003834:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8003894 <_dtoa_r+0xb8c>
 8003838:	b11b      	cbz	r3, 8003842 <_dtoa_r+0xb3a>
 800383a:	f10a 0308 	add.w	r3, sl, #8
 800383e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003840:	6013      	str	r3, [r2, #0]
 8003842:	4650      	mov	r0, sl
 8003844:	b017      	add	sp, #92	@ 0x5c
 8003846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800384a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800384c:	2b01      	cmp	r3, #1
 800384e:	f77f ae3d 	ble.w	80034cc <_dtoa_r+0x7c4>
 8003852:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003854:	930a      	str	r3, [sp, #40]	@ 0x28
 8003856:	2001      	movs	r0, #1
 8003858:	e65b      	b.n	8003512 <_dtoa_r+0x80a>
 800385a:	9b08      	ldr	r3, [sp, #32]
 800385c:	2b00      	cmp	r3, #0
 800385e:	f77f aed6 	ble.w	800360e <_dtoa_r+0x906>
 8003862:	4656      	mov	r6, sl
 8003864:	4621      	mov	r1, r4
 8003866:	4648      	mov	r0, r9
 8003868:	f7ff f9c5 	bl	8002bf6 <quorem>
 800386c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8003870:	9b08      	ldr	r3, [sp, #32]
 8003872:	f806 8b01 	strb.w	r8, [r6], #1
 8003876:	eba6 020a 	sub.w	r2, r6, sl
 800387a:	4293      	cmp	r3, r2
 800387c:	ddb3      	ble.n	80037e6 <_dtoa_r+0xade>
 800387e:	4649      	mov	r1, r9
 8003880:	2300      	movs	r3, #0
 8003882:	220a      	movs	r2, #10
 8003884:	4658      	mov	r0, fp
 8003886:	f000 f967 	bl	8003b58 <__multadd>
 800388a:	4681      	mov	r9, r0
 800388c:	e7ea      	b.n	8003864 <_dtoa_r+0xb5c>
 800388e:	bf00      	nop
 8003890:	08004a02 	.word	0x08004a02
 8003894:	08004986 	.word	0x08004986

08003898 <_free_r>:
 8003898:	b538      	push	{r3, r4, r5, lr}
 800389a:	4605      	mov	r5, r0
 800389c:	2900      	cmp	r1, #0
 800389e:	d040      	beq.n	8003922 <_free_r+0x8a>
 80038a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038a4:	1f0c      	subs	r4, r1, #4
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	bfb8      	it	lt
 80038aa:	18e4      	addlt	r4, r4, r3
 80038ac:	f000 f8e6 	bl	8003a7c <__malloc_lock>
 80038b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003924 <_free_r+0x8c>)
 80038b2:	6813      	ldr	r3, [r2, #0]
 80038b4:	b933      	cbnz	r3, 80038c4 <_free_r+0x2c>
 80038b6:	6063      	str	r3, [r4, #4]
 80038b8:	6014      	str	r4, [r2, #0]
 80038ba:	4628      	mov	r0, r5
 80038bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038c0:	f000 b8e2 	b.w	8003a88 <__malloc_unlock>
 80038c4:	42a3      	cmp	r3, r4
 80038c6:	d908      	bls.n	80038da <_free_r+0x42>
 80038c8:	6820      	ldr	r0, [r4, #0]
 80038ca:	1821      	adds	r1, r4, r0
 80038cc:	428b      	cmp	r3, r1
 80038ce:	bf01      	itttt	eq
 80038d0:	6819      	ldreq	r1, [r3, #0]
 80038d2:	685b      	ldreq	r3, [r3, #4]
 80038d4:	1809      	addeq	r1, r1, r0
 80038d6:	6021      	streq	r1, [r4, #0]
 80038d8:	e7ed      	b.n	80038b6 <_free_r+0x1e>
 80038da:	461a      	mov	r2, r3
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	b10b      	cbz	r3, 80038e4 <_free_r+0x4c>
 80038e0:	42a3      	cmp	r3, r4
 80038e2:	d9fa      	bls.n	80038da <_free_r+0x42>
 80038e4:	6811      	ldr	r1, [r2, #0]
 80038e6:	1850      	adds	r0, r2, r1
 80038e8:	42a0      	cmp	r0, r4
 80038ea:	d10b      	bne.n	8003904 <_free_r+0x6c>
 80038ec:	6820      	ldr	r0, [r4, #0]
 80038ee:	4401      	add	r1, r0
 80038f0:	1850      	adds	r0, r2, r1
 80038f2:	4283      	cmp	r3, r0
 80038f4:	6011      	str	r1, [r2, #0]
 80038f6:	d1e0      	bne.n	80038ba <_free_r+0x22>
 80038f8:	6818      	ldr	r0, [r3, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	4408      	add	r0, r1
 80038fe:	6010      	str	r0, [r2, #0]
 8003900:	6053      	str	r3, [r2, #4]
 8003902:	e7da      	b.n	80038ba <_free_r+0x22>
 8003904:	d902      	bls.n	800390c <_free_r+0x74>
 8003906:	230c      	movs	r3, #12
 8003908:	602b      	str	r3, [r5, #0]
 800390a:	e7d6      	b.n	80038ba <_free_r+0x22>
 800390c:	6820      	ldr	r0, [r4, #0]
 800390e:	1821      	adds	r1, r4, r0
 8003910:	428b      	cmp	r3, r1
 8003912:	bf01      	itttt	eq
 8003914:	6819      	ldreq	r1, [r3, #0]
 8003916:	685b      	ldreq	r3, [r3, #4]
 8003918:	1809      	addeq	r1, r1, r0
 800391a:	6021      	streq	r1, [r4, #0]
 800391c:	6063      	str	r3, [r4, #4]
 800391e:	6054      	str	r4, [r2, #4]
 8003920:	e7cb      	b.n	80038ba <_free_r+0x22>
 8003922:	bd38      	pop	{r3, r4, r5, pc}
 8003924:	20000394 	.word	0x20000394

08003928 <malloc>:
 8003928:	4b02      	ldr	r3, [pc, #8]	@ (8003934 <malloc+0xc>)
 800392a:	4601      	mov	r1, r0
 800392c:	6818      	ldr	r0, [r3, #0]
 800392e:	f000 b825 	b.w	800397c <_malloc_r>
 8003932:	bf00      	nop
 8003934:	20000018 	.word	0x20000018

08003938 <sbrk_aligned>:
 8003938:	b570      	push	{r4, r5, r6, lr}
 800393a:	4e0f      	ldr	r6, [pc, #60]	@ (8003978 <sbrk_aligned+0x40>)
 800393c:	460c      	mov	r4, r1
 800393e:	6831      	ldr	r1, [r6, #0]
 8003940:	4605      	mov	r5, r0
 8003942:	b911      	cbnz	r1, 800394a <sbrk_aligned+0x12>
 8003944:	f000 fcce 	bl	80042e4 <_sbrk_r>
 8003948:	6030      	str	r0, [r6, #0]
 800394a:	4621      	mov	r1, r4
 800394c:	4628      	mov	r0, r5
 800394e:	f000 fcc9 	bl	80042e4 <_sbrk_r>
 8003952:	1c43      	adds	r3, r0, #1
 8003954:	d103      	bne.n	800395e <sbrk_aligned+0x26>
 8003956:	f04f 34ff 	mov.w	r4, #4294967295
 800395a:	4620      	mov	r0, r4
 800395c:	bd70      	pop	{r4, r5, r6, pc}
 800395e:	1cc4      	adds	r4, r0, #3
 8003960:	f024 0403 	bic.w	r4, r4, #3
 8003964:	42a0      	cmp	r0, r4
 8003966:	d0f8      	beq.n	800395a <sbrk_aligned+0x22>
 8003968:	1a21      	subs	r1, r4, r0
 800396a:	4628      	mov	r0, r5
 800396c:	f000 fcba 	bl	80042e4 <_sbrk_r>
 8003970:	3001      	adds	r0, #1
 8003972:	d1f2      	bne.n	800395a <sbrk_aligned+0x22>
 8003974:	e7ef      	b.n	8003956 <sbrk_aligned+0x1e>
 8003976:	bf00      	nop
 8003978:	20000390 	.word	0x20000390

0800397c <_malloc_r>:
 800397c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003980:	1ccd      	adds	r5, r1, #3
 8003982:	f025 0503 	bic.w	r5, r5, #3
 8003986:	3508      	adds	r5, #8
 8003988:	2d0c      	cmp	r5, #12
 800398a:	bf38      	it	cc
 800398c:	250c      	movcc	r5, #12
 800398e:	2d00      	cmp	r5, #0
 8003990:	4606      	mov	r6, r0
 8003992:	db01      	blt.n	8003998 <_malloc_r+0x1c>
 8003994:	42a9      	cmp	r1, r5
 8003996:	d904      	bls.n	80039a2 <_malloc_r+0x26>
 8003998:	230c      	movs	r3, #12
 800399a:	6033      	str	r3, [r6, #0]
 800399c:	2000      	movs	r0, #0
 800399e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003a78 <_malloc_r+0xfc>
 80039a6:	f000 f869 	bl	8003a7c <__malloc_lock>
 80039aa:	f8d8 3000 	ldr.w	r3, [r8]
 80039ae:	461c      	mov	r4, r3
 80039b0:	bb44      	cbnz	r4, 8003a04 <_malloc_r+0x88>
 80039b2:	4629      	mov	r1, r5
 80039b4:	4630      	mov	r0, r6
 80039b6:	f7ff ffbf 	bl	8003938 <sbrk_aligned>
 80039ba:	1c43      	adds	r3, r0, #1
 80039bc:	4604      	mov	r4, r0
 80039be:	d158      	bne.n	8003a72 <_malloc_r+0xf6>
 80039c0:	f8d8 4000 	ldr.w	r4, [r8]
 80039c4:	4627      	mov	r7, r4
 80039c6:	2f00      	cmp	r7, #0
 80039c8:	d143      	bne.n	8003a52 <_malloc_r+0xd6>
 80039ca:	2c00      	cmp	r4, #0
 80039cc:	d04b      	beq.n	8003a66 <_malloc_r+0xea>
 80039ce:	6823      	ldr	r3, [r4, #0]
 80039d0:	4639      	mov	r1, r7
 80039d2:	4630      	mov	r0, r6
 80039d4:	eb04 0903 	add.w	r9, r4, r3
 80039d8:	f000 fc84 	bl	80042e4 <_sbrk_r>
 80039dc:	4581      	cmp	r9, r0
 80039de:	d142      	bne.n	8003a66 <_malloc_r+0xea>
 80039e0:	6821      	ldr	r1, [r4, #0]
 80039e2:	4630      	mov	r0, r6
 80039e4:	1a6d      	subs	r5, r5, r1
 80039e6:	4629      	mov	r1, r5
 80039e8:	f7ff ffa6 	bl	8003938 <sbrk_aligned>
 80039ec:	3001      	adds	r0, #1
 80039ee:	d03a      	beq.n	8003a66 <_malloc_r+0xea>
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	442b      	add	r3, r5
 80039f4:	6023      	str	r3, [r4, #0]
 80039f6:	f8d8 3000 	ldr.w	r3, [r8]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	bb62      	cbnz	r2, 8003a58 <_malloc_r+0xdc>
 80039fe:	f8c8 7000 	str.w	r7, [r8]
 8003a02:	e00f      	b.n	8003a24 <_malloc_r+0xa8>
 8003a04:	6822      	ldr	r2, [r4, #0]
 8003a06:	1b52      	subs	r2, r2, r5
 8003a08:	d420      	bmi.n	8003a4c <_malloc_r+0xd0>
 8003a0a:	2a0b      	cmp	r2, #11
 8003a0c:	d917      	bls.n	8003a3e <_malloc_r+0xc2>
 8003a0e:	1961      	adds	r1, r4, r5
 8003a10:	42a3      	cmp	r3, r4
 8003a12:	6025      	str	r5, [r4, #0]
 8003a14:	bf18      	it	ne
 8003a16:	6059      	strne	r1, [r3, #4]
 8003a18:	6863      	ldr	r3, [r4, #4]
 8003a1a:	bf08      	it	eq
 8003a1c:	f8c8 1000 	streq.w	r1, [r8]
 8003a20:	5162      	str	r2, [r4, r5]
 8003a22:	604b      	str	r3, [r1, #4]
 8003a24:	4630      	mov	r0, r6
 8003a26:	f000 f82f 	bl	8003a88 <__malloc_unlock>
 8003a2a:	f104 000b 	add.w	r0, r4, #11
 8003a2e:	1d23      	adds	r3, r4, #4
 8003a30:	f020 0007 	bic.w	r0, r0, #7
 8003a34:	1ac2      	subs	r2, r0, r3
 8003a36:	bf1c      	itt	ne
 8003a38:	1a1b      	subne	r3, r3, r0
 8003a3a:	50a3      	strne	r3, [r4, r2]
 8003a3c:	e7af      	b.n	800399e <_malloc_r+0x22>
 8003a3e:	6862      	ldr	r2, [r4, #4]
 8003a40:	42a3      	cmp	r3, r4
 8003a42:	bf0c      	ite	eq
 8003a44:	f8c8 2000 	streq.w	r2, [r8]
 8003a48:	605a      	strne	r2, [r3, #4]
 8003a4a:	e7eb      	b.n	8003a24 <_malloc_r+0xa8>
 8003a4c:	4623      	mov	r3, r4
 8003a4e:	6864      	ldr	r4, [r4, #4]
 8003a50:	e7ae      	b.n	80039b0 <_malloc_r+0x34>
 8003a52:	463c      	mov	r4, r7
 8003a54:	687f      	ldr	r7, [r7, #4]
 8003a56:	e7b6      	b.n	80039c6 <_malloc_r+0x4a>
 8003a58:	461a      	mov	r2, r3
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	42a3      	cmp	r3, r4
 8003a5e:	d1fb      	bne.n	8003a58 <_malloc_r+0xdc>
 8003a60:	2300      	movs	r3, #0
 8003a62:	6053      	str	r3, [r2, #4]
 8003a64:	e7de      	b.n	8003a24 <_malloc_r+0xa8>
 8003a66:	230c      	movs	r3, #12
 8003a68:	4630      	mov	r0, r6
 8003a6a:	6033      	str	r3, [r6, #0]
 8003a6c:	f000 f80c 	bl	8003a88 <__malloc_unlock>
 8003a70:	e794      	b.n	800399c <_malloc_r+0x20>
 8003a72:	6005      	str	r5, [r0, #0]
 8003a74:	e7d6      	b.n	8003a24 <_malloc_r+0xa8>
 8003a76:	bf00      	nop
 8003a78:	20000394 	.word	0x20000394

08003a7c <__malloc_lock>:
 8003a7c:	4801      	ldr	r0, [pc, #4]	@ (8003a84 <__malloc_lock+0x8>)
 8003a7e:	f7ff b89c 	b.w	8002bba <__retarget_lock_acquire_recursive>
 8003a82:	bf00      	nop
 8003a84:	2000038c 	.word	0x2000038c

08003a88 <__malloc_unlock>:
 8003a88:	4801      	ldr	r0, [pc, #4]	@ (8003a90 <__malloc_unlock+0x8>)
 8003a8a:	f7ff b897 	b.w	8002bbc <__retarget_lock_release_recursive>
 8003a8e:	bf00      	nop
 8003a90:	2000038c 	.word	0x2000038c

08003a94 <_Balloc>:
 8003a94:	b570      	push	{r4, r5, r6, lr}
 8003a96:	69c6      	ldr	r6, [r0, #28]
 8003a98:	4604      	mov	r4, r0
 8003a9a:	460d      	mov	r5, r1
 8003a9c:	b976      	cbnz	r6, 8003abc <_Balloc+0x28>
 8003a9e:	2010      	movs	r0, #16
 8003aa0:	f7ff ff42 	bl	8003928 <malloc>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	61e0      	str	r0, [r4, #28]
 8003aa8:	b920      	cbnz	r0, 8003ab4 <_Balloc+0x20>
 8003aaa:	216b      	movs	r1, #107	@ 0x6b
 8003aac:	4b17      	ldr	r3, [pc, #92]	@ (8003b0c <_Balloc+0x78>)
 8003aae:	4818      	ldr	r0, [pc, #96]	@ (8003b10 <_Balloc+0x7c>)
 8003ab0:	f000 fc28 	bl	8004304 <__assert_func>
 8003ab4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003ab8:	6006      	str	r6, [r0, #0]
 8003aba:	60c6      	str	r6, [r0, #12]
 8003abc:	69e6      	ldr	r6, [r4, #28]
 8003abe:	68f3      	ldr	r3, [r6, #12]
 8003ac0:	b183      	cbz	r3, 8003ae4 <_Balloc+0x50>
 8003ac2:	69e3      	ldr	r3, [r4, #28]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003aca:	b9b8      	cbnz	r0, 8003afc <_Balloc+0x68>
 8003acc:	2101      	movs	r1, #1
 8003ace:	fa01 f605 	lsl.w	r6, r1, r5
 8003ad2:	1d72      	adds	r2, r6, #5
 8003ad4:	4620      	mov	r0, r4
 8003ad6:	0092      	lsls	r2, r2, #2
 8003ad8:	f000 fc32 	bl	8004340 <_calloc_r>
 8003adc:	b160      	cbz	r0, 8003af8 <_Balloc+0x64>
 8003ade:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003ae2:	e00e      	b.n	8003b02 <_Balloc+0x6e>
 8003ae4:	2221      	movs	r2, #33	@ 0x21
 8003ae6:	2104      	movs	r1, #4
 8003ae8:	4620      	mov	r0, r4
 8003aea:	f000 fc29 	bl	8004340 <_calloc_r>
 8003aee:	69e3      	ldr	r3, [r4, #28]
 8003af0:	60f0      	str	r0, [r6, #12]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1e4      	bne.n	8003ac2 <_Balloc+0x2e>
 8003af8:	2000      	movs	r0, #0
 8003afa:	bd70      	pop	{r4, r5, r6, pc}
 8003afc:	6802      	ldr	r2, [r0, #0]
 8003afe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003b02:	2300      	movs	r3, #0
 8003b04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003b08:	e7f7      	b.n	8003afa <_Balloc+0x66>
 8003b0a:	bf00      	nop
 8003b0c:	08004993 	.word	0x08004993
 8003b10:	08004a13 	.word	0x08004a13

08003b14 <_Bfree>:
 8003b14:	b570      	push	{r4, r5, r6, lr}
 8003b16:	69c6      	ldr	r6, [r0, #28]
 8003b18:	4605      	mov	r5, r0
 8003b1a:	460c      	mov	r4, r1
 8003b1c:	b976      	cbnz	r6, 8003b3c <_Bfree+0x28>
 8003b1e:	2010      	movs	r0, #16
 8003b20:	f7ff ff02 	bl	8003928 <malloc>
 8003b24:	4602      	mov	r2, r0
 8003b26:	61e8      	str	r0, [r5, #28]
 8003b28:	b920      	cbnz	r0, 8003b34 <_Bfree+0x20>
 8003b2a:	218f      	movs	r1, #143	@ 0x8f
 8003b2c:	4b08      	ldr	r3, [pc, #32]	@ (8003b50 <_Bfree+0x3c>)
 8003b2e:	4809      	ldr	r0, [pc, #36]	@ (8003b54 <_Bfree+0x40>)
 8003b30:	f000 fbe8 	bl	8004304 <__assert_func>
 8003b34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003b38:	6006      	str	r6, [r0, #0]
 8003b3a:	60c6      	str	r6, [r0, #12]
 8003b3c:	b13c      	cbz	r4, 8003b4e <_Bfree+0x3a>
 8003b3e:	69eb      	ldr	r3, [r5, #28]
 8003b40:	6862      	ldr	r2, [r4, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003b48:	6021      	str	r1, [r4, #0]
 8003b4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003b4e:	bd70      	pop	{r4, r5, r6, pc}
 8003b50:	08004993 	.word	0x08004993
 8003b54:	08004a13 	.word	0x08004a13

08003b58 <__multadd>:
 8003b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b5c:	4607      	mov	r7, r0
 8003b5e:	460c      	mov	r4, r1
 8003b60:	461e      	mov	r6, r3
 8003b62:	2000      	movs	r0, #0
 8003b64:	690d      	ldr	r5, [r1, #16]
 8003b66:	f101 0c14 	add.w	ip, r1, #20
 8003b6a:	f8dc 3000 	ldr.w	r3, [ip]
 8003b6e:	3001      	adds	r0, #1
 8003b70:	b299      	uxth	r1, r3
 8003b72:	fb02 6101 	mla	r1, r2, r1, r6
 8003b76:	0c1e      	lsrs	r6, r3, #16
 8003b78:	0c0b      	lsrs	r3, r1, #16
 8003b7a:	fb02 3306 	mla	r3, r2, r6, r3
 8003b7e:	b289      	uxth	r1, r1
 8003b80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003b84:	4285      	cmp	r5, r0
 8003b86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003b8a:	f84c 1b04 	str.w	r1, [ip], #4
 8003b8e:	dcec      	bgt.n	8003b6a <__multadd+0x12>
 8003b90:	b30e      	cbz	r6, 8003bd6 <__multadd+0x7e>
 8003b92:	68a3      	ldr	r3, [r4, #8]
 8003b94:	42ab      	cmp	r3, r5
 8003b96:	dc19      	bgt.n	8003bcc <__multadd+0x74>
 8003b98:	6861      	ldr	r1, [r4, #4]
 8003b9a:	4638      	mov	r0, r7
 8003b9c:	3101      	adds	r1, #1
 8003b9e:	f7ff ff79 	bl	8003a94 <_Balloc>
 8003ba2:	4680      	mov	r8, r0
 8003ba4:	b928      	cbnz	r0, 8003bb2 <__multadd+0x5a>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	21ba      	movs	r1, #186	@ 0xba
 8003baa:	4b0c      	ldr	r3, [pc, #48]	@ (8003bdc <__multadd+0x84>)
 8003bac:	480c      	ldr	r0, [pc, #48]	@ (8003be0 <__multadd+0x88>)
 8003bae:	f000 fba9 	bl	8004304 <__assert_func>
 8003bb2:	6922      	ldr	r2, [r4, #16]
 8003bb4:	f104 010c 	add.w	r1, r4, #12
 8003bb8:	3202      	adds	r2, #2
 8003bba:	0092      	lsls	r2, r2, #2
 8003bbc:	300c      	adds	r0, #12
 8003bbe:	f7ff f80c 	bl	8002bda <memcpy>
 8003bc2:	4621      	mov	r1, r4
 8003bc4:	4638      	mov	r0, r7
 8003bc6:	f7ff ffa5 	bl	8003b14 <_Bfree>
 8003bca:	4644      	mov	r4, r8
 8003bcc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003bd0:	3501      	adds	r5, #1
 8003bd2:	615e      	str	r6, [r3, #20]
 8003bd4:	6125      	str	r5, [r4, #16]
 8003bd6:	4620      	mov	r0, r4
 8003bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bdc:	08004a02 	.word	0x08004a02
 8003be0:	08004a13 	.word	0x08004a13

08003be4 <__hi0bits>:
 8003be4:	4603      	mov	r3, r0
 8003be6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8003bea:	bf3a      	itte	cc
 8003bec:	0403      	lslcc	r3, r0, #16
 8003bee:	2010      	movcc	r0, #16
 8003bf0:	2000      	movcs	r0, #0
 8003bf2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bf6:	bf3c      	itt	cc
 8003bf8:	021b      	lslcc	r3, r3, #8
 8003bfa:	3008      	addcc	r0, #8
 8003bfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c00:	bf3c      	itt	cc
 8003c02:	011b      	lslcc	r3, r3, #4
 8003c04:	3004      	addcc	r0, #4
 8003c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c0a:	bf3c      	itt	cc
 8003c0c:	009b      	lslcc	r3, r3, #2
 8003c0e:	3002      	addcc	r0, #2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	db05      	blt.n	8003c20 <__hi0bits+0x3c>
 8003c14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003c18:	f100 0001 	add.w	r0, r0, #1
 8003c1c:	bf08      	it	eq
 8003c1e:	2020      	moveq	r0, #32
 8003c20:	4770      	bx	lr

08003c22 <__lo0bits>:
 8003c22:	6803      	ldr	r3, [r0, #0]
 8003c24:	4602      	mov	r2, r0
 8003c26:	f013 0007 	ands.w	r0, r3, #7
 8003c2a:	d00b      	beq.n	8003c44 <__lo0bits+0x22>
 8003c2c:	07d9      	lsls	r1, r3, #31
 8003c2e:	d421      	bmi.n	8003c74 <__lo0bits+0x52>
 8003c30:	0798      	lsls	r0, r3, #30
 8003c32:	bf49      	itett	mi
 8003c34:	085b      	lsrmi	r3, r3, #1
 8003c36:	089b      	lsrpl	r3, r3, #2
 8003c38:	2001      	movmi	r0, #1
 8003c3a:	6013      	strmi	r3, [r2, #0]
 8003c3c:	bf5c      	itt	pl
 8003c3e:	2002      	movpl	r0, #2
 8003c40:	6013      	strpl	r3, [r2, #0]
 8003c42:	4770      	bx	lr
 8003c44:	b299      	uxth	r1, r3
 8003c46:	b909      	cbnz	r1, 8003c4c <__lo0bits+0x2a>
 8003c48:	2010      	movs	r0, #16
 8003c4a:	0c1b      	lsrs	r3, r3, #16
 8003c4c:	b2d9      	uxtb	r1, r3
 8003c4e:	b909      	cbnz	r1, 8003c54 <__lo0bits+0x32>
 8003c50:	3008      	adds	r0, #8
 8003c52:	0a1b      	lsrs	r3, r3, #8
 8003c54:	0719      	lsls	r1, r3, #28
 8003c56:	bf04      	itt	eq
 8003c58:	091b      	lsreq	r3, r3, #4
 8003c5a:	3004      	addeq	r0, #4
 8003c5c:	0799      	lsls	r1, r3, #30
 8003c5e:	bf04      	itt	eq
 8003c60:	089b      	lsreq	r3, r3, #2
 8003c62:	3002      	addeq	r0, #2
 8003c64:	07d9      	lsls	r1, r3, #31
 8003c66:	d403      	bmi.n	8003c70 <__lo0bits+0x4e>
 8003c68:	085b      	lsrs	r3, r3, #1
 8003c6a:	f100 0001 	add.w	r0, r0, #1
 8003c6e:	d003      	beq.n	8003c78 <__lo0bits+0x56>
 8003c70:	6013      	str	r3, [r2, #0]
 8003c72:	4770      	bx	lr
 8003c74:	2000      	movs	r0, #0
 8003c76:	4770      	bx	lr
 8003c78:	2020      	movs	r0, #32
 8003c7a:	4770      	bx	lr

08003c7c <__i2b>:
 8003c7c:	b510      	push	{r4, lr}
 8003c7e:	460c      	mov	r4, r1
 8003c80:	2101      	movs	r1, #1
 8003c82:	f7ff ff07 	bl	8003a94 <_Balloc>
 8003c86:	4602      	mov	r2, r0
 8003c88:	b928      	cbnz	r0, 8003c96 <__i2b+0x1a>
 8003c8a:	f240 1145 	movw	r1, #325	@ 0x145
 8003c8e:	4b04      	ldr	r3, [pc, #16]	@ (8003ca0 <__i2b+0x24>)
 8003c90:	4804      	ldr	r0, [pc, #16]	@ (8003ca4 <__i2b+0x28>)
 8003c92:	f000 fb37 	bl	8004304 <__assert_func>
 8003c96:	2301      	movs	r3, #1
 8003c98:	6144      	str	r4, [r0, #20]
 8003c9a:	6103      	str	r3, [r0, #16]
 8003c9c:	bd10      	pop	{r4, pc}
 8003c9e:	bf00      	nop
 8003ca0:	08004a02 	.word	0x08004a02
 8003ca4:	08004a13 	.word	0x08004a13

08003ca8 <__multiply>:
 8003ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cac:	4614      	mov	r4, r2
 8003cae:	690a      	ldr	r2, [r1, #16]
 8003cb0:	6923      	ldr	r3, [r4, #16]
 8003cb2:	460f      	mov	r7, r1
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	bfa2      	ittt	ge
 8003cb8:	4623      	movge	r3, r4
 8003cba:	460c      	movge	r4, r1
 8003cbc:	461f      	movge	r7, r3
 8003cbe:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8003cc2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8003cc6:	68a3      	ldr	r3, [r4, #8]
 8003cc8:	6861      	ldr	r1, [r4, #4]
 8003cca:	eb0a 0609 	add.w	r6, sl, r9
 8003cce:	42b3      	cmp	r3, r6
 8003cd0:	b085      	sub	sp, #20
 8003cd2:	bfb8      	it	lt
 8003cd4:	3101      	addlt	r1, #1
 8003cd6:	f7ff fedd 	bl	8003a94 <_Balloc>
 8003cda:	b930      	cbnz	r0, 8003cea <__multiply+0x42>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8003ce2:	4b43      	ldr	r3, [pc, #268]	@ (8003df0 <__multiply+0x148>)
 8003ce4:	4843      	ldr	r0, [pc, #268]	@ (8003df4 <__multiply+0x14c>)
 8003ce6:	f000 fb0d 	bl	8004304 <__assert_func>
 8003cea:	f100 0514 	add.w	r5, r0, #20
 8003cee:	462b      	mov	r3, r5
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8003cf6:	4543      	cmp	r3, r8
 8003cf8:	d321      	bcc.n	8003d3e <__multiply+0x96>
 8003cfa:	f107 0114 	add.w	r1, r7, #20
 8003cfe:	f104 0214 	add.w	r2, r4, #20
 8003d02:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8003d06:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8003d0a:	9302      	str	r3, [sp, #8]
 8003d0c:	1b13      	subs	r3, r2, r4
 8003d0e:	3b15      	subs	r3, #21
 8003d10:	f023 0303 	bic.w	r3, r3, #3
 8003d14:	3304      	adds	r3, #4
 8003d16:	f104 0715 	add.w	r7, r4, #21
 8003d1a:	42ba      	cmp	r2, r7
 8003d1c:	bf38      	it	cc
 8003d1e:	2304      	movcc	r3, #4
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	9b02      	ldr	r3, [sp, #8]
 8003d24:	9103      	str	r1, [sp, #12]
 8003d26:	428b      	cmp	r3, r1
 8003d28:	d80c      	bhi.n	8003d44 <__multiply+0x9c>
 8003d2a:	2e00      	cmp	r6, #0
 8003d2c:	dd03      	ble.n	8003d36 <__multiply+0x8e>
 8003d2e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d05a      	beq.n	8003dec <__multiply+0x144>
 8003d36:	6106      	str	r6, [r0, #16]
 8003d38:	b005      	add	sp, #20
 8003d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d3e:	f843 2b04 	str.w	r2, [r3], #4
 8003d42:	e7d8      	b.n	8003cf6 <__multiply+0x4e>
 8003d44:	f8b1 a000 	ldrh.w	sl, [r1]
 8003d48:	f1ba 0f00 	cmp.w	sl, #0
 8003d4c:	d023      	beq.n	8003d96 <__multiply+0xee>
 8003d4e:	46a9      	mov	r9, r5
 8003d50:	f04f 0c00 	mov.w	ip, #0
 8003d54:	f104 0e14 	add.w	lr, r4, #20
 8003d58:	f85e 7b04 	ldr.w	r7, [lr], #4
 8003d5c:	f8d9 3000 	ldr.w	r3, [r9]
 8003d60:	fa1f fb87 	uxth.w	fp, r7
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	fb0a 330b 	mla	r3, sl, fp, r3
 8003d6a:	4463      	add	r3, ip
 8003d6c:	f8d9 c000 	ldr.w	ip, [r9]
 8003d70:	0c3f      	lsrs	r7, r7, #16
 8003d72:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8003d76:	fb0a c707 	mla	r7, sl, r7, ip
 8003d7a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8003d84:	4572      	cmp	r2, lr
 8003d86:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8003d8a:	f849 3b04 	str.w	r3, [r9], #4
 8003d8e:	d8e3      	bhi.n	8003d58 <__multiply+0xb0>
 8003d90:	9b01      	ldr	r3, [sp, #4]
 8003d92:	f845 c003 	str.w	ip, [r5, r3]
 8003d96:	9b03      	ldr	r3, [sp, #12]
 8003d98:	3104      	adds	r1, #4
 8003d9a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8003d9e:	f1b9 0f00 	cmp.w	r9, #0
 8003da2:	d021      	beq.n	8003de8 <__multiply+0x140>
 8003da4:	46ae      	mov	lr, r5
 8003da6:	f04f 0a00 	mov.w	sl, #0
 8003daa:	682b      	ldr	r3, [r5, #0]
 8003dac:	f104 0c14 	add.w	ip, r4, #20
 8003db0:	f8bc b000 	ldrh.w	fp, [ip]
 8003db4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	fb09 770b 	mla	r7, r9, fp, r7
 8003dbe:	4457      	add	r7, sl
 8003dc0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8003dc4:	f84e 3b04 	str.w	r3, [lr], #4
 8003dc8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003dcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003dd0:	f8be 3000 	ldrh.w	r3, [lr]
 8003dd4:	4562      	cmp	r2, ip
 8003dd6:	fb09 330a 	mla	r3, r9, sl, r3
 8003dda:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8003dde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003de2:	d8e5      	bhi.n	8003db0 <__multiply+0x108>
 8003de4:	9f01      	ldr	r7, [sp, #4]
 8003de6:	51eb      	str	r3, [r5, r7]
 8003de8:	3504      	adds	r5, #4
 8003dea:	e79a      	b.n	8003d22 <__multiply+0x7a>
 8003dec:	3e01      	subs	r6, #1
 8003dee:	e79c      	b.n	8003d2a <__multiply+0x82>
 8003df0:	08004a02 	.word	0x08004a02
 8003df4:	08004a13 	.word	0x08004a13

08003df8 <__pow5mult>:
 8003df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003dfc:	4615      	mov	r5, r2
 8003dfe:	f012 0203 	ands.w	r2, r2, #3
 8003e02:	4607      	mov	r7, r0
 8003e04:	460e      	mov	r6, r1
 8003e06:	d007      	beq.n	8003e18 <__pow5mult+0x20>
 8003e08:	4c25      	ldr	r4, [pc, #148]	@ (8003ea0 <__pow5mult+0xa8>)
 8003e0a:	3a01      	subs	r2, #1
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003e12:	f7ff fea1 	bl	8003b58 <__multadd>
 8003e16:	4606      	mov	r6, r0
 8003e18:	10ad      	asrs	r5, r5, #2
 8003e1a:	d03d      	beq.n	8003e98 <__pow5mult+0xa0>
 8003e1c:	69fc      	ldr	r4, [r7, #28]
 8003e1e:	b97c      	cbnz	r4, 8003e40 <__pow5mult+0x48>
 8003e20:	2010      	movs	r0, #16
 8003e22:	f7ff fd81 	bl	8003928 <malloc>
 8003e26:	4602      	mov	r2, r0
 8003e28:	61f8      	str	r0, [r7, #28]
 8003e2a:	b928      	cbnz	r0, 8003e38 <__pow5mult+0x40>
 8003e2c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8003e30:	4b1c      	ldr	r3, [pc, #112]	@ (8003ea4 <__pow5mult+0xac>)
 8003e32:	481d      	ldr	r0, [pc, #116]	@ (8003ea8 <__pow5mult+0xb0>)
 8003e34:	f000 fa66 	bl	8004304 <__assert_func>
 8003e38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003e3c:	6004      	str	r4, [r0, #0]
 8003e3e:	60c4      	str	r4, [r0, #12]
 8003e40:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8003e44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003e48:	b94c      	cbnz	r4, 8003e5e <__pow5mult+0x66>
 8003e4a:	f240 2171 	movw	r1, #625	@ 0x271
 8003e4e:	4638      	mov	r0, r7
 8003e50:	f7ff ff14 	bl	8003c7c <__i2b>
 8003e54:	2300      	movs	r3, #0
 8003e56:	4604      	mov	r4, r0
 8003e58:	f8c8 0008 	str.w	r0, [r8, #8]
 8003e5c:	6003      	str	r3, [r0, #0]
 8003e5e:	f04f 0900 	mov.w	r9, #0
 8003e62:	07eb      	lsls	r3, r5, #31
 8003e64:	d50a      	bpl.n	8003e7c <__pow5mult+0x84>
 8003e66:	4631      	mov	r1, r6
 8003e68:	4622      	mov	r2, r4
 8003e6a:	4638      	mov	r0, r7
 8003e6c:	f7ff ff1c 	bl	8003ca8 <__multiply>
 8003e70:	4680      	mov	r8, r0
 8003e72:	4631      	mov	r1, r6
 8003e74:	4638      	mov	r0, r7
 8003e76:	f7ff fe4d 	bl	8003b14 <_Bfree>
 8003e7a:	4646      	mov	r6, r8
 8003e7c:	106d      	asrs	r5, r5, #1
 8003e7e:	d00b      	beq.n	8003e98 <__pow5mult+0xa0>
 8003e80:	6820      	ldr	r0, [r4, #0]
 8003e82:	b938      	cbnz	r0, 8003e94 <__pow5mult+0x9c>
 8003e84:	4622      	mov	r2, r4
 8003e86:	4621      	mov	r1, r4
 8003e88:	4638      	mov	r0, r7
 8003e8a:	f7ff ff0d 	bl	8003ca8 <__multiply>
 8003e8e:	6020      	str	r0, [r4, #0]
 8003e90:	f8c0 9000 	str.w	r9, [r0]
 8003e94:	4604      	mov	r4, r0
 8003e96:	e7e4      	b.n	8003e62 <__pow5mult+0x6a>
 8003e98:	4630      	mov	r0, r6
 8003e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e9e:	bf00      	nop
 8003ea0:	08004a6c 	.word	0x08004a6c
 8003ea4:	08004993 	.word	0x08004993
 8003ea8:	08004a13 	.word	0x08004a13

08003eac <__lshift>:
 8003eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003eb0:	460c      	mov	r4, r1
 8003eb2:	4607      	mov	r7, r0
 8003eb4:	4691      	mov	r9, r2
 8003eb6:	6923      	ldr	r3, [r4, #16]
 8003eb8:	6849      	ldr	r1, [r1, #4]
 8003eba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003ebe:	68a3      	ldr	r3, [r4, #8]
 8003ec0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003ec4:	f108 0601 	add.w	r6, r8, #1
 8003ec8:	42b3      	cmp	r3, r6
 8003eca:	db0b      	blt.n	8003ee4 <__lshift+0x38>
 8003ecc:	4638      	mov	r0, r7
 8003ece:	f7ff fde1 	bl	8003a94 <_Balloc>
 8003ed2:	4605      	mov	r5, r0
 8003ed4:	b948      	cbnz	r0, 8003eea <__lshift+0x3e>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8003edc:	4b27      	ldr	r3, [pc, #156]	@ (8003f7c <__lshift+0xd0>)
 8003ede:	4828      	ldr	r0, [pc, #160]	@ (8003f80 <__lshift+0xd4>)
 8003ee0:	f000 fa10 	bl	8004304 <__assert_func>
 8003ee4:	3101      	adds	r1, #1
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	e7ee      	b.n	8003ec8 <__lshift+0x1c>
 8003eea:	2300      	movs	r3, #0
 8003eec:	f100 0114 	add.w	r1, r0, #20
 8003ef0:	f100 0210 	add.w	r2, r0, #16
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	4553      	cmp	r3, sl
 8003ef8:	db33      	blt.n	8003f62 <__lshift+0xb6>
 8003efa:	6920      	ldr	r0, [r4, #16]
 8003efc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003f00:	f104 0314 	add.w	r3, r4, #20
 8003f04:	f019 091f 	ands.w	r9, r9, #31
 8003f08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003f0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8003f10:	d02b      	beq.n	8003f6a <__lshift+0xbe>
 8003f12:	468a      	mov	sl, r1
 8003f14:	2200      	movs	r2, #0
 8003f16:	f1c9 0e20 	rsb	lr, r9, #32
 8003f1a:	6818      	ldr	r0, [r3, #0]
 8003f1c:	fa00 f009 	lsl.w	r0, r0, r9
 8003f20:	4310      	orrs	r0, r2
 8003f22:	f84a 0b04 	str.w	r0, [sl], #4
 8003f26:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f2a:	459c      	cmp	ip, r3
 8003f2c:	fa22 f20e 	lsr.w	r2, r2, lr
 8003f30:	d8f3      	bhi.n	8003f1a <__lshift+0x6e>
 8003f32:	ebac 0304 	sub.w	r3, ip, r4
 8003f36:	3b15      	subs	r3, #21
 8003f38:	f023 0303 	bic.w	r3, r3, #3
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	f104 0015 	add.w	r0, r4, #21
 8003f42:	4584      	cmp	ip, r0
 8003f44:	bf38      	it	cc
 8003f46:	2304      	movcc	r3, #4
 8003f48:	50ca      	str	r2, [r1, r3]
 8003f4a:	b10a      	cbz	r2, 8003f50 <__lshift+0xa4>
 8003f4c:	f108 0602 	add.w	r6, r8, #2
 8003f50:	3e01      	subs	r6, #1
 8003f52:	4638      	mov	r0, r7
 8003f54:	4621      	mov	r1, r4
 8003f56:	612e      	str	r6, [r5, #16]
 8003f58:	f7ff fddc 	bl	8003b14 <_Bfree>
 8003f5c:	4628      	mov	r0, r5
 8003f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f62:	f842 0f04 	str.w	r0, [r2, #4]!
 8003f66:	3301      	adds	r3, #1
 8003f68:	e7c5      	b.n	8003ef6 <__lshift+0x4a>
 8003f6a:	3904      	subs	r1, #4
 8003f6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f70:	459c      	cmp	ip, r3
 8003f72:	f841 2f04 	str.w	r2, [r1, #4]!
 8003f76:	d8f9      	bhi.n	8003f6c <__lshift+0xc0>
 8003f78:	e7ea      	b.n	8003f50 <__lshift+0xa4>
 8003f7a:	bf00      	nop
 8003f7c:	08004a02 	.word	0x08004a02
 8003f80:	08004a13 	.word	0x08004a13

08003f84 <__mcmp>:
 8003f84:	4603      	mov	r3, r0
 8003f86:	690a      	ldr	r2, [r1, #16]
 8003f88:	6900      	ldr	r0, [r0, #16]
 8003f8a:	b530      	push	{r4, r5, lr}
 8003f8c:	1a80      	subs	r0, r0, r2
 8003f8e:	d10e      	bne.n	8003fae <__mcmp+0x2a>
 8003f90:	3314      	adds	r3, #20
 8003f92:	3114      	adds	r1, #20
 8003f94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8003f98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8003f9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003fa0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003fa4:	4295      	cmp	r5, r2
 8003fa6:	d003      	beq.n	8003fb0 <__mcmp+0x2c>
 8003fa8:	d205      	bcs.n	8003fb6 <__mcmp+0x32>
 8003faa:	f04f 30ff 	mov.w	r0, #4294967295
 8003fae:	bd30      	pop	{r4, r5, pc}
 8003fb0:	42a3      	cmp	r3, r4
 8003fb2:	d3f3      	bcc.n	8003f9c <__mcmp+0x18>
 8003fb4:	e7fb      	b.n	8003fae <__mcmp+0x2a>
 8003fb6:	2001      	movs	r0, #1
 8003fb8:	e7f9      	b.n	8003fae <__mcmp+0x2a>
	...

08003fbc <__mdiff>:
 8003fbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc0:	4689      	mov	r9, r1
 8003fc2:	4606      	mov	r6, r0
 8003fc4:	4611      	mov	r1, r2
 8003fc6:	4648      	mov	r0, r9
 8003fc8:	4614      	mov	r4, r2
 8003fca:	f7ff ffdb 	bl	8003f84 <__mcmp>
 8003fce:	1e05      	subs	r5, r0, #0
 8003fd0:	d112      	bne.n	8003ff8 <__mdiff+0x3c>
 8003fd2:	4629      	mov	r1, r5
 8003fd4:	4630      	mov	r0, r6
 8003fd6:	f7ff fd5d 	bl	8003a94 <_Balloc>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	b928      	cbnz	r0, 8003fea <__mdiff+0x2e>
 8003fde:	f240 2137 	movw	r1, #567	@ 0x237
 8003fe2:	4b3e      	ldr	r3, [pc, #248]	@ (80040dc <__mdiff+0x120>)
 8003fe4:	483e      	ldr	r0, [pc, #248]	@ (80040e0 <__mdiff+0x124>)
 8003fe6:	f000 f98d 	bl	8004304 <__assert_func>
 8003fea:	2301      	movs	r3, #1
 8003fec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003ff0:	4610      	mov	r0, r2
 8003ff2:	b003      	add	sp, #12
 8003ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ff8:	bfbc      	itt	lt
 8003ffa:	464b      	movlt	r3, r9
 8003ffc:	46a1      	movlt	r9, r4
 8003ffe:	4630      	mov	r0, r6
 8004000:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004004:	bfba      	itte	lt
 8004006:	461c      	movlt	r4, r3
 8004008:	2501      	movlt	r5, #1
 800400a:	2500      	movge	r5, #0
 800400c:	f7ff fd42 	bl	8003a94 <_Balloc>
 8004010:	4602      	mov	r2, r0
 8004012:	b918      	cbnz	r0, 800401c <__mdiff+0x60>
 8004014:	f240 2145 	movw	r1, #581	@ 0x245
 8004018:	4b30      	ldr	r3, [pc, #192]	@ (80040dc <__mdiff+0x120>)
 800401a:	e7e3      	b.n	8003fe4 <__mdiff+0x28>
 800401c:	f100 0b14 	add.w	fp, r0, #20
 8004020:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004024:	f109 0310 	add.w	r3, r9, #16
 8004028:	60c5      	str	r5, [r0, #12]
 800402a:	f04f 0c00 	mov.w	ip, #0
 800402e:	f109 0514 	add.w	r5, r9, #20
 8004032:	46d9      	mov	r9, fp
 8004034:	6926      	ldr	r6, [r4, #16]
 8004036:	f104 0e14 	add.w	lr, r4, #20
 800403a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800403e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004042:	9301      	str	r3, [sp, #4]
 8004044:	9b01      	ldr	r3, [sp, #4]
 8004046:	f85e 0b04 	ldr.w	r0, [lr], #4
 800404a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800404e:	b281      	uxth	r1, r0
 8004050:	9301      	str	r3, [sp, #4]
 8004052:	fa1f f38a 	uxth.w	r3, sl
 8004056:	1a5b      	subs	r3, r3, r1
 8004058:	0c00      	lsrs	r0, r0, #16
 800405a:	4463      	add	r3, ip
 800405c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004060:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004064:	b29b      	uxth	r3, r3
 8004066:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800406a:	4576      	cmp	r6, lr
 800406c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004070:	f849 3b04 	str.w	r3, [r9], #4
 8004074:	d8e6      	bhi.n	8004044 <__mdiff+0x88>
 8004076:	1b33      	subs	r3, r6, r4
 8004078:	3b15      	subs	r3, #21
 800407a:	f023 0303 	bic.w	r3, r3, #3
 800407e:	3415      	adds	r4, #21
 8004080:	3304      	adds	r3, #4
 8004082:	42a6      	cmp	r6, r4
 8004084:	bf38      	it	cc
 8004086:	2304      	movcc	r3, #4
 8004088:	441d      	add	r5, r3
 800408a:	445b      	add	r3, fp
 800408c:	461e      	mov	r6, r3
 800408e:	462c      	mov	r4, r5
 8004090:	4544      	cmp	r4, r8
 8004092:	d30e      	bcc.n	80040b2 <__mdiff+0xf6>
 8004094:	f108 0103 	add.w	r1, r8, #3
 8004098:	1b49      	subs	r1, r1, r5
 800409a:	f021 0103 	bic.w	r1, r1, #3
 800409e:	3d03      	subs	r5, #3
 80040a0:	45a8      	cmp	r8, r5
 80040a2:	bf38      	it	cc
 80040a4:	2100      	movcc	r1, #0
 80040a6:	440b      	add	r3, r1
 80040a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80040ac:	b199      	cbz	r1, 80040d6 <__mdiff+0x11a>
 80040ae:	6117      	str	r7, [r2, #16]
 80040b0:	e79e      	b.n	8003ff0 <__mdiff+0x34>
 80040b2:	46e6      	mov	lr, ip
 80040b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80040b8:	fa1f fc81 	uxth.w	ip, r1
 80040bc:	44f4      	add	ip, lr
 80040be:	0c08      	lsrs	r0, r1, #16
 80040c0:	4471      	add	r1, lr
 80040c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80040c6:	b289      	uxth	r1, r1
 80040c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80040cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80040d0:	f846 1b04 	str.w	r1, [r6], #4
 80040d4:	e7dc      	b.n	8004090 <__mdiff+0xd4>
 80040d6:	3f01      	subs	r7, #1
 80040d8:	e7e6      	b.n	80040a8 <__mdiff+0xec>
 80040da:	bf00      	nop
 80040dc:	08004a02 	.word	0x08004a02
 80040e0:	08004a13 	.word	0x08004a13

080040e4 <__d2b>:
 80040e4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80040e8:	2101      	movs	r1, #1
 80040ea:	4690      	mov	r8, r2
 80040ec:	4699      	mov	r9, r3
 80040ee:	9e08      	ldr	r6, [sp, #32]
 80040f0:	f7ff fcd0 	bl	8003a94 <_Balloc>
 80040f4:	4604      	mov	r4, r0
 80040f6:	b930      	cbnz	r0, 8004106 <__d2b+0x22>
 80040f8:	4602      	mov	r2, r0
 80040fa:	f240 310f 	movw	r1, #783	@ 0x30f
 80040fe:	4b23      	ldr	r3, [pc, #140]	@ (800418c <__d2b+0xa8>)
 8004100:	4823      	ldr	r0, [pc, #140]	@ (8004190 <__d2b+0xac>)
 8004102:	f000 f8ff 	bl	8004304 <__assert_func>
 8004106:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800410a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800410e:	b10d      	cbz	r5, 8004114 <__d2b+0x30>
 8004110:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004114:	9301      	str	r3, [sp, #4]
 8004116:	f1b8 0300 	subs.w	r3, r8, #0
 800411a:	d024      	beq.n	8004166 <__d2b+0x82>
 800411c:	4668      	mov	r0, sp
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	f7ff fd7f 	bl	8003c22 <__lo0bits>
 8004124:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004128:	b1d8      	cbz	r0, 8004162 <__d2b+0x7e>
 800412a:	f1c0 0320 	rsb	r3, r0, #32
 800412e:	fa02 f303 	lsl.w	r3, r2, r3
 8004132:	430b      	orrs	r3, r1
 8004134:	40c2      	lsrs	r2, r0
 8004136:	6163      	str	r3, [r4, #20]
 8004138:	9201      	str	r2, [sp, #4]
 800413a:	9b01      	ldr	r3, [sp, #4]
 800413c:	2b00      	cmp	r3, #0
 800413e:	bf0c      	ite	eq
 8004140:	2201      	moveq	r2, #1
 8004142:	2202      	movne	r2, #2
 8004144:	61a3      	str	r3, [r4, #24]
 8004146:	6122      	str	r2, [r4, #16]
 8004148:	b1ad      	cbz	r5, 8004176 <__d2b+0x92>
 800414a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800414e:	4405      	add	r5, r0
 8004150:	6035      	str	r5, [r6, #0]
 8004152:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004158:	6018      	str	r0, [r3, #0]
 800415a:	4620      	mov	r0, r4
 800415c:	b002      	add	sp, #8
 800415e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8004162:	6161      	str	r1, [r4, #20]
 8004164:	e7e9      	b.n	800413a <__d2b+0x56>
 8004166:	a801      	add	r0, sp, #4
 8004168:	f7ff fd5b 	bl	8003c22 <__lo0bits>
 800416c:	9b01      	ldr	r3, [sp, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	6163      	str	r3, [r4, #20]
 8004172:	3020      	adds	r0, #32
 8004174:	e7e7      	b.n	8004146 <__d2b+0x62>
 8004176:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800417a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800417e:	6030      	str	r0, [r6, #0]
 8004180:	6918      	ldr	r0, [r3, #16]
 8004182:	f7ff fd2f 	bl	8003be4 <__hi0bits>
 8004186:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800418a:	e7e4      	b.n	8004156 <__d2b+0x72>
 800418c:	08004a02 	.word	0x08004a02
 8004190:	08004a13 	.word	0x08004a13

08004194 <__sflush_r>:
 8004194:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800419a:	0716      	lsls	r6, r2, #28
 800419c:	4605      	mov	r5, r0
 800419e:	460c      	mov	r4, r1
 80041a0:	d454      	bmi.n	800424c <__sflush_r+0xb8>
 80041a2:	684b      	ldr	r3, [r1, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	dc02      	bgt.n	80041ae <__sflush_r+0x1a>
 80041a8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	dd48      	ble.n	8004240 <__sflush_r+0xac>
 80041ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80041b0:	2e00      	cmp	r6, #0
 80041b2:	d045      	beq.n	8004240 <__sflush_r+0xac>
 80041b4:	2300      	movs	r3, #0
 80041b6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80041ba:	682f      	ldr	r7, [r5, #0]
 80041bc:	6a21      	ldr	r1, [r4, #32]
 80041be:	602b      	str	r3, [r5, #0]
 80041c0:	d030      	beq.n	8004224 <__sflush_r+0x90>
 80041c2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80041c4:	89a3      	ldrh	r3, [r4, #12]
 80041c6:	0759      	lsls	r1, r3, #29
 80041c8:	d505      	bpl.n	80041d6 <__sflush_r+0x42>
 80041ca:	6863      	ldr	r3, [r4, #4]
 80041cc:	1ad2      	subs	r2, r2, r3
 80041ce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80041d0:	b10b      	cbz	r3, 80041d6 <__sflush_r+0x42>
 80041d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80041d4:	1ad2      	subs	r2, r2, r3
 80041d6:	2300      	movs	r3, #0
 80041d8:	4628      	mov	r0, r5
 80041da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80041dc:	6a21      	ldr	r1, [r4, #32]
 80041de:	47b0      	blx	r6
 80041e0:	1c43      	adds	r3, r0, #1
 80041e2:	89a3      	ldrh	r3, [r4, #12]
 80041e4:	d106      	bne.n	80041f4 <__sflush_r+0x60>
 80041e6:	6829      	ldr	r1, [r5, #0]
 80041e8:	291d      	cmp	r1, #29
 80041ea:	d82b      	bhi.n	8004244 <__sflush_r+0xb0>
 80041ec:	4a28      	ldr	r2, [pc, #160]	@ (8004290 <__sflush_r+0xfc>)
 80041ee:	410a      	asrs	r2, r1
 80041f0:	07d6      	lsls	r6, r2, #31
 80041f2:	d427      	bmi.n	8004244 <__sflush_r+0xb0>
 80041f4:	2200      	movs	r2, #0
 80041f6:	6062      	str	r2, [r4, #4]
 80041f8:	6922      	ldr	r2, [r4, #16]
 80041fa:	04d9      	lsls	r1, r3, #19
 80041fc:	6022      	str	r2, [r4, #0]
 80041fe:	d504      	bpl.n	800420a <__sflush_r+0x76>
 8004200:	1c42      	adds	r2, r0, #1
 8004202:	d101      	bne.n	8004208 <__sflush_r+0x74>
 8004204:	682b      	ldr	r3, [r5, #0]
 8004206:	b903      	cbnz	r3, 800420a <__sflush_r+0x76>
 8004208:	6560      	str	r0, [r4, #84]	@ 0x54
 800420a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800420c:	602f      	str	r7, [r5, #0]
 800420e:	b1b9      	cbz	r1, 8004240 <__sflush_r+0xac>
 8004210:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004214:	4299      	cmp	r1, r3
 8004216:	d002      	beq.n	800421e <__sflush_r+0x8a>
 8004218:	4628      	mov	r0, r5
 800421a:	f7ff fb3d 	bl	8003898 <_free_r>
 800421e:	2300      	movs	r3, #0
 8004220:	6363      	str	r3, [r4, #52]	@ 0x34
 8004222:	e00d      	b.n	8004240 <__sflush_r+0xac>
 8004224:	2301      	movs	r3, #1
 8004226:	4628      	mov	r0, r5
 8004228:	47b0      	blx	r6
 800422a:	4602      	mov	r2, r0
 800422c:	1c50      	adds	r0, r2, #1
 800422e:	d1c9      	bne.n	80041c4 <__sflush_r+0x30>
 8004230:	682b      	ldr	r3, [r5, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0c6      	beq.n	80041c4 <__sflush_r+0x30>
 8004236:	2b1d      	cmp	r3, #29
 8004238:	d001      	beq.n	800423e <__sflush_r+0xaa>
 800423a:	2b16      	cmp	r3, #22
 800423c:	d11d      	bne.n	800427a <__sflush_r+0xe6>
 800423e:	602f      	str	r7, [r5, #0]
 8004240:	2000      	movs	r0, #0
 8004242:	e021      	b.n	8004288 <__sflush_r+0xf4>
 8004244:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004248:	b21b      	sxth	r3, r3
 800424a:	e01a      	b.n	8004282 <__sflush_r+0xee>
 800424c:	690f      	ldr	r7, [r1, #16]
 800424e:	2f00      	cmp	r7, #0
 8004250:	d0f6      	beq.n	8004240 <__sflush_r+0xac>
 8004252:	0793      	lsls	r3, r2, #30
 8004254:	bf18      	it	ne
 8004256:	2300      	movne	r3, #0
 8004258:	680e      	ldr	r6, [r1, #0]
 800425a:	bf08      	it	eq
 800425c:	694b      	ldreq	r3, [r1, #20]
 800425e:	1bf6      	subs	r6, r6, r7
 8004260:	600f      	str	r7, [r1, #0]
 8004262:	608b      	str	r3, [r1, #8]
 8004264:	2e00      	cmp	r6, #0
 8004266:	ddeb      	ble.n	8004240 <__sflush_r+0xac>
 8004268:	4633      	mov	r3, r6
 800426a:	463a      	mov	r2, r7
 800426c:	4628      	mov	r0, r5
 800426e:	6a21      	ldr	r1, [r4, #32]
 8004270:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004274:	47e0      	blx	ip
 8004276:	2800      	cmp	r0, #0
 8004278:	dc07      	bgt.n	800428a <__sflush_r+0xf6>
 800427a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800427e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004282:	f04f 30ff 	mov.w	r0, #4294967295
 8004286:	81a3      	strh	r3, [r4, #12]
 8004288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800428a:	4407      	add	r7, r0
 800428c:	1a36      	subs	r6, r6, r0
 800428e:	e7e9      	b.n	8004264 <__sflush_r+0xd0>
 8004290:	dfbffffe 	.word	0xdfbffffe

08004294 <_fflush_r>:
 8004294:	b538      	push	{r3, r4, r5, lr}
 8004296:	690b      	ldr	r3, [r1, #16]
 8004298:	4605      	mov	r5, r0
 800429a:	460c      	mov	r4, r1
 800429c:	b913      	cbnz	r3, 80042a4 <_fflush_r+0x10>
 800429e:	2500      	movs	r5, #0
 80042a0:	4628      	mov	r0, r5
 80042a2:	bd38      	pop	{r3, r4, r5, pc}
 80042a4:	b118      	cbz	r0, 80042ae <_fflush_r+0x1a>
 80042a6:	6a03      	ldr	r3, [r0, #32]
 80042a8:	b90b      	cbnz	r3, 80042ae <_fflush_r+0x1a>
 80042aa:	f7fe fb8f 	bl	80029cc <__sinit>
 80042ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d0f3      	beq.n	800429e <_fflush_r+0xa>
 80042b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80042b8:	07d0      	lsls	r0, r2, #31
 80042ba:	d404      	bmi.n	80042c6 <_fflush_r+0x32>
 80042bc:	0599      	lsls	r1, r3, #22
 80042be:	d402      	bmi.n	80042c6 <_fflush_r+0x32>
 80042c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042c2:	f7fe fc7a 	bl	8002bba <__retarget_lock_acquire_recursive>
 80042c6:	4628      	mov	r0, r5
 80042c8:	4621      	mov	r1, r4
 80042ca:	f7ff ff63 	bl	8004194 <__sflush_r>
 80042ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042d0:	4605      	mov	r5, r0
 80042d2:	07da      	lsls	r2, r3, #31
 80042d4:	d4e4      	bmi.n	80042a0 <_fflush_r+0xc>
 80042d6:	89a3      	ldrh	r3, [r4, #12]
 80042d8:	059b      	lsls	r3, r3, #22
 80042da:	d4e1      	bmi.n	80042a0 <_fflush_r+0xc>
 80042dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042de:	f7fe fc6d 	bl	8002bbc <__retarget_lock_release_recursive>
 80042e2:	e7dd      	b.n	80042a0 <_fflush_r+0xc>

080042e4 <_sbrk_r>:
 80042e4:	b538      	push	{r3, r4, r5, lr}
 80042e6:	2300      	movs	r3, #0
 80042e8:	4d05      	ldr	r5, [pc, #20]	@ (8004300 <_sbrk_r+0x1c>)
 80042ea:	4604      	mov	r4, r0
 80042ec:	4608      	mov	r0, r1
 80042ee:	602b      	str	r3, [r5, #0]
 80042f0:	f7fc fdc2 	bl	8000e78 <_sbrk>
 80042f4:	1c43      	adds	r3, r0, #1
 80042f6:	d102      	bne.n	80042fe <_sbrk_r+0x1a>
 80042f8:	682b      	ldr	r3, [r5, #0]
 80042fa:	b103      	cbz	r3, 80042fe <_sbrk_r+0x1a>
 80042fc:	6023      	str	r3, [r4, #0]
 80042fe:	bd38      	pop	{r3, r4, r5, pc}
 8004300:	20000388 	.word	0x20000388

08004304 <__assert_func>:
 8004304:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004306:	4614      	mov	r4, r2
 8004308:	461a      	mov	r2, r3
 800430a:	4b09      	ldr	r3, [pc, #36]	@ (8004330 <__assert_func+0x2c>)
 800430c:	4605      	mov	r5, r0
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68d8      	ldr	r0, [r3, #12]
 8004312:	b954      	cbnz	r4, 800432a <__assert_func+0x26>
 8004314:	4b07      	ldr	r3, [pc, #28]	@ (8004334 <__assert_func+0x30>)
 8004316:	461c      	mov	r4, r3
 8004318:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800431c:	9100      	str	r1, [sp, #0]
 800431e:	462b      	mov	r3, r5
 8004320:	4905      	ldr	r1, [pc, #20]	@ (8004338 <__assert_func+0x34>)
 8004322:	f000 f841 	bl	80043a8 <fiprintf>
 8004326:	f000 f851 	bl	80043cc <abort>
 800432a:	4b04      	ldr	r3, [pc, #16]	@ (800433c <__assert_func+0x38>)
 800432c:	e7f4      	b.n	8004318 <__assert_func+0x14>
 800432e:	bf00      	nop
 8004330:	20000018 	.word	0x20000018
 8004334:	08004bad 	.word	0x08004bad
 8004338:	08004b7f 	.word	0x08004b7f
 800433c:	08004b72 	.word	0x08004b72

08004340 <_calloc_r>:
 8004340:	b570      	push	{r4, r5, r6, lr}
 8004342:	fba1 5402 	umull	r5, r4, r1, r2
 8004346:	b93c      	cbnz	r4, 8004358 <_calloc_r+0x18>
 8004348:	4629      	mov	r1, r5
 800434a:	f7ff fb17 	bl	800397c <_malloc_r>
 800434e:	4606      	mov	r6, r0
 8004350:	b928      	cbnz	r0, 800435e <_calloc_r+0x1e>
 8004352:	2600      	movs	r6, #0
 8004354:	4630      	mov	r0, r6
 8004356:	bd70      	pop	{r4, r5, r6, pc}
 8004358:	220c      	movs	r2, #12
 800435a:	6002      	str	r2, [r0, #0]
 800435c:	e7f9      	b.n	8004352 <_calloc_r+0x12>
 800435e:	462a      	mov	r2, r5
 8004360:	4621      	mov	r1, r4
 8004362:	f7fe fbac 	bl	8002abe <memset>
 8004366:	e7f5      	b.n	8004354 <_calloc_r+0x14>

08004368 <__ascii_mbtowc>:
 8004368:	b082      	sub	sp, #8
 800436a:	b901      	cbnz	r1, 800436e <__ascii_mbtowc+0x6>
 800436c:	a901      	add	r1, sp, #4
 800436e:	b142      	cbz	r2, 8004382 <__ascii_mbtowc+0x1a>
 8004370:	b14b      	cbz	r3, 8004386 <__ascii_mbtowc+0x1e>
 8004372:	7813      	ldrb	r3, [r2, #0]
 8004374:	600b      	str	r3, [r1, #0]
 8004376:	7812      	ldrb	r2, [r2, #0]
 8004378:	1e10      	subs	r0, r2, #0
 800437a:	bf18      	it	ne
 800437c:	2001      	movne	r0, #1
 800437e:	b002      	add	sp, #8
 8004380:	4770      	bx	lr
 8004382:	4610      	mov	r0, r2
 8004384:	e7fb      	b.n	800437e <__ascii_mbtowc+0x16>
 8004386:	f06f 0001 	mvn.w	r0, #1
 800438a:	e7f8      	b.n	800437e <__ascii_mbtowc+0x16>

0800438c <__ascii_wctomb>:
 800438c:	4603      	mov	r3, r0
 800438e:	4608      	mov	r0, r1
 8004390:	b141      	cbz	r1, 80043a4 <__ascii_wctomb+0x18>
 8004392:	2aff      	cmp	r2, #255	@ 0xff
 8004394:	d904      	bls.n	80043a0 <__ascii_wctomb+0x14>
 8004396:	228a      	movs	r2, #138	@ 0x8a
 8004398:	f04f 30ff 	mov.w	r0, #4294967295
 800439c:	601a      	str	r2, [r3, #0]
 800439e:	4770      	bx	lr
 80043a0:	2001      	movs	r0, #1
 80043a2:	700a      	strb	r2, [r1, #0]
 80043a4:	4770      	bx	lr
	...

080043a8 <fiprintf>:
 80043a8:	b40e      	push	{r1, r2, r3}
 80043aa:	b503      	push	{r0, r1, lr}
 80043ac:	4601      	mov	r1, r0
 80043ae:	ab03      	add	r3, sp, #12
 80043b0:	4805      	ldr	r0, [pc, #20]	@ (80043c8 <fiprintf+0x20>)
 80043b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80043b6:	6800      	ldr	r0, [r0, #0]
 80043b8:	9301      	str	r3, [sp, #4]
 80043ba:	f000 f835 	bl	8004428 <_vfiprintf_r>
 80043be:	b002      	add	sp, #8
 80043c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80043c4:	b003      	add	sp, #12
 80043c6:	4770      	bx	lr
 80043c8:	20000018 	.word	0x20000018

080043cc <abort>:
 80043cc:	2006      	movs	r0, #6
 80043ce:	b508      	push	{r3, lr}
 80043d0:	f000 f9fe 	bl	80047d0 <raise>
 80043d4:	2001      	movs	r0, #1
 80043d6:	f7fc fcda 	bl	8000d8e <_exit>

080043da <__sfputc_r>:
 80043da:	6893      	ldr	r3, [r2, #8]
 80043dc:	b410      	push	{r4}
 80043de:	3b01      	subs	r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	6093      	str	r3, [r2, #8]
 80043e4:	da07      	bge.n	80043f6 <__sfputc_r+0x1c>
 80043e6:	6994      	ldr	r4, [r2, #24]
 80043e8:	42a3      	cmp	r3, r4
 80043ea:	db01      	blt.n	80043f0 <__sfputc_r+0x16>
 80043ec:	290a      	cmp	r1, #10
 80043ee:	d102      	bne.n	80043f6 <__sfputc_r+0x1c>
 80043f0:	bc10      	pop	{r4}
 80043f2:	f000 b931 	b.w	8004658 <__swbuf_r>
 80043f6:	6813      	ldr	r3, [r2, #0]
 80043f8:	1c58      	adds	r0, r3, #1
 80043fa:	6010      	str	r0, [r2, #0]
 80043fc:	7019      	strb	r1, [r3, #0]
 80043fe:	4608      	mov	r0, r1
 8004400:	bc10      	pop	{r4}
 8004402:	4770      	bx	lr

08004404 <__sfputs_r>:
 8004404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004406:	4606      	mov	r6, r0
 8004408:	460f      	mov	r7, r1
 800440a:	4614      	mov	r4, r2
 800440c:	18d5      	adds	r5, r2, r3
 800440e:	42ac      	cmp	r4, r5
 8004410:	d101      	bne.n	8004416 <__sfputs_r+0x12>
 8004412:	2000      	movs	r0, #0
 8004414:	e007      	b.n	8004426 <__sfputs_r+0x22>
 8004416:	463a      	mov	r2, r7
 8004418:	4630      	mov	r0, r6
 800441a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800441e:	f7ff ffdc 	bl	80043da <__sfputc_r>
 8004422:	1c43      	adds	r3, r0, #1
 8004424:	d1f3      	bne.n	800440e <__sfputs_r+0xa>
 8004426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004428 <_vfiprintf_r>:
 8004428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800442c:	460d      	mov	r5, r1
 800442e:	4614      	mov	r4, r2
 8004430:	4698      	mov	r8, r3
 8004432:	4606      	mov	r6, r0
 8004434:	b09d      	sub	sp, #116	@ 0x74
 8004436:	b118      	cbz	r0, 8004440 <_vfiprintf_r+0x18>
 8004438:	6a03      	ldr	r3, [r0, #32]
 800443a:	b90b      	cbnz	r3, 8004440 <_vfiprintf_r+0x18>
 800443c:	f7fe fac6 	bl	80029cc <__sinit>
 8004440:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004442:	07d9      	lsls	r1, r3, #31
 8004444:	d405      	bmi.n	8004452 <_vfiprintf_r+0x2a>
 8004446:	89ab      	ldrh	r3, [r5, #12]
 8004448:	059a      	lsls	r2, r3, #22
 800444a:	d402      	bmi.n	8004452 <_vfiprintf_r+0x2a>
 800444c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800444e:	f7fe fbb4 	bl	8002bba <__retarget_lock_acquire_recursive>
 8004452:	89ab      	ldrh	r3, [r5, #12]
 8004454:	071b      	lsls	r3, r3, #28
 8004456:	d501      	bpl.n	800445c <_vfiprintf_r+0x34>
 8004458:	692b      	ldr	r3, [r5, #16]
 800445a:	b99b      	cbnz	r3, 8004484 <_vfiprintf_r+0x5c>
 800445c:	4629      	mov	r1, r5
 800445e:	4630      	mov	r0, r6
 8004460:	f000 f938 	bl	80046d4 <__swsetup_r>
 8004464:	b170      	cbz	r0, 8004484 <_vfiprintf_r+0x5c>
 8004466:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004468:	07dc      	lsls	r4, r3, #31
 800446a:	d504      	bpl.n	8004476 <_vfiprintf_r+0x4e>
 800446c:	f04f 30ff 	mov.w	r0, #4294967295
 8004470:	b01d      	add	sp, #116	@ 0x74
 8004472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004476:	89ab      	ldrh	r3, [r5, #12]
 8004478:	0598      	lsls	r0, r3, #22
 800447a:	d4f7      	bmi.n	800446c <_vfiprintf_r+0x44>
 800447c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800447e:	f7fe fb9d 	bl	8002bbc <__retarget_lock_release_recursive>
 8004482:	e7f3      	b.n	800446c <_vfiprintf_r+0x44>
 8004484:	2300      	movs	r3, #0
 8004486:	9309      	str	r3, [sp, #36]	@ 0x24
 8004488:	2320      	movs	r3, #32
 800448a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800448e:	2330      	movs	r3, #48	@ 0x30
 8004490:	f04f 0901 	mov.w	r9, #1
 8004494:	f8cd 800c 	str.w	r8, [sp, #12]
 8004498:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004644 <_vfiprintf_r+0x21c>
 800449c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80044a0:	4623      	mov	r3, r4
 80044a2:	469a      	mov	sl, r3
 80044a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044a8:	b10a      	cbz	r2, 80044ae <_vfiprintf_r+0x86>
 80044aa:	2a25      	cmp	r2, #37	@ 0x25
 80044ac:	d1f9      	bne.n	80044a2 <_vfiprintf_r+0x7a>
 80044ae:	ebba 0b04 	subs.w	fp, sl, r4
 80044b2:	d00b      	beq.n	80044cc <_vfiprintf_r+0xa4>
 80044b4:	465b      	mov	r3, fp
 80044b6:	4622      	mov	r2, r4
 80044b8:	4629      	mov	r1, r5
 80044ba:	4630      	mov	r0, r6
 80044bc:	f7ff ffa2 	bl	8004404 <__sfputs_r>
 80044c0:	3001      	adds	r0, #1
 80044c2:	f000 80a7 	beq.w	8004614 <_vfiprintf_r+0x1ec>
 80044c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044c8:	445a      	add	r2, fp
 80044ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80044cc:	f89a 3000 	ldrb.w	r3, [sl]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 809f 	beq.w	8004614 <_vfiprintf_r+0x1ec>
 80044d6:	2300      	movs	r3, #0
 80044d8:	f04f 32ff 	mov.w	r2, #4294967295
 80044dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80044e0:	f10a 0a01 	add.w	sl, sl, #1
 80044e4:	9304      	str	r3, [sp, #16]
 80044e6:	9307      	str	r3, [sp, #28]
 80044e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80044ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80044ee:	4654      	mov	r4, sl
 80044f0:	2205      	movs	r2, #5
 80044f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044f6:	4853      	ldr	r0, [pc, #332]	@ (8004644 <_vfiprintf_r+0x21c>)
 80044f8:	f7fe fb61 	bl	8002bbe <memchr>
 80044fc:	9a04      	ldr	r2, [sp, #16]
 80044fe:	b9d8      	cbnz	r0, 8004538 <_vfiprintf_r+0x110>
 8004500:	06d1      	lsls	r1, r2, #27
 8004502:	bf44      	itt	mi
 8004504:	2320      	movmi	r3, #32
 8004506:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800450a:	0713      	lsls	r3, r2, #28
 800450c:	bf44      	itt	mi
 800450e:	232b      	movmi	r3, #43	@ 0x2b
 8004510:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004514:	f89a 3000 	ldrb.w	r3, [sl]
 8004518:	2b2a      	cmp	r3, #42	@ 0x2a
 800451a:	d015      	beq.n	8004548 <_vfiprintf_r+0x120>
 800451c:	4654      	mov	r4, sl
 800451e:	2000      	movs	r0, #0
 8004520:	f04f 0c0a 	mov.w	ip, #10
 8004524:	9a07      	ldr	r2, [sp, #28]
 8004526:	4621      	mov	r1, r4
 8004528:	f811 3b01 	ldrb.w	r3, [r1], #1
 800452c:	3b30      	subs	r3, #48	@ 0x30
 800452e:	2b09      	cmp	r3, #9
 8004530:	d94b      	bls.n	80045ca <_vfiprintf_r+0x1a2>
 8004532:	b1b0      	cbz	r0, 8004562 <_vfiprintf_r+0x13a>
 8004534:	9207      	str	r2, [sp, #28]
 8004536:	e014      	b.n	8004562 <_vfiprintf_r+0x13a>
 8004538:	eba0 0308 	sub.w	r3, r0, r8
 800453c:	fa09 f303 	lsl.w	r3, r9, r3
 8004540:	4313      	orrs	r3, r2
 8004542:	46a2      	mov	sl, r4
 8004544:	9304      	str	r3, [sp, #16]
 8004546:	e7d2      	b.n	80044ee <_vfiprintf_r+0xc6>
 8004548:	9b03      	ldr	r3, [sp, #12]
 800454a:	1d19      	adds	r1, r3, #4
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	9103      	str	r1, [sp, #12]
 8004550:	2b00      	cmp	r3, #0
 8004552:	bfbb      	ittet	lt
 8004554:	425b      	neglt	r3, r3
 8004556:	f042 0202 	orrlt.w	r2, r2, #2
 800455a:	9307      	strge	r3, [sp, #28]
 800455c:	9307      	strlt	r3, [sp, #28]
 800455e:	bfb8      	it	lt
 8004560:	9204      	strlt	r2, [sp, #16]
 8004562:	7823      	ldrb	r3, [r4, #0]
 8004564:	2b2e      	cmp	r3, #46	@ 0x2e
 8004566:	d10a      	bne.n	800457e <_vfiprintf_r+0x156>
 8004568:	7863      	ldrb	r3, [r4, #1]
 800456a:	2b2a      	cmp	r3, #42	@ 0x2a
 800456c:	d132      	bne.n	80045d4 <_vfiprintf_r+0x1ac>
 800456e:	9b03      	ldr	r3, [sp, #12]
 8004570:	3402      	adds	r4, #2
 8004572:	1d1a      	adds	r2, r3, #4
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	9203      	str	r2, [sp, #12]
 8004578:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800457c:	9305      	str	r3, [sp, #20]
 800457e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004648 <_vfiprintf_r+0x220>
 8004582:	2203      	movs	r2, #3
 8004584:	4650      	mov	r0, sl
 8004586:	7821      	ldrb	r1, [r4, #0]
 8004588:	f7fe fb19 	bl	8002bbe <memchr>
 800458c:	b138      	cbz	r0, 800459e <_vfiprintf_r+0x176>
 800458e:	2240      	movs	r2, #64	@ 0x40
 8004590:	9b04      	ldr	r3, [sp, #16]
 8004592:	eba0 000a 	sub.w	r0, r0, sl
 8004596:	4082      	lsls	r2, r0
 8004598:	4313      	orrs	r3, r2
 800459a:	3401      	adds	r4, #1
 800459c:	9304      	str	r3, [sp, #16]
 800459e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045a2:	2206      	movs	r2, #6
 80045a4:	4829      	ldr	r0, [pc, #164]	@ (800464c <_vfiprintf_r+0x224>)
 80045a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80045aa:	f7fe fb08 	bl	8002bbe <memchr>
 80045ae:	2800      	cmp	r0, #0
 80045b0:	d03f      	beq.n	8004632 <_vfiprintf_r+0x20a>
 80045b2:	4b27      	ldr	r3, [pc, #156]	@ (8004650 <_vfiprintf_r+0x228>)
 80045b4:	bb1b      	cbnz	r3, 80045fe <_vfiprintf_r+0x1d6>
 80045b6:	9b03      	ldr	r3, [sp, #12]
 80045b8:	3307      	adds	r3, #7
 80045ba:	f023 0307 	bic.w	r3, r3, #7
 80045be:	3308      	adds	r3, #8
 80045c0:	9303      	str	r3, [sp, #12]
 80045c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045c4:	443b      	add	r3, r7
 80045c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80045c8:	e76a      	b.n	80044a0 <_vfiprintf_r+0x78>
 80045ca:	460c      	mov	r4, r1
 80045cc:	2001      	movs	r0, #1
 80045ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80045d2:	e7a8      	b.n	8004526 <_vfiprintf_r+0xfe>
 80045d4:	2300      	movs	r3, #0
 80045d6:	f04f 0c0a 	mov.w	ip, #10
 80045da:	4619      	mov	r1, r3
 80045dc:	3401      	adds	r4, #1
 80045de:	9305      	str	r3, [sp, #20]
 80045e0:	4620      	mov	r0, r4
 80045e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045e6:	3a30      	subs	r2, #48	@ 0x30
 80045e8:	2a09      	cmp	r2, #9
 80045ea:	d903      	bls.n	80045f4 <_vfiprintf_r+0x1cc>
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d0c6      	beq.n	800457e <_vfiprintf_r+0x156>
 80045f0:	9105      	str	r1, [sp, #20]
 80045f2:	e7c4      	b.n	800457e <_vfiprintf_r+0x156>
 80045f4:	4604      	mov	r4, r0
 80045f6:	2301      	movs	r3, #1
 80045f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80045fc:	e7f0      	b.n	80045e0 <_vfiprintf_r+0x1b8>
 80045fe:	ab03      	add	r3, sp, #12
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	462a      	mov	r2, r5
 8004604:	4630      	mov	r0, r6
 8004606:	4b13      	ldr	r3, [pc, #76]	@ (8004654 <_vfiprintf_r+0x22c>)
 8004608:	a904      	add	r1, sp, #16
 800460a:	f7fd fd95 	bl	8002138 <_printf_float>
 800460e:	4607      	mov	r7, r0
 8004610:	1c78      	adds	r0, r7, #1
 8004612:	d1d6      	bne.n	80045c2 <_vfiprintf_r+0x19a>
 8004614:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004616:	07d9      	lsls	r1, r3, #31
 8004618:	d405      	bmi.n	8004626 <_vfiprintf_r+0x1fe>
 800461a:	89ab      	ldrh	r3, [r5, #12]
 800461c:	059a      	lsls	r2, r3, #22
 800461e:	d402      	bmi.n	8004626 <_vfiprintf_r+0x1fe>
 8004620:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004622:	f7fe facb 	bl	8002bbc <__retarget_lock_release_recursive>
 8004626:	89ab      	ldrh	r3, [r5, #12]
 8004628:	065b      	lsls	r3, r3, #25
 800462a:	f53f af1f 	bmi.w	800446c <_vfiprintf_r+0x44>
 800462e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004630:	e71e      	b.n	8004470 <_vfiprintf_r+0x48>
 8004632:	ab03      	add	r3, sp, #12
 8004634:	9300      	str	r3, [sp, #0]
 8004636:	462a      	mov	r2, r5
 8004638:	4630      	mov	r0, r6
 800463a:	4b06      	ldr	r3, [pc, #24]	@ (8004654 <_vfiprintf_r+0x22c>)
 800463c:	a904      	add	r1, sp, #16
 800463e:	f7fe f819 	bl	8002674 <_printf_i>
 8004642:	e7e4      	b.n	800460e <_vfiprintf_r+0x1e6>
 8004644:	08004caf 	.word	0x08004caf
 8004648:	08004cb5 	.word	0x08004cb5
 800464c:	08004cb9 	.word	0x08004cb9
 8004650:	08002139 	.word	0x08002139
 8004654:	08004405 	.word	0x08004405

08004658 <__swbuf_r>:
 8004658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800465a:	460e      	mov	r6, r1
 800465c:	4614      	mov	r4, r2
 800465e:	4605      	mov	r5, r0
 8004660:	b118      	cbz	r0, 800466a <__swbuf_r+0x12>
 8004662:	6a03      	ldr	r3, [r0, #32]
 8004664:	b90b      	cbnz	r3, 800466a <__swbuf_r+0x12>
 8004666:	f7fe f9b1 	bl	80029cc <__sinit>
 800466a:	69a3      	ldr	r3, [r4, #24]
 800466c:	60a3      	str	r3, [r4, #8]
 800466e:	89a3      	ldrh	r3, [r4, #12]
 8004670:	071a      	lsls	r2, r3, #28
 8004672:	d501      	bpl.n	8004678 <__swbuf_r+0x20>
 8004674:	6923      	ldr	r3, [r4, #16]
 8004676:	b943      	cbnz	r3, 800468a <__swbuf_r+0x32>
 8004678:	4621      	mov	r1, r4
 800467a:	4628      	mov	r0, r5
 800467c:	f000 f82a 	bl	80046d4 <__swsetup_r>
 8004680:	b118      	cbz	r0, 800468a <__swbuf_r+0x32>
 8004682:	f04f 37ff 	mov.w	r7, #4294967295
 8004686:	4638      	mov	r0, r7
 8004688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	6922      	ldr	r2, [r4, #16]
 800468e:	b2f6      	uxtb	r6, r6
 8004690:	1a98      	subs	r0, r3, r2
 8004692:	6963      	ldr	r3, [r4, #20]
 8004694:	4637      	mov	r7, r6
 8004696:	4283      	cmp	r3, r0
 8004698:	dc05      	bgt.n	80046a6 <__swbuf_r+0x4e>
 800469a:	4621      	mov	r1, r4
 800469c:	4628      	mov	r0, r5
 800469e:	f7ff fdf9 	bl	8004294 <_fflush_r>
 80046a2:	2800      	cmp	r0, #0
 80046a4:	d1ed      	bne.n	8004682 <__swbuf_r+0x2a>
 80046a6:	68a3      	ldr	r3, [r4, #8]
 80046a8:	3b01      	subs	r3, #1
 80046aa:	60a3      	str	r3, [r4, #8]
 80046ac:	6823      	ldr	r3, [r4, #0]
 80046ae:	1c5a      	adds	r2, r3, #1
 80046b0:	6022      	str	r2, [r4, #0]
 80046b2:	701e      	strb	r6, [r3, #0]
 80046b4:	6962      	ldr	r2, [r4, #20]
 80046b6:	1c43      	adds	r3, r0, #1
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d004      	beq.n	80046c6 <__swbuf_r+0x6e>
 80046bc:	89a3      	ldrh	r3, [r4, #12]
 80046be:	07db      	lsls	r3, r3, #31
 80046c0:	d5e1      	bpl.n	8004686 <__swbuf_r+0x2e>
 80046c2:	2e0a      	cmp	r6, #10
 80046c4:	d1df      	bne.n	8004686 <__swbuf_r+0x2e>
 80046c6:	4621      	mov	r1, r4
 80046c8:	4628      	mov	r0, r5
 80046ca:	f7ff fde3 	bl	8004294 <_fflush_r>
 80046ce:	2800      	cmp	r0, #0
 80046d0:	d0d9      	beq.n	8004686 <__swbuf_r+0x2e>
 80046d2:	e7d6      	b.n	8004682 <__swbuf_r+0x2a>

080046d4 <__swsetup_r>:
 80046d4:	b538      	push	{r3, r4, r5, lr}
 80046d6:	4b29      	ldr	r3, [pc, #164]	@ (800477c <__swsetup_r+0xa8>)
 80046d8:	4605      	mov	r5, r0
 80046da:	6818      	ldr	r0, [r3, #0]
 80046dc:	460c      	mov	r4, r1
 80046de:	b118      	cbz	r0, 80046e8 <__swsetup_r+0x14>
 80046e0:	6a03      	ldr	r3, [r0, #32]
 80046e2:	b90b      	cbnz	r3, 80046e8 <__swsetup_r+0x14>
 80046e4:	f7fe f972 	bl	80029cc <__sinit>
 80046e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046ec:	0719      	lsls	r1, r3, #28
 80046ee:	d422      	bmi.n	8004736 <__swsetup_r+0x62>
 80046f0:	06da      	lsls	r2, r3, #27
 80046f2:	d407      	bmi.n	8004704 <__swsetup_r+0x30>
 80046f4:	2209      	movs	r2, #9
 80046f6:	602a      	str	r2, [r5, #0]
 80046f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004700:	81a3      	strh	r3, [r4, #12]
 8004702:	e033      	b.n	800476c <__swsetup_r+0x98>
 8004704:	0758      	lsls	r0, r3, #29
 8004706:	d512      	bpl.n	800472e <__swsetup_r+0x5a>
 8004708:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800470a:	b141      	cbz	r1, 800471e <__swsetup_r+0x4a>
 800470c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004710:	4299      	cmp	r1, r3
 8004712:	d002      	beq.n	800471a <__swsetup_r+0x46>
 8004714:	4628      	mov	r0, r5
 8004716:	f7ff f8bf 	bl	8003898 <_free_r>
 800471a:	2300      	movs	r3, #0
 800471c:	6363      	str	r3, [r4, #52]	@ 0x34
 800471e:	89a3      	ldrh	r3, [r4, #12]
 8004720:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004724:	81a3      	strh	r3, [r4, #12]
 8004726:	2300      	movs	r3, #0
 8004728:	6063      	str	r3, [r4, #4]
 800472a:	6923      	ldr	r3, [r4, #16]
 800472c:	6023      	str	r3, [r4, #0]
 800472e:	89a3      	ldrh	r3, [r4, #12]
 8004730:	f043 0308 	orr.w	r3, r3, #8
 8004734:	81a3      	strh	r3, [r4, #12]
 8004736:	6923      	ldr	r3, [r4, #16]
 8004738:	b94b      	cbnz	r3, 800474e <__swsetup_r+0x7a>
 800473a:	89a3      	ldrh	r3, [r4, #12]
 800473c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004740:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004744:	d003      	beq.n	800474e <__swsetup_r+0x7a>
 8004746:	4621      	mov	r1, r4
 8004748:	4628      	mov	r0, r5
 800474a:	f000 f882 	bl	8004852 <__smakebuf_r>
 800474e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004752:	f013 0201 	ands.w	r2, r3, #1
 8004756:	d00a      	beq.n	800476e <__swsetup_r+0x9a>
 8004758:	2200      	movs	r2, #0
 800475a:	60a2      	str	r2, [r4, #8]
 800475c:	6962      	ldr	r2, [r4, #20]
 800475e:	4252      	negs	r2, r2
 8004760:	61a2      	str	r2, [r4, #24]
 8004762:	6922      	ldr	r2, [r4, #16]
 8004764:	b942      	cbnz	r2, 8004778 <__swsetup_r+0xa4>
 8004766:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800476a:	d1c5      	bne.n	80046f8 <__swsetup_r+0x24>
 800476c:	bd38      	pop	{r3, r4, r5, pc}
 800476e:	0799      	lsls	r1, r3, #30
 8004770:	bf58      	it	pl
 8004772:	6962      	ldrpl	r2, [r4, #20]
 8004774:	60a2      	str	r2, [r4, #8]
 8004776:	e7f4      	b.n	8004762 <__swsetup_r+0x8e>
 8004778:	2000      	movs	r0, #0
 800477a:	e7f7      	b.n	800476c <__swsetup_r+0x98>
 800477c:	20000018 	.word	0x20000018

08004780 <_raise_r>:
 8004780:	291f      	cmp	r1, #31
 8004782:	b538      	push	{r3, r4, r5, lr}
 8004784:	4605      	mov	r5, r0
 8004786:	460c      	mov	r4, r1
 8004788:	d904      	bls.n	8004794 <_raise_r+0x14>
 800478a:	2316      	movs	r3, #22
 800478c:	6003      	str	r3, [r0, #0]
 800478e:	f04f 30ff 	mov.w	r0, #4294967295
 8004792:	bd38      	pop	{r3, r4, r5, pc}
 8004794:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004796:	b112      	cbz	r2, 800479e <_raise_r+0x1e>
 8004798:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800479c:	b94b      	cbnz	r3, 80047b2 <_raise_r+0x32>
 800479e:	4628      	mov	r0, r5
 80047a0:	f000 f830 	bl	8004804 <_getpid_r>
 80047a4:	4622      	mov	r2, r4
 80047a6:	4601      	mov	r1, r0
 80047a8:	4628      	mov	r0, r5
 80047aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047ae:	f000 b817 	b.w	80047e0 <_kill_r>
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d00a      	beq.n	80047cc <_raise_r+0x4c>
 80047b6:	1c59      	adds	r1, r3, #1
 80047b8:	d103      	bne.n	80047c2 <_raise_r+0x42>
 80047ba:	2316      	movs	r3, #22
 80047bc:	6003      	str	r3, [r0, #0]
 80047be:	2001      	movs	r0, #1
 80047c0:	e7e7      	b.n	8004792 <_raise_r+0x12>
 80047c2:	2100      	movs	r1, #0
 80047c4:	4620      	mov	r0, r4
 80047c6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80047ca:	4798      	blx	r3
 80047cc:	2000      	movs	r0, #0
 80047ce:	e7e0      	b.n	8004792 <_raise_r+0x12>

080047d0 <raise>:
 80047d0:	4b02      	ldr	r3, [pc, #8]	@ (80047dc <raise+0xc>)
 80047d2:	4601      	mov	r1, r0
 80047d4:	6818      	ldr	r0, [r3, #0]
 80047d6:	f7ff bfd3 	b.w	8004780 <_raise_r>
 80047da:	bf00      	nop
 80047dc:	20000018 	.word	0x20000018

080047e0 <_kill_r>:
 80047e0:	b538      	push	{r3, r4, r5, lr}
 80047e2:	2300      	movs	r3, #0
 80047e4:	4d06      	ldr	r5, [pc, #24]	@ (8004800 <_kill_r+0x20>)
 80047e6:	4604      	mov	r4, r0
 80047e8:	4608      	mov	r0, r1
 80047ea:	4611      	mov	r1, r2
 80047ec:	602b      	str	r3, [r5, #0]
 80047ee:	f7fc fabe 	bl	8000d6e <_kill>
 80047f2:	1c43      	adds	r3, r0, #1
 80047f4:	d102      	bne.n	80047fc <_kill_r+0x1c>
 80047f6:	682b      	ldr	r3, [r5, #0]
 80047f8:	b103      	cbz	r3, 80047fc <_kill_r+0x1c>
 80047fa:	6023      	str	r3, [r4, #0]
 80047fc:	bd38      	pop	{r3, r4, r5, pc}
 80047fe:	bf00      	nop
 8004800:	20000388 	.word	0x20000388

08004804 <_getpid_r>:
 8004804:	f7fc baac 	b.w	8000d60 <_getpid>

08004808 <__swhatbuf_r>:
 8004808:	b570      	push	{r4, r5, r6, lr}
 800480a:	460c      	mov	r4, r1
 800480c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004810:	4615      	mov	r5, r2
 8004812:	2900      	cmp	r1, #0
 8004814:	461e      	mov	r6, r3
 8004816:	b096      	sub	sp, #88	@ 0x58
 8004818:	da0c      	bge.n	8004834 <__swhatbuf_r+0x2c>
 800481a:	89a3      	ldrh	r3, [r4, #12]
 800481c:	2100      	movs	r1, #0
 800481e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004822:	bf14      	ite	ne
 8004824:	2340      	movne	r3, #64	@ 0x40
 8004826:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800482a:	2000      	movs	r0, #0
 800482c:	6031      	str	r1, [r6, #0]
 800482e:	602b      	str	r3, [r5, #0]
 8004830:	b016      	add	sp, #88	@ 0x58
 8004832:	bd70      	pop	{r4, r5, r6, pc}
 8004834:	466a      	mov	r2, sp
 8004836:	f000 f849 	bl	80048cc <_fstat_r>
 800483a:	2800      	cmp	r0, #0
 800483c:	dbed      	blt.n	800481a <__swhatbuf_r+0x12>
 800483e:	9901      	ldr	r1, [sp, #4]
 8004840:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004844:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004848:	4259      	negs	r1, r3
 800484a:	4159      	adcs	r1, r3
 800484c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004850:	e7eb      	b.n	800482a <__swhatbuf_r+0x22>

08004852 <__smakebuf_r>:
 8004852:	898b      	ldrh	r3, [r1, #12]
 8004854:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004856:	079d      	lsls	r5, r3, #30
 8004858:	4606      	mov	r6, r0
 800485a:	460c      	mov	r4, r1
 800485c:	d507      	bpl.n	800486e <__smakebuf_r+0x1c>
 800485e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004862:	6023      	str	r3, [r4, #0]
 8004864:	6123      	str	r3, [r4, #16]
 8004866:	2301      	movs	r3, #1
 8004868:	6163      	str	r3, [r4, #20]
 800486a:	b003      	add	sp, #12
 800486c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800486e:	466a      	mov	r2, sp
 8004870:	ab01      	add	r3, sp, #4
 8004872:	f7ff ffc9 	bl	8004808 <__swhatbuf_r>
 8004876:	9f00      	ldr	r7, [sp, #0]
 8004878:	4605      	mov	r5, r0
 800487a:	4639      	mov	r1, r7
 800487c:	4630      	mov	r0, r6
 800487e:	f7ff f87d 	bl	800397c <_malloc_r>
 8004882:	b948      	cbnz	r0, 8004898 <__smakebuf_r+0x46>
 8004884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004888:	059a      	lsls	r2, r3, #22
 800488a:	d4ee      	bmi.n	800486a <__smakebuf_r+0x18>
 800488c:	f023 0303 	bic.w	r3, r3, #3
 8004890:	f043 0302 	orr.w	r3, r3, #2
 8004894:	81a3      	strh	r3, [r4, #12]
 8004896:	e7e2      	b.n	800485e <__smakebuf_r+0xc>
 8004898:	89a3      	ldrh	r3, [r4, #12]
 800489a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800489e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048a2:	81a3      	strh	r3, [r4, #12]
 80048a4:	9b01      	ldr	r3, [sp, #4]
 80048a6:	6020      	str	r0, [r4, #0]
 80048a8:	b15b      	cbz	r3, 80048c2 <__smakebuf_r+0x70>
 80048aa:	4630      	mov	r0, r6
 80048ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048b0:	f000 f81e 	bl	80048f0 <_isatty_r>
 80048b4:	b128      	cbz	r0, 80048c2 <__smakebuf_r+0x70>
 80048b6:	89a3      	ldrh	r3, [r4, #12]
 80048b8:	f023 0303 	bic.w	r3, r3, #3
 80048bc:	f043 0301 	orr.w	r3, r3, #1
 80048c0:	81a3      	strh	r3, [r4, #12]
 80048c2:	89a3      	ldrh	r3, [r4, #12]
 80048c4:	431d      	orrs	r5, r3
 80048c6:	81a5      	strh	r5, [r4, #12]
 80048c8:	e7cf      	b.n	800486a <__smakebuf_r+0x18>
	...

080048cc <_fstat_r>:
 80048cc:	b538      	push	{r3, r4, r5, lr}
 80048ce:	2300      	movs	r3, #0
 80048d0:	4d06      	ldr	r5, [pc, #24]	@ (80048ec <_fstat_r+0x20>)
 80048d2:	4604      	mov	r4, r0
 80048d4:	4608      	mov	r0, r1
 80048d6:	4611      	mov	r1, r2
 80048d8:	602b      	str	r3, [r5, #0]
 80048da:	f7fc faa7 	bl	8000e2c <_fstat>
 80048de:	1c43      	adds	r3, r0, #1
 80048e0:	d102      	bne.n	80048e8 <_fstat_r+0x1c>
 80048e2:	682b      	ldr	r3, [r5, #0]
 80048e4:	b103      	cbz	r3, 80048e8 <_fstat_r+0x1c>
 80048e6:	6023      	str	r3, [r4, #0]
 80048e8:	bd38      	pop	{r3, r4, r5, pc}
 80048ea:	bf00      	nop
 80048ec:	20000388 	.word	0x20000388

080048f0 <_isatty_r>:
 80048f0:	b538      	push	{r3, r4, r5, lr}
 80048f2:	2300      	movs	r3, #0
 80048f4:	4d05      	ldr	r5, [pc, #20]	@ (800490c <_isatty_r+0x1c>)
 80048f6:	4604      	mov	r4, r0
 80048f8:	4608      	mov	r0, r1
 80048fa:	602b      	str	r3, [r5, #0]
 80048fc:	f7fc faa5 	bl	8000e4a <_isatty>
 8004900:	1c43      	adds	r3, r0, #1
 8004902:	d102      	bne.n	800490a <_isatty_r+0x1a>
 8004904:	682b      	ldr	r3, [r5, #0]
 8004906:	b103      	cbz	r3, 800490a <_isatty_r+0x1a>
 8004908:	6023      	str	r3, [r4, #0]
 800490a:	bd38      	pop	{r3, r4, r5, pc}
 800490c:	20000388 	.word	0x20000388

08004910 <_init>:
 8004910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004912:	bf00      	nop
 8004914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004916:	bc08      	pop	{r3}
 8004918:	469e      	mov	lr, r3
 800491a:	4770      	bx	lr

0800491c <_fini>:
 800491c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800491e:	bf00      	nop
 8004920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004922:	bc08      	pop	{r3}
 8004924:	469e      	mov	lr, r3
 8004926:	4770      	bx	lr
