\hypertarget{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields}{}\section{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+:\+:\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields Struct Reference}
\label{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields}\index{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a6a00d5518d472e08b63c91f6530f908e}{M\+G\+S\+T\+A\+T0}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a4b05ce70056e3e21add09b4316d36d9c}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 3
\item 
uint8\+\_\+t \hyperlink{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a2a8f28562c0e7ef3e60ef1a0332bd985}{F\+P\+V\+I\+OL}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_ad880388613f7dd8216ffb30c09a1e48e}{A\+C\+C\+E\+RR}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a4f6b93f9f5dc5cb066478ac0e709820a}{R\+D\+C\+O\+L\+E\+RR}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_af1b0964b4cd4341f6d0e4d8f01766ed7}{C\+C\+IF}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}!A\+C\+C\+E\+RR@{A\+C\+C\+E\+RR}}
\index{A\+C\+C\+E\+RR@{A\+C\+C\+E\+RR}!\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+C\+C\+E\+RR}{ACCERR}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields\+::\+A\+C\+C\+E\+RR}\hypertarget{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_ad880388613f7dd8216ffb30c09a1e48e}{}\label{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_ad880388613f7dd8216ffb30c09a1e48e}
\mbox{[}5\mbox{]} Flash Access Error Flag \index{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}!C\+C\+IF@{C\+C\+IF}}
\index{C\+C\+IF@{C\+C\+IF}!\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+C\+IF}{CCIF}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields\+::\+C\+C\+IF}\hypertarget{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_af1b0964b4cd4341f6d0e4d8f01766ed7}{}\label{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_af1b0964b4cd4341f6d0e4d8f01766ed7}
\mbox{[}7\mbox{]} Command Complete Interrupt Flag \index{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}!F\+P\+V\+I\+OL@{F\+P\+V\+I\+OL}}
\index{F\+P\+V\+I\+OL@{F\+P\+V\+I\+OL}!\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+P\+V\+I\+OL}{FPVIOL}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields\+::\+F\+P\+V\+I\+OL}\hypertarget{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a2a8f28562c0e7ef3e60ef1a0332bd985}{}\label{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a2a8f28562c0e7ef3e60ef1a0332bd985}
\mbox{[}4\mbox{]} Flash Protection Violation Flag \index{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}!M\+G\+S\+T\+A\+T0@{M\+G\+S\+T\+A\+T0}}
\index{M\+G\+S\+T\+A\+T0@{M\+G\+S\+T\+A\+T0}!\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+G\+S\+T\+A\+T0}{MGSTAT0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields\+::\+M\+G\+S\+T\+A\+T0}\hypertarget{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a6a00d5518d472e08b63c91f6530f908e}{}\label{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a6a00d5518d472e08b63c91f6530f908e}
\mbox{[}0\mbox{]} Memory Controller Command Completion Status Flag \index{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}!R\+D\+C\+O\+L\+E\+RR@{R\+D\+C\+O\+L\+E\+RR}}
\index{R\+D\+C\+O\+L\+E\+RR@{R\+D\+C\+O\+L\+E\+RR}!\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+D\+C\+O\+L\+E\+RR}{RDCOLERR}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields\+::\+R\+D\+C\+O\+L\+E\+RR}\hypertarget{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a4f6b93f9f5dc5cb066478ac0e709820a}{}\label{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a4f6b93f9f5dc5cb066478ac0e709820a}
\mbox{[}6\mbox{]} F\+T\+FE Read Collision Error Flag \index{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields@{\+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+ftfe\+\_\+fstat\+::\+\_\+hw\+\_\+ftfe\+\_\+fstat\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a4b05ce70056e3e21add09b4316d36d9c}{}\label{struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields_a4b05ce70056e3e21add09b4316d36d9c}
\mbox{[}3\+:1\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftfe.\+h\end{DoxyCompactItemize}
