// Seed: 1190673074
module module_0 ();
  for (id_1 = 1; id_1; id_1 = id_1) assign id_1 = 1 ? -1 : "" ? -1 : 1;
  logic id_2;
  ;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply1 id_4
    , id_7,
    input wor id_5
);
  assign id_2 = 1 ? -1'b0 : id_1 ? 1 : -1'd0;
  assign id_7 = 1'd0;
  assign id_7 = id_4 == id_3;
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
  integer id_10;
  ;
  logic [1  ==?  1 : -1] id_11;
endmodule
