# RVF Floating Point Extension
RISC-V CPU with I and F extensions implemented in Verilog HDL.
## **Supported instruction set:**
- fadd.s
- fsub.s
- fmul.s
- fcvt.s.w
- fmin.s
- fmax.s
- fle.s
- flt.s
- feq.s
- flw
- fsw
- fclass.s
  
All the above instructions are supported beside most of the I extension instruction set that was previously uploaded in RISC-V repo.
