---
layout: post
title: 1st P4 European Workshop (P4EU)
date: 2018-09-24
header-img: assets/p4-background.png
---

### A presentation by the P4 Language Consortium in conjunction with ICNP 2018 
    
#### Held at Cambridge, UK on September 24, 2018

P4EU 2018 is the first P4 Language Consortium event in European. It aims to bring together P4 and P4->NetFPGA researchers from Europe and from around the world, and to foster the growth of the P4 Community.

P4EU, which will run as a workshop at ICNP 2018, will have proceedings. It aims to enable researchers to publish early stage work and small scale projects.

### Venue

University of Cambridge  
Department of Computer Science and Technology  
The Computer Laboratory  
William Gates Building  
15 JJ Thomson Avenue, Cambridge CB3 0FD

[Maps and directions](https://www.cl.cam.ac.uk/maps/)

### Agenda

The technical agenda will be announced closer to the workshop date but will include a keynote address, talks and lightning talks, posters and demos, and a panel discussion.


#### Registration
[Registration is through ICNP 2018](http://icnp18.cs.ucr.edu/registration.html) 

#### Travel Grants
[Refer to ICNP travel grants page](http://icnp18.cs.ucr.edu/grants.html)

More information is TBD


### Accepted Papers

* *Named Data Networks using Programmable Switches.*
Rui Muigel (University of Lisbon), Salvatore Signorello (University of Luxembourg), Fernando M. V. Ramos (University of Lisbon)

* *Consensus for Non-Volatile Main Memory.*
Huynh Tu Dang (Universit&agrave; della Svizzera italiana), Jaco Hofmann (TU Darmstadt), Yang Liu (Western Digital Research), Marjan Radi (Western Digital Research), Dejan Vucinic (Western Digital Research), Fernando Pedone (Universit&agrave; della Svizzera italiana), Robert Soul&eacute; (Universit&agrave; della Svizzera italiana)

* *Transparent Edge Gateway for Mobile Networks.*
Ashkan Aghdai (NYU), Mark Huang (Huawei), David H. Dai (Huawei), Yang Xu (NYU), H. Jonathan Chao (NYU)

* *Stateless Load-Aware Load Balancing in P4.*
Benoit Pit--Claudel (Cisco Systems, &Eacute;cole Polytechnique), Yoann Desmouceaux Cisco Systems, &Eacute;cole Polytechnique), Pierre Pfister (Cisco Systems), Marc Townsley (Cisco Systems)

* *P4LLVM: An LLVM based P4 Compiler.*
Dangeti Tharun Kumar, S Venkata	Keerthy, Ramakrishna Upadrasta (IIT Hyderabad)

* *pcube: Primitives for network data plane programming.*
Aniket Shirke, Akash Trehan, Rinku Shah, Mythili Vutukuru, Purushottam Kulkarni (IIT Bombay)

### Accepted Posters


* *Network Coding for Critical Infrastructure Networks.* Rakesh Kumar, Vignesh Babu, David M. Nicol (University of Illinois, Urbana-Champaign) 

* *ARP-P4: A hybrid ARP-Path/P4Runtime switch.*  Isaias Martinez-Yelmo, Joaquin Alvarez-Horcajo, Miguel Briso-Montiano, Diego Lopez-Pajares, Elisa Rojas (University of Alcal&aacute;)

* *One for All, All for One: A Heterogeneous Data Plane for Flexible P4 Processing.* Jeferson Santiago da Silva, Thibaut Stimpfling, Thomas Luinaud, Bachir Fradj (Polytechnique Montréal), Bochra Boughzala (Kaloom Inc.)

* *Using P4 and Source Based Routing To Enable Performant Intents in Software Defined Networks.* Benjamin Lewis, Lyndon Fawcett, Dr. Matthew Broadbent, Prof. Nicholas Race (Lancaster University)

* *Verification of Generated RTL from P4 Source Code.* Radek I&scaron;a, Pavel Ben&aacute;ček (CESNET a.l.e.), Viktor Pu&scaron; (Netcope Technologies)

* *A P4-Based PON Architecture for 5G.* Adebanjo Haastrup, David Rincon, Sallent Sebastia, J. Ramon Piney (Universitat Polit&egrave;cnica de Catalunya)

* *Implementation of Sketch-based Entropy Estimation for Network Traffic Analysis Using P4.* Ku-Yeh Shih, Yu-Kuen Lai, Theophilus Wellem, Ho-Ping Lee, Po-Yu Huang, Yu-Jau Lin (Chung Yuan Christian University)

* *The P4->NetFPGA Workflow, and Experience Report from the Stanford CS344 Class.* Stephen Ibanez, Nick McKeown (Stanford University), Gordon Brebner (Xilinx Labs)


### Technical Program Committee

* Noa Zilberman (chair), University of Cambridge
* Robert Soul&eacute; (chair), Universit&agrave; della Svizzera italiana
* Gianni Antichi, University of Cambridge
* Mario Baldi, Cisco
* Gordon Brebner, Xilinx Labs
* Paolo Costa, Microsoft Research
* Andy Fingerhut, Cisco Systems
* Nate Foster, Cornell University
* Timothy Griffin, University of Cambridge
* Mukesh Hira, VMWare
* Masoud Moshref, Barefoot Networks
* Fernando Ramos, University of Lisbon
* Christian Esteve Rothenberg, University of Campinas 


### Special Thanks to our Sponsors:


<table>
<tr>
<td align="center"><h3>Gold Level:</h3></td>
<td><img src="/assets/WestDigi_Logo_1L_RGB_B.png" width="300" alt="Western Digital" /></td>
<td><img src="/assets/exilinx-logo.png" width="300" alt="Xilinx" /></td>
</tr>
<tr>
<td align="center"><h3>Silver Level:</h3></td>
<td><img src="/assets/barefoot-logo.png" width="300" alt="Barefoot Networks" /></td>
</tr>
<tr>
<td align="center"><h3>Bronze Level:</h3></td>
<td><img src="/assets/Microsoft-logo_rgb_c-gray.png" width="300" alt="Microsoft" /></td>
</tr>

</table>

Contact the workshop chairs for sponsorship opportunities. 


