Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Fri Apr  1 18:02:22 2022
| Host              : Jarvis running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fft_top_timing_summary_routed.rpt -pb fft_top_timing_summary_routed.pb -rpx fft_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fft_top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    255.087        0.000                      0                  520        0.044        0.000                      0                  520      129.468        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               255.087        0.000                      0                  520        0.044        0.000                      0                  520      129.468        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      255.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             255.087ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 2.503ns (52.750%)  route 2.242ns (47.250%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 261.903 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.452ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.516     3.177    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     3.325 f  FFT_CTRL/Yr1__0_i_3/O
                         net (fo=4, routed)           0.551     3.876    CMPLX_MUL/Yi1/A[4]
    DSP48E2_X8Y126       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.192     4.068 r  CMPLX_MUL/Yi1/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     4.068    CMPLX_MUL/Yi1/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y126       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.076     4.144 r  CMPLX_MUL/Yi1/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.144    CMPLX_MUL/Yi1/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y126       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[17])
                                                      0.505     4.649 f  CMPLX_MUL/Yi1/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.649    CMPLX_MUL/Yi1/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y126       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.696 r  CMPLX_MUL/Yi1/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.696    CMPLX_MUL/Yi1/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y126       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.281 f  CMPLX_MUL/Yi1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.281    CMPLX_MUL/Yi1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y126       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.390 r  CMPLX_MUL/Yi1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.303     5.693    CMPLX_MUL/Yi1_n_88
    SLICE_X72Y316        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.843 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.010     5.853    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X72Y316        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.968 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     5.994    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X72Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.070 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.416     6.486    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X77Y315        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.584 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.009     6.593    BF3/i__carry__0_i_7__9_n_0
    SLICE_X77Y315        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.234     6.827 r  BF3/_inferred__4/i__carry__0/O[7]
                         net (fo=1, routed)           0.172     6.999    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[7]
    SLICE_X77Y313        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     7.088 r  FFT_CTRL/r_delayLine_Q_reg_0_1_15_15_i_1/O
                         net (fo=1, routed)           0.239     7.327    BF3/r_delayLine_Q_reg_0_1_15_15/D
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.177   261.903    BF3/r_delayLine_Q_reg_0_1_15_15/WCLK
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_15_15/SP/CLK
                         clock pessimism              0.626   262.529    
                         clock uncertainty           -0.035   262.493    
    SLICE_X78Y314        RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079   262.414    BF3/r_delayLine_Q_reg_0_1_15_15/SP
  -------------------------------------------------------------------
                         required time                        262.414    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                255.087    

Slack (MET) :             255.106ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.536ns (53.683%)  route 2.188ns (46.317%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 261.903 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.452ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.516     3.177    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     3.325 f  FFT_CTRL/Yr1__0_i_3/O
                         net (fo=4, routed)           0.551     3.876    CMPLX_MUL/Yi1/A[4]
    DSP48E2_X8Y126       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.192     4.068 r  CMPLX_MUL/Yi1/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     4.068    CMPLX_MUL/Yi1/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y126       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.076     4.144 r  CMPLX_MUL/Yi1/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.144    CMPLX_MUL/Yi1/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y126       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[17])
                                                      0.505     4.649 f  CMPLX_MUL/Yi1/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.649    CMPLX_MUL/Yi1/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y126       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.696 r  CMPLX_MUL/Yi1/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.696    CMPLX_MUL/Yi1/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y126       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.281 f  CMPLX_MUL/Yi1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.281    CMPLX_MUL/Yi1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y126       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.390 r  CMPLX_MUL/Yi1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.303     5.693    CMPLX_MUL/Yi1_n_88
    SLICE_X72Y316        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.843 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.010     5.853    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X72Y316        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.968 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     5.994    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X72Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.070 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.416     6.486    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X77Y315        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.584 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.009     6.593    BF3/i__carry__0_i_7__9_n_0
    SLICE_X77Y315        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.826 r  BF3/_inferred__4/i__carry__0/O[5]
                         net (fo=1, routed)           0.134     6.960    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[5]
    SLICE_X78Y315        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     7.083 r  FFT_CTRL/r_delayLine_Q_reg_0_1_13_13_i_1/O
                         net (fo=1, routed)           0.223     7.306    BF3/r_delayLine_Q_reg_0_1_13_13/D
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.177   261.903    BF3/r_delayLine_Q_reg_0_1_13_13/WCLK
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_13_13/SP/CLK
                         clock pessimism              0.626   262.529    
                         clock uncertainty           -0.035   262.493    
    SLICE_X78Y314        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.081   262.412    BF3/r_delayLine_Q_reg_0_1_13_13/SP
  -------------------------------------------------------------------
                         required time                        262.412    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                255.106    

Slack (MET) :             255.114ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_I_reg_0_1_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 2.478ns (52.589%)  route 2.234ns (47.411%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 261.899 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.452ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.470     3.131    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.283 f  FFT_CTRL/Yr1__0_i_1/O
                         net (fo=38, routed)          0.597     3.880    CMPLX_MUL/Yr1__0/A[14]
    DSP48E2_X7Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     4.072 r  CMPLX_MUL/Yr1__0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     4.072    CMPLX_MUL/Yr1__0/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X7Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     4.148 r  CMPLX_MUL/Yr1__0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     4.148    CMPLX_MUL/Yr1__0/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X7Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[17])
                                                      0.505     4.653 f  CMPLX_MUL/Yr1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.653    CMPLX_MUL/Yr1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X7Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.700 r  CMPLX_MUL/Yr1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.700    CMPLX_MUL/Yr1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X7Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.285 f  CMPLX_MUL/Yr1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.285    CMPLX_MUL/Yr1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.394 r  CMPLX_MUL/Yr1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.354     5.748    CMPLX_MUL/p_1_in[7]
    SLICE_X73Y317        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.849 r  CMPLX_MUL/Yr0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.864    CMPLX_MUL/Yr0_carry_i_1_n_0
    SLICE_X73Y317        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.981 r  CMPLX_MUL/Yr0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.007    CMPLX_MUL/Yr0_carry_n_0
    SLICE_X73Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.063 r  CMPLX_MUL/Yr0_carry__0/O[0]
                         net (fo=3, routed)           0.406     6.469    BF3/I_in__0[8]
    SLICE_X77Y320        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     6.567 r  BF3/i__carry__0_i_8__10/O
                         net (fo=1, routed)           0.009     6.576    BF3/i__carry__0_i_8__10_n_0
    SLICE_X77Y320        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     6.814 r  BF3/_inferred__0/i__carry__0/O[5]
                         net (fo=1, routed)           0.134     6.948    FFT_CTRL/r_delayLine_I_reg_0_1_15_15[5]
    SLICE_X78Y320        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     7.071 r  FFT_CTRL/r_delayLine_I_reg_0_1_13_13_i_1/O
                         net (fo=1, routed)           0.223     7.294    BF3/r_delayLine_I_reg_0_1_13_13/D
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.173   261.899    BF3/r_delayLine_I_reg_0_1_13_13/WCLK
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_13_13/SP/CLK
                         clock pessimism              0.626   262.525    
                         clock uncertainty           -0.035   262.489    
    SLICE_X78Y319        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.081   262.408    BF3/r_delayLine_I_reg_0_1_13_13/SP
  -------------------------------------------------------------------
                         required time                        262.408    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                255.114    

Slack (MET) :             255.135ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_I_reg_0_1_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 2.443ns (51.802%)  route 2.273ns (48.198%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 261.899 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.452ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.470     3.131    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.283 f  FFT_CTRL/Yr1__0_i_1/O
                         net (fo=38, routed)          0.597     3.880    CMPLX_MUL/Yr1__0/A[14]
    DSP48E2_X7Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     4.072 r  CMPLX_MUL/Yr1__0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     4.072    CMPLX_MUL/Yr1__0/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X7Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     4.148 r  CMPLX_MUL/Yr1__0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     4.148    CMPLX_MUL/Yr1__0/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X7Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[17])
                                                      0.505     4.653 f  CMPLX_MUL/Yr1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.653    CMPLX_MUL/Yr1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X7Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.700 r  CMPLX_MUL/Yr1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.700    CMPLX_MUL/Yr1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X7Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.285 f  CMPLX_MUL/Yr1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.285    CMPLX_MUL/Yr1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.394 r  CMPLX_MUL/Yr1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.354     5.748    CMPLX_MUL/p_1_in[7]
    SLICE_X73Y317        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.849 r  CMPLX_MUL/Yr0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.864    CMPLX_MUL/Yr0_carry_i_1_n_0
    SLICE_X73Y317        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.981 r  CMPLX_MUL/Yr0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.007    CMPLX_MUL/Yr0_carry_n_0
    SLICE_X73Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.063 r  CMPLX_MUL/Yr0_carry__0/O[0]
                         net (fo=3, routed)           0.406     6.469    BF3/I_in__0[8]
    SLICE_X77Y320        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     6.567 r  BF3/i__carry__0_i_8__10/O
                         net (fo=1, routed)           0.009     6.576    BF3/i__carry__0_i_8__10_n_0
    SLICE_X77Y320        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.780 r  BF3/_inferred__0/i__carry__0/O[4]
                         net (fo=1, routed)           0.241     7.021    FFT_CTRL/r_delayLine_I_reg_0_1_15_15[4]
    SLICE_X78Y320        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     7.143 r  FFT_CTRL/r_delayLine_I_reg_0_1_12_12_i_1/O
                         net (fo=1, routed)           0.155     7.298    BF3/r_delayLine_I_reg_0_1_12_12/D
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.173   261.899    BF3/r_delayLine_I_reg_0_1_12_12/WCLK
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_12_12/SP/CLK
                         clock pessimism              0.626   262.525    
                         clock uncertainty           -0.035   262.489    
    SLICE_X78Y319        RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.056   262.433    BF3/r_delayLine_I_reg_0_1_12_12/SP
  -------------------------------------------------------------------
                         required time                        262.433    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                255.135    

Slack (MET) :             255.220ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_I_reg_0_1_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 2.613ns (56.706%)  route 1.995ns (43.294%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 261.899 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.452ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.516     3.177    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     3.325 f  FFT_CTRL/Yr1__0_i_3/O
                         net (fo=4, routed)           0.386     3.711    CMPLX_MUL/Yr1__0/A[9]
    DSP48E2_X7Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.192     3.903 r  CMPLX_MUL/Yr1__0/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     3.903    CMPLX_MUL/Yr1__0/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X7Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.076     3.979 r  CMPLX_MUL/Yr1__0/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     3.979    CMPLX_MUL/Yr1__0/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X7Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[11])
                                                      0.505     4.484 f  CMPLX_MUL/Yr1__0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     4.484    CMPLX_MUL/Yr1__0/DSP_MULTIPLIER.U<11>
    DSP48E2_X7Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.047     4.531 r  CMPLX_MUL/Yr1__0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     4.531    CMPLX_MUL/Yr1__0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X7Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.585     5.116 f  CMPLX_MUL/Yr1__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     5.116    CMPLX_MUL/Yr1__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X7Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     5.225 r  CMPLX_MUL/Yr1__0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.421     5.646    CMPLX_MUL/p_1_in[1]
    SLICE_X73Y317        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     5.746 r  CMPLX_MUL/Yr0_carry_i_7/O
                         net (fo=1, routed)           0.016     5.762    CMPLX_MUL/Yr0_carry_i_7_n_0
    SLICE_X73Y317        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     5.999 r  CMPLX_MUL/Yr0_carry/O[5]
                         net (fo=3, routed)           0.297     6.296    BF3/I_in__0[5]
    SLICE_X77Y319        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.444 r  BF3/i__carry_i_3__10/O
                         net (fo=1, routed)           0.011     6.455    BF3/i__carry_i_3__10_n_0
    SLICE_X77Y319        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.610 r  BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     6.636    BF3/_inferred__0/i__carry_n_0
    SLICE_X77Y320        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.718 r  BF3/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.198     6.916    FFT_CTRL/r_delayLine_I_reg_0_1_15_15[3]
    SLICE_X78Y320        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     7.066 r  FFT_CTRL/r_delayLine_I_reg_0_1_11_11_i_1/O
                         net (fo=1, routed)           0.124     7.190    BF3/r_delayLine_I_reg_0_1_11_11/D
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.173   261.899    BF3/r_delayLine_I_reg_0_1_11_11/WCLK
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_11_11/SP/CLK
                         clock pessimism              0.626   262.525    
                         clock uncertainty           -0.035   262.489    
    SLICE_X78Y319        RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.079   262.410    BF3/r_delayLine_I_reg_0_1_11_11/SP
  -------------------------------------------------------------------
                         required time                        262.410    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                255.220    

Slack (MET) :             255.229ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.450ns (53.226%)  route 2.153ns (46.774%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 261.903 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.452ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.516     3.177    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     3.325 f  FFT_CTRL/Yr1__0_i_3/O
                         net (fo=4, routed)           0.551     3.876    CMPLX_MUL/Yi1/A[4]
    DSP48E2_X8Y126       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.192     4.068 r  CMPLX_MUL/Yi1/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     4.068    CMPLX_MUL/Yi1/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y126       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.076     4.144 r  CMPLX_MUL/Yi1/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.144    CMPLX_MUL/Yi1/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y126       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[17])
                                                      0.505     4.649 f  CMPLX_MUL/Yi1/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.649    CMPLX_MUL/Yi1/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y126       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.696 r  CMPLX_MUL/Yi1/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.696    CMPLX_MUL/Yi1/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y126       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.281 f  CMPLX_MUL/Yi1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.281    CMPLX_MUL/Yi1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y126       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.390 r  CMPLX_MUL/Yi1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.303     5.693    CMPLX_MUL/Yi1_n_88
    SLICE_X72Y316        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.843 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.010     5.853    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X72Y316        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.968 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     5.994    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X72Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.070 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.416     6.486    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X77Y315        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.584 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.009     6.593    BF3/i__carry__0_i_7__9_n_0
    SLICE_X77Y315        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     6.713 r  BF3/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.198     6.911    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[3]
    SLICE_X78Y315        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     7.061 r  FFT_CTRL/r_delayLine_Q_reg_0_1_11_11_i_1/O
                         net (fo=1, routed)           0.124     7.185    BF3/r_delayLine_Q_reg_0_1_11_11/D
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.177   261.903    BF3/r_delayLine_Q_reg_0_1_11_11/WCLK
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_11_11/SP/CLK
                         clock pessimism              0.626   262.529    
                         clock uncertainty           -0.035   262.493    
    SLICE_X78Y314        RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.079   262.414    BF3/r_delayLine_Q_reg_0_1_11_11/SP
  -------------------------------------------------------------------
                         required time                        262.414    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                255.229    

Slack (MET) :             255.231ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_I_reg_0_1_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 2.456ns (53.426%)  route 2.141ns (46.574%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 261.899 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.452ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.470     3.131    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.283 f  FFT_CTRL/Yr1__0_i_1/O
                         net (fo=38, routed)          0.597     3.880    CMPLX_MUL/Yr1__0/A[14]
    DSP48E2_X7Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     4.072 r  CMPLX_MUL/Yr1__0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     4.072    CMPLX_MUL/Yr1__0/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X7Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     4.148 r  CMPLX_MUL/Yr1__0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     4.148    CMPLX_MUL/Yr1__0/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X7Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[17])
                                                      0.505     4.653 f  CMPLX_MUL/Yr1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.653    CMPLX_MUL/Yr1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X7Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.700 r  CMPLX_MUL/Yr1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.700    CMPLX_MUL/Yr1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X7Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.285 f  CMPLX_MUL/Yr1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.285    CMPLX_MUL/Yr1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.394 r  CMPLX_MUL/Yr1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.354     5.748    CMPLX_MUL/p_1_in[7]
    SLICE_X73Y317        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.849 r  CMPLX_MUL/Yr0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.864    CMPLX_MUL/Yr0_carry_i_1_n_0
    SLICE_X73Y317        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.981 r  CMPLX_MUL/Yr0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.007    CMPLX_MUL/Yr0_carry_n_0
    SLICE_X73Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.063 r  CMPLX_MUL/Yr0_carry__0/O[0]
                         net (fo=3, routed)           0.406     6.469    BF3/I_in__0[8]
    SLICE_X77Y320        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     6.567 r  BF3/i__carry__0_i_8__10/O
                         net (fo=1, routed)           0.009     6.576    BF3/i__carry__0_i_8__10_n_0
    SLICE_X77Y320        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.239     6.815 r  BF3/_inferred__0/i__carry__0/O[7]
                         net (fo=1, routed)           0.127     6.942    FFT_CTRL/r_delayLine_I_reg_0_1_15_15[7]
    SLICE_X78Y320        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     7.042 r  FFT_CTRL/r_delayLine_I_reg_0_1_15_15_i_1/O
                         net (fo=1, routed)           0.137     7.179    BF3/r_delayLine_I_reg_0_1_15_15/D
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.173   261.899    BF3/r_delayLine_I_reg_0_1_15_15/WCLK
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_15_15/SP/CLK
                         clock pessimism              0.626   262.525    
                         clock uncertainty           -0.035   262.489    
    SLICE_X78Y319        RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079   262.410    BF3/r_delayLine_I_reg_0_1_15_15/SP
  -------------------------------------------------------------------
                         required time                        262.410    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                255.231    

Slack (MET) :             255.232ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 2.494ns (54.217%)  route 2.106ns (45.783%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 261.903 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.452ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.516     3.177    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     3.325 f  FFT_CTRL/Yr1__0_i_3/O
                         net (fo=4, routed)           0.551     3.876    CMPLX_MUL/Yi1/A[4]
    DSP48E2_X8Y126       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.192     4.068 r  CMPLX_MUL/Yi1/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     4.068    CMPLX_MUL/Yi1/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y126       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.076     4.144 r  CMPLX_MUL/Yi1/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.144    CMPLX_MUL/Yi1/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y126       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[11])
                                                      0.505     4.649 f  CMPLX_MUL/Yi1/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     4.649    CMPLX_MUL/Yi1/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y126       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.047     4.696 r  CMPLX_MUL/Yi1/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     4.696    CMPLX_MUL/Yi1/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y126       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.585     5.281 f  CMPLX_MUL/Yi1/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     5.281    CMPLX_MUL/Yi1/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y126       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     5.390 r  CMPLX_MUL/Yi1/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.188     5.578    CMPLX_MUL/Yi1_n_94
    SLICE_X72Y316        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     5.676 r  CMPLX_MUL/Yi0_carry_i_7/O
                         net (fo=1, routed)           0.009     5.685    CMPLX_MUL/Yi0_carry_i_7_n_0
    SLICE_X72Y316        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.234     5.919 r  CMPLX_MUL/Yi0_carry/O[7]
                         net (fo=3, routed)           0.378     6.297    BF3/_inferred__4/i__carry_0[7]
    SLICE_X77Y314        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.447 r  BF3/i__carry_i_1__9/O
                         net (fo=1, routed)           0.010     6.457    BF3/i__carry_i_1__9_n_0
    SLICE_X77Y314        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.572 r  BF3/_inferred__4/i__carry/CO[7]
                         net (fo=1, routed)           0.026     6.598    BF3/_inferred__4/i__carry_n_0
    SLICE_X77Y315        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.654 r  BF3/_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.181     6.835    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[0]
    SLICE_X78Y315        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     6.935 r  FFT_CTRL/r_delayLine_Q_reg_0_1_8_8_i_1/O
                         net (fo=1, routed)           0.247     7.182    BF3/r_delayLine_Q_reg_0_1_8_8/D
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.177   261.903    BF3/r_delayLine_Q_reg_0_1_8_8/WCLK
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_8_8/SP/CLK
                         clock pessimism              0.626   262.529    
                         clock uncertainty           -0.035   262.493    
    SLICE_X78Y314        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079   262.414    BF3/r_delayLine_Q_reg_0_1_8_8/SP
  -------------------------------------------------------------------
                         required time                        262.414    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                255.232    

Slack (MET) :             255.256ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_I_reg_0_1_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 2.450ns (53.319%)  route 2.145ns (46.681%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 261.899 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.452ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.516     3.177    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     3.325 f  FFT_CTRL/Yr1__0_i_3/O
                         net (fo=4, routed)           0.386     3.711    CMPLX_MUL/Yr1__0/A[9]
    DSP48E2_X7Y127       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.192     3.903 r  CMPLX_MUL/Yr1__0/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     3.903    CMPLX_MUL/Yr1__0/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X7Y127       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.076     3.979 r  CMPLX_MUL/Yr1__0/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     3.979    CMPLX_MUL/Yr1__0/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X7Y127       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[11])
                                                      0.505     4.484 f  CMPLX_MUL/Yr1__0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     4.484    CMPLX_MUL/Yr1__0/DSP_MULTIPLIER.U<11>
    DSP48E2_X7Y127       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.047     4.531 r  CMPLX_MUL/Yr1__0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     4.531    CMPLX_MUL/Yr1__0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X7Y127       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.585     5.116 f  CMPLX_MUL/Yr1__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     5.116    CMPLX_MUL/Yr1__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X7Y127       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     5.225 r  CMPLX_MUL/Yr1__0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.421     5.646    CMPLX_MUL/p_1_in[1]
    SLICE_X73Y317        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     5.746 r  CMPLX_MUL/Yr0_carry_i_7/O
                         net (fo=1, routed)           0.016     5.762    CMPLX_MUL/Yr0_carry_i_7_n_0
    SLICE_X73Y317        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     5.999 r  CMPLX_MUL/Yr0_carry/O[5]
                         net (fo=3, routed)           0.297     6.296    BF3/I_in__0[5]
    SLICE_X77Y319        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.444 r  BF3/i__carry_i_3__10/O
                         net (fo=1, routed)           0.011     6.455    BF3/i__carry_i_3__10_n_0
    SLICE_X77Y319        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     6.589 r  BF3/_inferred__0/i__carry/O[7]
                         net (fo=1, routed)           0.239     6.828    FFT_CTRL/r_delayLine_I_reg_0_1_7_7[7]
    SLICE_X77Y318        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     6.918 r  FFT_CTRL/r_delayLine_I_reg_0_1_7_7_i_1/O
                         net (fo=1, routed)           0.259     7.177    BF3/r_delayLine_I_reg_0_1_7_7/D
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.173   261.899    BF3/r_delayLine_I_reg_0_1_7_7/WCLK
    SLICE_X78Y319        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_7_7/SP/CLK
                         clock pessimism              0.626   262.525    
                         clock uncertainty           -0.035   262.489    
    SLICE_X78Y319        RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.056   262.433    BF3/r_delayLine_I_reg_0_1_7_7/SP
  -------------------------------------------------------------------
                         required time                        262.433    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                255.256    

Slack (MET) :             255.297ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 2.451ns (53.785%)  route 2.106ns (46.215%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 261.903 - 260.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.495ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.452ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.661 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.516     3.177    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y316        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     3.325 f  FFT_CTRL/Yr1__0_i_3/O
                         net (fo=4, routed)           0.551     3.876    CMPLX_MUL/Yi1/A[4]
    DSP48E2_X8Y126       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.192     4.068 r  CMPLX_MUL/Yi1/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     4.068    CMPLX_MUL/Yi1/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y126       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.076     4.144 r  CMPLX_MUL/Yi1/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.144    CMPLX_MUL/Yi1/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y126       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[17])
                                                      0.505     4.649 f  CMPLX_MUL/Yi1/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.649    CMPLX_MUL/Yi1/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y126       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.696 r  CMPLX_MUL/Yi1/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.696    CMPLX_MUL/Yi1/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y126       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.281 f  CMPLX_MUL/Yi1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.281    CMPLX_MUL/Yi1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y126       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.390 r  CMPLX_MUL/Yi1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.303     5.693    CMPLX_MUL/Yi1_n_88
    SLICE_X72Y316        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.843 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.010     5.853    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X72Y316        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.968 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     5.994    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X72Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.070 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.416     6.486    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X77Y315        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.584 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.009     6.593    BF3/i__carry__0_i_7__9_n_0
    SLICE_X77Y315        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.220     6.813 r  BF3/_inferred__4/i__carry__0/O[6]
                         net (fo=1, routed)           0.120     6.933    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[6]
    SLICE_X78Y315        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     6.984 r  FFT_CTRL/r_delayLine_Q_reg_0_1_14_14_i_1/O
                         net (fo=1, routed)           0.155     7.139    BF3/r_delayLine_Q_reg_0_1_14_14/D
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.177   261.903    BF3/r_delayLine_Q_reg_0_1_14_14/WCLK
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_14_14/SP/CLK
                         clock pessimism              0.626   262.529    
                         clock uncertainty           -0.035   262.493    
    SLICE_X78Y314        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.057   262.436    BF3/r_delayLine_Q_reg_0_1_14_14/SP
  -------------------------------------------------------------------
                         required time                        262.436    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                255.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_currentState_BF2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_currentState_BF2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      0.726ns (routing 0.271ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.305ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.726     1.208    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X77Y310        FDCE                                         r  FFT_CTRL/r_currentState_BF2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y310        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.247 r  FFT_CTRL/r_currentState_BF2_reg[3]/Q
                         net (fo=8, routed)           0.027     1.274    FFT_CTRL/r_currentState_BF2[3]
    SLICE_X77Y310        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.289 r  FFT_CTRL/r_currentState_BF2[3]_i_1/O
                         net (fo=1, routed)           0.015     1.304    FFT_CTRL/p_0_in__0_0[3]
    SLICE_X77Y310        FDCE                                         r  FFT_CTRL/r_currentState_BF2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.828     1.622    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X77Y310        FDCE                                         r  FFT_CTRL/r_currentState_BF2_reg[3]/C
                         clock pessimism             -0.408     1.214    
    SLICE_X77Y310        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.260    FFT_CTRL/r_currentState_BF2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 BF1/Q_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF2/r_delayLine_Q_reg_0_3_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.080ns (32.129%)  route 0.169ns (67.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Net Delay (Source):      1.154ns (routing 0.452ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.495ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.154     1.880    BF1/clk_IBUF_BUFG
    SLICE_X76Y308        FDRE                                         r  BF1/Q_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.938 r  BF1/Q_out_reg[7]/Q
                         net (fo=6, routed)           0.069     2.007    FFT_CTRL/Q[7]
    SLICE_X74Y309        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     2.029 r  FFT_CTRL/r_delayLine_Q_reg_0_3_7_7_i_1/O
                         net (fo=1, routed)           0.100     2.129    BF2/r_delayLine_Q_reg_0_3_7_7/D
    SLICE_X74Y312        RAMS32                                       r  BF2/r_delayLine_Q_reg_0_3_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.352     2.624    BF2/r_delayLine_Q_reg_0_3_7_7/WCLK
    SLICE_X74Y312        RAMS32                                       r  BF2/r_delayLine_Q_reg_0_3_7_7/SP/CLK
                         clock pessimism             -0.626     1.999    
    SLICE_X74Y312        RAMS32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.077    BF2/r_delayLine_Q_reg_0_3_7_7/SP
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_cycleCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.667%)  route 0.036ns (33.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      0.721ns (routing 0.271ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.305ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.721     1.203    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X76Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y314        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.242 r  FFT_CTRL/r_cycleCounter_reg[2]/Q
                         net (fo=28, routed)          0.030     1.272    FFT_CTRL/r_cycleCounter_reg[2]
    SLICE_X76Y314        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.305 r  FFT_CTRL/r_cycleCounter[3]_i_1/O
                         net (fo=1, routed)           0.006     1.311    FFT_CTRL/p_0_in__0[3]
    SLICE_X76Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.823     1.617    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X76Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[3]/C
                         clock pessimism             -0.408     1.209    
    SLICE_X76Y314        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.256    FFT_CTRL/r_cycleCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_currentState_BF3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.081ns (37.850%)  route 0.133ns (62.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Net Delay (Source):      1.161ns (routing 0.452ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.495ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.161     1.887    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X76Y313        FDCE                                         r  FFT_CTRL/r_currentState_BF3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y313        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.945 r  FFT_CTRL/r_currentState_BF3_reg[2]/Q
                         net (fo=69, routed)          0.065     2.010    FFT_CTRL/r_currentState_BF3[2]
    SLICE_X76Y314        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     2.033 r  FFT_CTRL/r_delayLine_Q_reg_0_1_0_0_i_1/O
                         net (fo=1, routed)           0.068     2.101    BF3/r_delayLine_Q_reg_0_1_0_0/D
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         1.343     2.615    BF3/r_delayLine_Q_reg_0_1_0_0/WCLK
    SLICE_X78Y314        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_0_0/SP/CLK
                         clock pessimism             -0.626     1.990    
    SLICE_X78Y314        RAMS32 (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.056     2.046    BF3/r_delayLine_Q_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_cycleCounter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.061ns (55.455%)  route 0.049ns (44.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      0.732ns (routing 0.271ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.305ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.732     1.214    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X76Y313        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y313        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.253 r  FFT_CTRL/r_cycleCounter_reg[4]/Q
                         net (fo=30, routed)          0.033     1.286    FFT_CTRL/r_cycleCounter_reg[4]
    SLICE_X76Y313        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     1.308 r  FFT_CTRL/r_cycleCounter[4]_i_1/O
                         net (fo=1, routed)           0.016     1.324    FFT_CTRL/p_0_in__0[4]
    SLICE_X76Y313        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.836     1.630    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X76Y313        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[4]/C
                         clock pessimism             -0.410     1.220    
    SLICE_X76Y313        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.266    FFT_CTRL/r_cycleCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 BF3/I_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF4/r_delayLine_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.054ns (44.262%)  route 0.068ns (55.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.722ns (routing 0.271ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.305ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.722     1.204    BF3/clk_IBUF_BUFG
    SLICE_X76Y319        FDRE                                         r  BF3/I_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y319        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.243 r  BF3/I_out_reg[1]/Q
                         net (fo=5, routed)           0.053     1.296    BF4/Q[1]
    SLICE_X76Y321        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.311 r  BF4/r_delayLine_I[1]_i_1/O
                         net (fo=1, routed)           0.015     1.326    BF4/r_delayLine_I[1]_i_1_n_0
    SLICE_X76Y321        FDRE                                         r  BF4/r_delayLine_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.823     1.617    BF4/clk_IBUF_BUFG
    SLICE_X76Y321        FDRE                                         r  BF4/r_delayLine_I_reg[1]/C
                         clock pessimism             -0.397     1.220    
    SLICE_X76Y321        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.266    BF4/r_delayLine_I_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_currentState_BF3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_currentState_BF3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.062ns (54.867%)  route 0.051ns (45.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      0.735ns (routing 0.271ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.305ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.735     1.217    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X76Y313        FDCE                                         r  FFT_CTRL/r_currentState_BF3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y313        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.256 r  FFT_CTRL/r_currentState_BF3_reg[2]/Q
                         net (fo=69, routed)          0.034     1.290    FFT_CTRL/r_currentState_BF3[2]
    SLICE_X76Y313        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.313 r  FFT_CTRL/r_currentState_BF3[2]_i_1/O
                         net (fo=1, routed)           0.017     1.330    FFT_CTRL/p_0_in__1_2[2]
    SLICE_X76Y313        FDCE                                         r  FFT_CTRL/r_currentState_BF3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.840     1.634    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X76Y313        FDCE                                         r  FFT_CTRL/r_currentState_BF3_reg[2]/C
                         clock pessimism             -0.411     1.223    
    SLICE_X76Y313        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.269    FFT_CTRL/r_currentState_BF3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_addGen1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_addGen1_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.076ns (65.517%)  route 0.040ns (34.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      0.732ns (routing 0.271ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.305ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.732     1.214    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X78Y309        FDPE                                         r  FFT_CTRL/r_addGen1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y309        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.253 r  FFT_CTRL/r_addGen1_reg[2]/Q
                         net (fo=4, routed)           0.031     1.284    FFT_CTRL/r_addGen1_reg[2]
    SLICE_X78Y309        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.321 r  FFT_CTRL/r_addGen1[3]_i_1/O
                         net (fo=1, routed)           0.009     1.330    FFT_CTRL/p_0_in[3]
    SLICE_X78Y309        FDPE                                         r  FFT_CTRL/r_addGen1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.838     1.632    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X78Y309        FDPE                                         r  FFT_CTRL/r_addGen1_reg[3]/C
                         clock pessimism             -0.412     1.220    
    SLICE_X78Y309        FDPE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.267    FFT_CTRL/r_addGen1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 BF3/I_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF4/r_delayLine_I_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.053ns (34.641%)  route 0.100ns (65.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      0.725ns (routing 0.271ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.305ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.725     1.207    BF3/clk_IBUF_BUFG
    SLICE_X76Y320        FDRE                                         r  BF3/I_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y320        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.246 r  BF3/I_out_reg[12]/Q
                         net (fo=5, routed)           0.083     1.329    BF4/Q[12]
    SLICE_X75Y322        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.343 r  BF4/r_delayLine_I[12]_i_1/O
                         net (fo=1, routed)           0.017     1.360    BF4/r_delayLine_I[12]_i_1_n_0
    SLICE_X75Y322        FDRE                                         r  BF4/r_delayLine_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.822     1.616    BF4/clk_IBUF_BUFG
    SLICE_X75Y322        FDRE                                         r  BF4/r_delayLine_I_reg[12]/C
                         clock pessimism             -0.368     1.248    
    SLICE_X75Y322        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.294    BF4/r_delayLine_I_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_cycleCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.074ns (61.667%)  route 0.046ns (38.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      0.721ns (routing 0.271ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.305ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.721     1.203    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X76Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y314        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.242 r  FFT_CTRL/r_cycleCounter_reg[2]/Q
                         net (fo=28, routed)          0.030     1.272    FFT_CTRL/r_cycleCounter_reg[2]
    SLICE_X76Y314        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.307 r  FFT_CTRL/r_cycleCounter[2]_i_1/O
                         net (fo=1, routed)           0.016     1.323    FFT_CTRL/p_0_in__0[2]
    SLICE_X76Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=280, routed)         0.823     1.617    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X76Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[2]/C
                         clock pessimism             -0.408     1.209    
    SLICE_X76Y314        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.255    FFT_CTRL/r_cycleCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         260.000     258.710    BUFGCE_HDIO_X3Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X74Y305     BF1/r_delayLine_I_reg_0_7_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X78Y319     BF3/r_delayLine_I_reg_0_1_3_3/SP/CLK



