
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.024428                       # Number of seconds simulated
sim_ticks                                1024427965248                       # Number of ticks simulated
final_tick                               1357459625889                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164782                       # Simulator instruction rate (inst/s)
host_op_rate                                   164782                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56268977                       # Simulator tick rate (ticks/s)
host_mem_usage                                2354692                       # Number of bytes of host memory used
host_seconds                                 18205.91                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1304652672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1304674688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    587865216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       587865216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     20385198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20385542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       9185394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9185394                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        21491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1273542617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1273564108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        21491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       573847294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            573847294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       573847294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        21491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1273542617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1847411402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    20385542                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    9185394                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  20385542                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  9185394                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 1304674688                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               587865216                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           1304674688                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            587865216                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             1274339                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             1274333                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             1274235                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             1273665                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             1273842                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             1273884                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             1274662                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             1273664                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             1274210                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             1273824                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            1274086                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            1274293                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            1274158                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            1274212                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            1273827                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            1274308                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              573828                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              573841                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              573969                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              574078                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              574201                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              574265                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              574545                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              574231                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              574415                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              574250                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             574197                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             574094                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             573961                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             573983                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             573691                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             573845                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1024427878002                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              20385542                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              9185394                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 6246218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6368643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4745623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3025047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  214447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  371396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  399212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  399345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  399364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 399365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 399364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     14686789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.853317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.812554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.011495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65     10770719     73.34%     73.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       985330      6.71%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193      1670075     11.37%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257       633042      4.31%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321       154107      1.05%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        99076      0.67%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        56280      0.38%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        30834      0.21%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        40194      0.27%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        40251      0.27%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        29451      0.20%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        27404      0.19%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        21319      0.15%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        11198      0.08%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        12305      0.08%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025        11480      0.08%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         5624      0.04%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         4906      0.03%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         4736      0.03%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         3553      0.02%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         3128      0.02%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         2935      0.02%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         6288      0.04%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         2874      0.02%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         3331      0.02%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         2627      0.02%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         1710      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         1437      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         1129      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         1183      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         1014      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          829      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          713      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177          904      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241          689      0.00%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          577      0.00%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369          597      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433          576      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497          431      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          475      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625          470      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          415      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          432      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          430      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          430      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          391      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009          408      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073          409      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          485      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201         1304      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265         1652      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329         1682      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393         1619      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          261      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          257      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          305      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          259      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          291      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          272      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          278      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          159      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          152      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          157      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          172      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161          199      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          220      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          193      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          230      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          243      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          287      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          309      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          382      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          300      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          235      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          241      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          271      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          375      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          316      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          246      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          171      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          180      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249           91      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          176      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          183      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          215      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          191      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          180      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          252      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          187      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          197      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          209      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          171      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          192      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          182      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          175      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          178      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          179      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273          134      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          119      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          144      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          165      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          151      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          136      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          113      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          275      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785         1265      0.01%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849         1271      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913         1570      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          409      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041           91      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105           40      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169           90      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233           97      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          123      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361           97      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425           81      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489          123      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553          117      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617          117      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           76      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           98      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           70      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           85      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937          954      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           39      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           52      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129          146      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193        13164      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     14686789                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 489834735506                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            1172834131756                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               101927710000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              581071686250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     24028.54                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28504.11                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                57532.64                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1273.56                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       573.85                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1273.56                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               573.85                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        14.43                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.35                       # Average write queue length over time
system.mem_ctrls.readRowHits                  9077205                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5806920                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34643.07                       # Average gap between requests
system.membus.throughput                   1847411340                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            11314141                       # Transaction distribution
system.membus.trans_dist::ReadResp           11314141                       # Transaction distribution
system.membus.trans_dist::Writeback           9185394                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9071401                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9071400                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49956477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49956477                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1892539840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1892539840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1892539840                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         34317011304                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63430087353                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        49849295                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     36228982                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        85681                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     37356916                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        30824765                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.514212                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         5445741                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            704499668                       # DTB read hits
system.switch_cpus.dtb.read_misses             357284                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        704856952                       # DTB read accesses
system.switch_cpus.dtb.write_hits           169508401                       # DTB write hits
system.switch_cpus.dtb.write_misses            349191                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       169857592                       # DTB write accesses
system.switch_cpus.dtb.data_hits            874008069                       # DTB hits
system.switch_cpus.dtb.data_misses             706475                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        874714544                       # DTB accesses
system.switch_cpus.itb.fetch_hits           317359806                       # ITB hits
system.switch_cpus.itb.fetch_misses                79                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       317359885                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   17                       # Number of system calls
system.switch_cpus.numCycles               3076375106                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    677290830                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3319525287                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            49849295                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     36270506                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             460715100                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       139068098                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1350712774                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1341                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         317359806                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15250344                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2569651287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.291819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.876973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2108936187     82.07%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12153550      0.47%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         20956281      0.82%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8624772      0.34%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         14841321      0.58%     84.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         10399551      0.40%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6104786      0.24%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9485608      0.37%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        378149231     14.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2569651287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.016204                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.079038                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        707733485                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1322417832                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         451827857                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       6741200                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       80930912                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      8170509                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           139                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3302453561                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           554                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       80930912                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        785060041                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       765273125                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    197187284                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         381602686                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     359597238                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3099225762                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       6953996                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      152821422                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     193340267                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2844237997                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4695539083                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1224616069                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   3470923014                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1784004520                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1060233429                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     10398535                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         790994191                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    741194874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    170951367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6013798                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1586858                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2462630384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           98                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2296083943                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     28816735                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    462607786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    494043552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2569651287                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.893539                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.365336                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1483559151     57.73%     57.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    486288205     18.92%     76.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    280607159     10.92%     87.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    149162559      5.80%     93.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     81570179      3.17%     96.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     63135824      2.46%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     19255533      0.75%     99.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4980707      0.19%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1091970      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2569651287                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          249246      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           8319      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           398      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           758      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    975110026     49.23%     49.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv     992803560     50.12%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9561372      0.48%     99.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3022081      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      5197188      0.23%      0.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     603580104     26.29%     26.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2859938      0.12%     26.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     26.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    339837151     14.80%     41.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      7838297      0.34%     41.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     13873767      0.60%     42.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    240127902     10.46%     52.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv    192317095      8.38%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    720557270     31.38%     92.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    169895231      7.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2296083943                       # Type of FU issued
system.switch_cpus.iq.rate                   0.746360                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          1980755761                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.862667                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4333741827                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1011861266                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    846170426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   4837649840                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1913381929                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1255829374                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      877421425                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      3394221091                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     20999905                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    215974341                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        92659                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4928                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2474551                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked    174708839                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       80930912                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       231800542                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      21394324                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2474391642                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts    240416973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     741194874                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    170951367                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           63                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       13916643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        436912                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         4928                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        62146                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        23856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        86002                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2274111405                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     704856952                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     21972536                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              11761160                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            874714544                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         48072707                       # Number of branches executed
system.switch_cpus.iew.exec_stores          169857592                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.739218                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2102759407                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2101999800                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1168457781                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1318353258                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.683272                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.886301                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    460745581                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           61                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        85545                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2488720375                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.808339                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.995262                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1928048118     77.47%     77.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    187956698      7.55%     85.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    108217187      4.35%     89.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     51171234      2.06%     91.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     34927165      1.40%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22609632      0.91%     93.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18363943      0.74%     94.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8527113      0.34%     94.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    128899285      5.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2488720375                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2011729323                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2011729323                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              693697321                       # Number of memory references committed
system.switch_cpus.commit.loads             525220511                       # Number of loads committed
system.switch_cpus.commit.membars                  22                       # Number of memory barriers committed
system.switch_cpus.commit.branches           47766020                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1241535560                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1225659475                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      5444556                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     128899285                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4829909298                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5025881102                       # The number of ROB writes
system.switch_cpus.timesIdled                 4597355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               506723819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.538188                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.538188                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.650116                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.650116                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1674948291                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       742952970                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1635962324                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1139188638                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        49121609                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2598638                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1162                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008865                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 4076455244                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         11006416.843798                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          11006416.843798                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  20387385                       # number of replacements
system.l2.tags.tagsinuse                 128316.988809                       # Cycle average of tags in use
system.l2.tags.total_refs                     3270176                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20517155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.159387                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    59718.325866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     2.463275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 68524.555724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         71.643943                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.455615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.522801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978981                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      3190050                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3190050                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          9142547                       # number of Writeback hits
system.l2.Writeback_hits::total               9142547                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        39054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39054                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       3229104                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3229104                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      3229104                       # number of overall hits
system.l2.overall_hits::total                 3229104                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          344                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     11313797                       # number of ReadReq misses
system.l2.ReadReq_misses::total              11314141                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      9071401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9071401                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          344                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     20385198                       # number of demand (read+write) misses
system.l2.demand_misses::total               20385542                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          344                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     20385198                       # number of overall misses
system.l2.overall_misses::total              20385542                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     24998418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 981308762898                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    981333761316                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 807901834662                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  807901834662                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     24998418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1789210597560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1789235595978                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     24998418                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1789210597560                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1789235595978                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     14503847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            14504191                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      9142547                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           9142547                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      9110455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9110455                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          344                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     23614302                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23614646                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          344                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     23614302                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23614646                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.780055                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.780060                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.995713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995713                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.863256                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.863258                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.863256                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.863258                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 72669.819767                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86735.581600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86735.153938                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89060.315453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89060.315453                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 72669.819767                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87770.086784                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87769.831971                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 72669.819767                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87770.086784                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87769.831971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              9185394                       # number of writebacks
system.l2.writebacks::total                   9185394                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          344                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     11313797                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         11314141                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      9071401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        9071401                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     20385198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20385542                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     20385198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20385542                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     22362174                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 895186064568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 895208426742                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 740013453918                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 740013453918                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     22362174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1635199518486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1635221880660                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     22362174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1635199518486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1635221880660                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.780055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.780060                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.995713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995713                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.863256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.863258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.863256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.863258                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65006.319767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79123.398145                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 79122.968924                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 81576.534200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81576.534200                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 65006.319767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80215.042232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80214.785590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 65006.319767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80215.042232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80214.785590                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2046469209                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           14504191                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          14504191                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          9142547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9110455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9110454                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     56371150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              56371838                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2096438272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         2096460288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            2096460288                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        16997081571                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            400158                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       28034470627                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         4076455332                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 19339906.492202                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  19339906.492202                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse          1188.293673                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1317453202                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1426                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          923880.225806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   106.293673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst         1082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.025951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.264160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.290111                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    317359254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       317359254                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    317359254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        317359254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    317359254                       # number of overall hits
system.cpu.icache.overall_hits::total       317359254                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          551                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           551                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          551                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            551                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          551                       # number of overall misses
system.cpu.icache.overall_misses::total           551                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     38990211                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38990211                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     38990211                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38990211                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     38990211                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38990211                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    317359805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    317359805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    317359805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    317359805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    317359805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    317359805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 70762.633394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70762.633394                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 70762.633394                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70762.633394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 70762.633394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70762.633394                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          171                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          207                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          207                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          207                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          344                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          344                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     25344405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25344405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     25344405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25344405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     25344405                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25344405                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73675.595930                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73675.595930                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 73675.595930                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73675.595930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 73675.595930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73675.595930                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1243                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           34                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.303467                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.008301                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         4076455333                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 36961493.560363                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  36961493.560363                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          23614301                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4062                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           858704649                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          23618363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.357501                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  4056.305289                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     5.694711                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.990309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991699                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    494114618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       494114618                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    147803750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      147803750                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    641918368                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        641918368                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    641918368                       # number of overall hits
system.cpu.dcache.overall_hits::total       641918368                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     18600833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18600833                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     20673038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     20673038                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     39273871                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       39273871                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     39273871                       # number of overall misses
system.cpu.dcache.overall_misses::total      39273871                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1231143662276                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1231143662276                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1507359140772                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1507359140772                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       158474                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158474                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 2738502803048                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2738502803048                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 2738502803048                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2738502803048                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    512715451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    512715451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    168476788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    168476788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    681192239                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    681192239                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    681192239                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    681192239                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.036279                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036279                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.122706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.122706                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.057655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.057655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057655                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 66187.555271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66187.555271                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 72914.253859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72914.253859                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        79237                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79237                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 69728.364771                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69728.364771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 69728.364771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69728.364771                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    761165574                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           9468146                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    80.392251                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      9142547                       # number of writebacks
system.cpu.dcache.writebacks::total           9142547                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4096984                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4096984                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     11562587                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     11562587                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     15659571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     15659571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     15659571                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     15659571                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     14503849                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14503849                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      9110451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      9110451                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     23614300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     23614300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     23614300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     23614300                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1004620383932                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1004620383932                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 817959251696                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 817959251696                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       154546                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       154546                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1822579635628                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1822579635628                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1822579635628                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1822579635628                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.028288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.054075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.054075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.034666                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034666                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.034666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034666                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69265.777928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69265.777928                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 89782.520283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89782.520283                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        77273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 77181.184097                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77181.184097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 77181.184097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77181.184097                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
