OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 1120 10080
[INFO GPL-0004] CoreAreaLxLy: 2240 10080
[INFO GPL-0005] CoreAreaUxUy: 2392320 2388960
[INFO GPL-0006] NumInstances: 13509
[INFO GPL-0007] NumPlaceInstances: 12200
[INFO GPL-0008] NumFixedInstances: 1309
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 13029
[INFO GPL-0011] NumPins: 48995
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 2395210 2395210
[INFO GPL-0014] CoreAreaLxLy: 2240 10080
[INFO GPL-0015] CoreAreaUxUy: 2392320 2388960
[INFO GPL-0016] CoreArea: 5685713510400
[INFO GPL-0017] NonPlaceInstsArea: 29556172800
[INFO GPL-0018] PlaceInstsArea: 3008384870400
[INFO GPL-0019] Util(%): 53.19
[INFO GPL-0020] StdInstsArea: 3008384870400
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 23064
[INFO GPL-0032] FillerInit: NumGNets: 13029
[INFO GPL-0033] FillerInit: NumGPins: 48995
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 246588923
[INFO GPL-0025] IdealBinArea: 246588928
[INFO GPL-0026] IdealBinCnt: 23057
[INFO GPL-0027] TotalBinArea: 5685713510400
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 18673 18585
[INFO GPL-0030] NumBins: 16384
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 1120 10080
[INFO GPL-0004] CoreAreaLxLy: 2240 10080
[INFO GPL-0005] CoreAreaUxUy: 2392320 2388960
[INFO GPL-0006] NumInstances: 13509
[INFO GPL-0007] NumPlaceInstances: 12200
[INFO GPL-0008] NumFixedInstances: 1309
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 13029
[INFO GPL-0011] NumPins: 48995
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 2395210 2395210
[INFO GPL-0014] CoreAreaLxLy: 2240 10080
[INFO GPL-0015] CoreAreaUxUy: 2392320 2388960
[INFO GPL-0016] CoreArea: 5685713510400
[INFO GPL-0017] NonPlaceInstsArea: 29556172800
[INFO GPL-0018] PlaceInstsArea: 3008384870400
[INFO GPL-0019] Util(%): 53.19
[INFO GPL-0020] StdInstsArea: 3008384870400
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00363281 HPWL: 2069937140
[InitialPlace]  Iter: 2 CG residual: 0.00120407 HPWL: 891502519
[InitialPlace]  Iter: 3 CG residual: 0.00311952 HPWL: 883167391
[InitialPlace]  Iter: 4 CG residual: 0.00408870 HPWL: 869030520
[InitialPlace]  Iter: 5 CG residual: 0.01036015 HPWL: 852203275
[InitialPlace]  Iter: 6 CG residual: 0.00110932 HPWL: 844457898
[InitialPlace]  Iter: 7 CG residual: 0.00014068 HPWL: 840998723
[InitialPlace]  Iter: 8 CG residual: 0.00019064 HPWL: 837510779
[InitialPlace]  Iter: 9 CG residual: 0.00008863 HPWL: 828407913
[InitialPlace]  Iter: 10 CG residual: 0.00031524 HPWL: 821277143
[InitialPlace]  Iter: 11 CG residual: 0.00005432 HPWL: 815404656
[InitialPlace]  Iter: 12 CG residual: 0.00001583 HPWL: 810889279
[InitialPlace]  Iter: 13 CG residual: 0.00001607 HPWL: 807830996
[InitialPlace]  Iter: 14 CG residual: 0.00001682 HPWL: 806459068
[InitialPlace]  Iter: 15 CG residual: 0.00001688 HPWL: 805340460
[InitialPlace]  Iter: 16 CG residual: 0.00001935 HPWL: 805086955
[InitialPlace]  Iter: 17 CG residual: 0.00004817 HPWL: 804724284
[InitialPlace]  Iter: 18 CG residual: 0.00001741 HPWL: 805203929
[InitialPlace]  Iter: 19 CG residual: 0.00001875 HPWL: 805166361
[InitialPlace]  Iter: 20 CG residual: 0.00001884 HPWL: 805389507
[INFO GPL-0031] FillerInit: NumGCells: 13518
[INFO GPL-0032] FillerInit: NumGNets: 13029
[INFO GPL-0033] FillerInit: NumGPins: 48995
[INFO GPL-0023] TargetDensity: 0.59
[INFO GPL-0024] AveragePlaceInstArea: 246588923
[INFO GPL-0025] IdealBinArea: 418877312
[INFO GPL-0026] IdealBinCnt: 13573
[INFO GPL-0027] TotalBinArea: 5685713510400
[INFO GPL-0028] BinCnt: 64 64
[INFO GPL-0029] BinSize: 37345 37170
[INFO GPL-0030] NumBins: 4096
[NesterovSolve] Iter: 1 overflow: 0.99461 HPWL: 383761238
[NesterovSolve] Iter: 10 overflow: 0.957048 HPWL: 616623731
[NesterovSolve] Iter: 20 overflow: 0.943739 HPWL: 699371240
[NesterovSolve] Iter: 30 overflow: 0.935709 HPWL: 726508565
[NesterovSolve] Iter: 40 overflow: 0.928328 HPWL: 741289488
[NesterovSolve] Iter: 50 overflow: 0.924101 HPWL: 747048751
[NesterovSolve] Iter: 60 overflow: 0.918934 HPWL: 747677798
[NesterovSolve] Iter: 70 overflow: 0.916694 HPWL: 747415870
[NesterovSolve] Iter: 80 overflow: 0.914603 HPWL: 749340090
[NesterovSolve] Iter: 90 overflow: 0.912835 HPWL: 753732077
[NesterovSolve] Iter: 100 overflow: 0.911108 HPWL: 759960988
[NesterovSolve] Iter: 110 overflow: 0.909801 HPWL: 767975462
[NesterovSolve] Iter: 120 overflow: 0.906768 HPWL: 776889313
[NesterovSolve] Iter: 130 overflow: 0.904991 HPWL: 784678459
[NesterovSolve] Iter: 140 overflow: 0.904163 HPWL: 790145990
[NesterovSolve] Iter: 150 overflow: 0.903542 HPWL: 793196753
[NesterovSolve] Iter: 160 overflow: 0.903161 HPWL: 794763313
[NesterovSolve] Iter: 170 overflow: 0.902723 HPWL: 796218490
[NesterovSolve] Iter: 180 overflow: 0.902057 HPWL: 798817951
[NesterovSolve] Iter: 190 overflow: 0.901341 HPWL: 804124890
[NesterovSolve] Iter: 200 overflow: 0.899074 HPWL: 814787965
[NesterovSolve] Iter: 210 overflow: 0.893595 HPWL: 834214438
[NesterovSolve] Iter: 220 overflow: 0.886658 HPWL: 865787426
[NesterovSolve] Iter: 230 overflow: 0.875271 HPWL: 911032991
[NesterovSolve] Iter: 240 overflow: 0.858396 HPWL: 969070257
[NesterovSolve] Iter: 250 overflow: 0.839678 HPWL: 1038739483
[NesterovSolve] Iter: 260 overflow: 0.816457 HPWL: 1118588535
[NesterovSolve] Iter: 270 overflow: 0.788003 HPWL: 1199527414
[INFO GPL-0100] worst slack -2.22e-16
[INFO GPL-0103] Weighted 1302 nets.
[NesterovSolve] Iter: 280 overflow: 0.755488 HPWL: 1271747197
[NesterovSolve] Iter: 290 overflow: 0.725565 HPWL: 1314536726
[NesterovSolve] Iter: 300 overflow: 0.686739 HPWL: 1378412421
[NesterovSolve] Iter: 310 overflow: 0.648916 HPWL: 1437711130
[INFO GPL-0100] worst slack -2.22e-16
[INFO GPL-0103] Weighted 1301 nets.
[NesterovSolve] Iter: 320 overflow: 0.603653 HPWL: 1486015459
[NesterovSolve] Snapshot saved at iter = 320
[NesterovSolve] Iter: 330 overflow: 0.556704 HPWL: 1534409679
[NesterovSolve] Iter: 340 overflow: 0.509952 HPWL: 1577916319
[INFO GPL-0100] worst slack -2.22e-16
[INFO GPL-0103] Weighted 1302 nets.
[NesterovSolve] Iter: 350 overflow: 0.466598 HPWL: 1612812988
[NesterovSolve] Iter: 360 overflow: 0.415606 HPWL: 1626353368
[NesterovSolve] Iter: 370 overflow: 0.370275 HPWL: 1641224400
[NesterovSolve] Iter: 380 overflow: 0.330059 HPWL: 1657477014
[NesterovSolve] Iter: 390 overflow: 0.299387 HPWL: 1656640265
[INFO GPL-0100] worst slack -2.22e-16
[INFO GPL-0103] Weighted 1300 nets.
[NesterovSolve] Iter: 400 overflow: 0.261414 HPWL: 1665049533
[NesterovSolve] Iter: 410 overflow: 0.230287 HPWL: 1672048133
[NesterovSolve] Iter: 420 overflow: 0.204209 HPWL: 1676542122
[INFO GPL-0100] worst slack -2.22e-16
[INFO GPL-0103] Weighted 1302 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 16800 16800
[INFO GPL-0038] TileCnt: 142 142
[INFO GPL-0039] numRoutingLayers: 5
[INFO GPL-0040] NumTiles: 20164
[INFO GPL-0063] TotalRouteOverflowH2: 2.9107141494750977
[INFO GPL-0064] TotalRouteOverflowV2: 0.7142853736877441
[INFO GPL-0065] OverflowTileCnt2: 38
[INFO GPL-0066] 0.5%RC: 1.015319548155132
[INFO GPL-0067] 1.0%RC: 1.0076597740775661
[INFO GPL-0068] 2.0%RC: 1.003829887038783
[INFO GPL-0069] 5.0%RC: 1.001532761532109
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0114896
[NesterovSolve] Iter: 430 overflow: 0.175589 HPWL: 1679572723
[NesterovSolve] Iter: 440 overflow: 0.153002 HPWL: 1683690131
[INFO GPL-0100] worst slack -2.22e-16
[INFO GPL-0103] Weighted 1302 nets.
[NesterovSolve] Iter: 450 overflow: 0.132241 HPWL: 1686006954
[NesterovSolve] Iter: 460 overflow: 0.112331 HPWL: 1689131883
[NesterovSolve] Finished with Overflow: 0.099445

==========================================================================
global place check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -11372.05

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -8.96

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -8.96

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.08    0.29    0.29 ^ _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.08    0.00    0.29 ^ _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  0.29   data arrival time

                  0.00    7.50    7.50   clock core_clock (fall edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 v _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    7.50   clock gating hold time
                                  7.50   data required time
-----------------------------------------------------------------------------
                                  7.50   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                 -7.21   slack (VIOLATED)


Startpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    0.38 v _24878_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[7] (net)
                  0.07    0.00    0.38 v _17554_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.44 ^ _17554_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05525_ (net)
                  0.07    0.00    0.44 ^ _17559_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.06    0.06    0.49 v _17559_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _01790_ (net)
                  0.06    0.00    0.49 v _24878_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          4.29    4.29   time given to startpoint
                  0.09    0.00    4.29 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.69 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.69 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.69   data arrival time

                  0.00   15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.00   clock gating setup time
                                 15.00   data required time
-----------------------------------------------------------------------------
                                 15.00   data required time
                                 -4.69   data arrival time
-----------------------------------------------------------------------------
                                 10.31   slack (MET)


Startpoint: _24994_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _23339_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _24994_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   223    3.63   12.93    7.68    7.68 ^ _24994_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                 12.93    0.05    7.72 ^ _18510_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    40    0.53    4.43    3.94   11.66 v _18510_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06299_ (net)
                  4.43    0.04   11.70 v _18514_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.72    1.28   12.99 ^ _18514_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _06303_ (net)
                  0.72    0.00   12.99 ^ _18515_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.14    0.32   13.31 ^ _18515_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06304_ (net)
                  0.14    0.00   13.31 ^ _18528_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.11    0.38    0.21   13.52 v _18528_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _06317_ (net)
                  0.38    0.02   13.54 v _18529_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     7    0.10    0.66    0.40   13.94 ^ _18529_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _06318_ (net)
                  0.66    0.01   13.94 ^ _18530_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
    39    0.39    1.43    0.96   14.90 ^ _18530_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06319_ (net)
                  1.43    0.01   14.91 ^ _18635_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.11    0.28   15.19 v _18635_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _06422_ (net)
                  0.11    0.00   15.19 v _18735_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.39    0.15   15.34 ^ _18735_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _10844_ (net)
                  0.39    0.00   15.34 ^ _22757_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.39   15.73 v _22757_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _10846_ (net)
                  0.13    0.00   15.73 v _19416_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.03    0.31    0.21   15.95 ^ _19416_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07157_ (net)
                  0.31    0.00   15.95 ^ _19478_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.13   16.08 ^ _19478_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _07211_ (net)
                  0.06    0.00   16.08 ^ _19479_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.12    0.17   16.25 ^ _19479_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09536_ (net)
                  0.12    0.00   16.25 ^ _19535_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.09    0.08   16.33 v _19535_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _07263_ (net)
                  0.09    0.00   16.33 v _19536_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.20    0.13   16.45 ^ _19536_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07264_ (net)
                  0.20    0.00   16.45 ^ _19537_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.10    0.08   16.53 v _19537_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09541_ (net)
                  0.10    0.00   16.53 v _19606_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.03    0.10    0.20   16.73 v _19606_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07325_ (net)
                  0.10    0.00   16.73 v _19649_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.16   16.89 ^ _19649_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09548_ (net)
                  0.28    0.00   16.89 ^ _19759_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07   16.96 v _19759_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _07460_ (net)
                  0.09    0.00   16.96 v _19760_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15   17.10 v _19760_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07461_ (net)
                  0.05    0.00   17.10 v _19761_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19   17.30 v _19761_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _07462_ (net)
                  0.08    0.00   17.30 v _19762_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.12   17.42 ^ _19762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09555_ (net)
                  0.19    0.00   17.42 ^ _22411_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.19    0.34   17.76 ^ _22411_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _09557_ (net)
                  0.19    0.00   17.76 ^ _21095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.08    0.32    0.24   18.01 v _21095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         data_addr_o[13] (net)
                  0.32    0.00   18.01 v _21096_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.10    0.35   18.36 v _21096_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08681_ (net)
                  0.10    0.00   18.36 v _21101_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.34   18.70 v _21101_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08684_ (net)
                  0.12    0.00   18.70 v _21106_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.17    0.13   18.83 ^ _21106_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _08686_ (net)
                  0.17    0.00   18.83 ^ _22198_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.03    0.15    0.24   19.07 ^ _22198_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _09399_ (net)
                  0.15    0.00   19.07 ^ _22199_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.30    0.15   19.22 v _22199_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _09400_ (net)
                  0.30    0.00   19.22 v _22206_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.17   19.39 ^ _22206_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09407_ (net)
                  0.18    0.00   19.39 ^ _22207_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.20   19.58 ^ _22207_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _09408_ (net)
                  0.11    0.00   19.58 ^ _22214_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.05    0.15   19.73 ^ _22214_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _09415_ (net)
                  0.05    0.00   19.73 ^ _22217_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.14    0.26   19.99 ^ _22217_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09418_ (net)
                  0.14    0.00   20.00 ^ _22218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
    20    0.16    0.65    0.41   20.41 v _22218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09419_ (net)
                  0.65    0.00   20.41 v _22219_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   116    1.63    5.07    2.99   23.41 ^ _22219_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _09420_ (net)
                  5.07    0.08   23.49 ^ _14605_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.15   -0.06   23.44 ^ _14605_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _04098_ (net)
                  0.15    0.00   23.44 ^ _14606_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27   23.71 v _14606_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _04099_ (net)
                  0.09    0.00   23.71 v _14607_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.32    0.10   23.81 ^ _14607_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _00263_ (net)
                  0.32    0.00   23.81 ^ _23339_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 23.81   data arrival time

                  0.00   15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ _23339_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15   14.85   library setup time
                                 14.85   data required time
-----------------------------------------------------------------------------
                                 14.85   data required time
                                -23.81   data arrival time
-----------------------------------------------------------------------------
                                 -8.96   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          4.29    4.29   time given to startpoint
                  0.09    0.00    4.29 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.69 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.69 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.69   data arrival time

                  0.00   15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.00   clock gating setup time
                                 15.00   data required time
-----------------------------------------------------------------------------
                                 15.00   data required time
                                 -4.69   data arrival time
-----------------------------------------------------------------------------
                                 10.31   slack (MET)


Startpoint: _24994_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _23339_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _24994_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   223    3.63   12.93    7.68    7.68 ^ _24994_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                 12.93    0.05    7.72 ^ _18510_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    40    0.53    4.43    3.94   11.66 v _18510_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06299_ (net)
                  4.43    0.04   11.70 v _18514_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.72    1.28   12.99 ^ _18514_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _06303_ (net)
                  0.72    0.00   12.99 ^ _18515_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.14    0.32   13.31 ^ _18515_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06304_ (net)
                  0.14    0.00   13.31 ^ _18528_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.11    0.38    0.21   13.52 v _18528_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _06317_ (net)
                  0.38    0.02   13.54 v _18529_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     7    0.10    0.66    0.40   13.94 ^ _18529_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _06318_ (net)
                  0.66    0.01   13.94 ^ _18530_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
    39    0.39    1.43    0.96   14.90 ^ _18530_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06319_ (net)
                  1.43    0.01   14.91 ^ _18635_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.11    0.28   15.19 v _18635_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _06422_ (net)
                  0.11    0.00   15.19 v _18735_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.39    0.15   15.34 ^ _18735_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _10844_ (net)
                  0.39    0.00   15.34 ^ _22757_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.39   15.73 v _22757_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _10846_ (net)
                  0.13    0.00   15.73 v _19416_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.03    0.31    0.21   15.95 ^ _19416_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07157_ (net)
                  0.31    0.00   15.95 ^ _19478_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.13   16.08 ^ _19478_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _07211_ (net)
                  0.06    0.00   16.08 ^ _19479_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.12    0.17   16.25 ^ _19479_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09536_ (net)
                  0.12    0.00   16.25 ^ _19535_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.09    0.08   16.33 v _19535_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _07263_ (net)
                  0.09    0.00   16.33 v _19536_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.20    0.13   16.45 ^ _19536_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07264_ (net)
                  0.20    0.00   16.45 ^ _19537_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.10    0.08   16.53 v _19537_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09541_ (net)
                  0.10    0.00   16.53 v _19606_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.03    0.10    0.20   16.73 v _19606_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07325_ (net)
                  0.10    0.00   16.73 v _19649_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.16   16.89 ^ _19649_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09548_ (net)
                  0.28    0.00   16.89 ^ _19759_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07   16.96 v _19759_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _07460_ (net)
                  0.09    0.00   16.96 v _19760_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15   17.10 v _19760_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07461_ (net)
                  0.05    0.00   17.10 v _19761_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19   17.30 v _19761_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _07462_ (net)
                  0.08    0.00   17.30 v _19762_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.12   17.42 ^ _19762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09555_ (net)
                  0.19    0.00   17.42 ^ _22411_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.19    0.34   17.76 ^ _22411_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _09557_ (net)
                  0.19    0.00   17.76 ^ _21095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.08    0.32    0.24   18.01 v _21095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         data_addr_o[13] (net)
                  0.32    0.00   18.01 v _21096_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.10    0.35   18.36 v _21096_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08681_ (net)
                  0.10    0.00   18.36 v _21101_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.34   18.70 v _21101_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08684_ (net)
                  0.12    0.00   18.70 v _21106_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.17    0.13   18.83 ^ _21106_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _08686_ (net)
                  0.17    0.00   18.83 ^ _22198_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.03    0.15    0.24   19.07 ^ _22198_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _09399_ (net)
                  0.15    0.00   19.07 ^ _22199_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.30    0.15   19.22 v _22199_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _09400_ (net)
                  0.30    0.00   19.22 v _22206_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.17   19.39 ^ _22206_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09407_ (net)
                  0.18    0.00   19.39 ^ _22207_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.20   19.58 ^ _22207_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _09408_ (net)
                  0.11    0.00   19.58 ^ _22214_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.05    0.15   19.73 ^ _22214_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _09415_ (net)
                  0.05    0.00   19.73 ^ _22217_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.14    0.26   19.99 ^ _22217_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09418_ (net)
                  0.14    0.00   20.00 ^ _22218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
    20    0.16    0.65    0.41   20.41 v _22218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09419_ (net)
                  0.65    0.00   20.41 v _22219_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   116    1.63    5.07    2.99   23.41 ^ _22219_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _09420_ (net)
                  5.07    0.08   23.49 ^ _14605_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.15   -0.06   23.44 ^ _14605_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _04098_ (net)
                  0.15    0.00   23.44 ^ _14606_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27   23.71 v _14606_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _04099_ (net)
                  0.09    0.00   23.71 v _14607_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.32    0.10   23.81 ^ _14607_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _00263_ (net)
                  0.32    0.00   23.81 ^ _23339_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 23.81   data arrival time

                  0.00   15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ _23339_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15   14.85   library setup time
                                 14.85   data required time
-----------------------------------------------------------------------------
                                 14.85   data required time
                                -23.81   data arrival time
-----------------------------------------------------------------------------
                                 -8.96   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.56e-01   6.52e-02   5.80e-07   5.21e-01  18.7%
Combinational          1.74e+00   5.24e-01   2.71e-06   2.27e+00  81.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.20e+00   5.89e-01   3.29e-06   2.79e+00 100.0%
                          78.8%      21.2%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 624416 u^2 44% utilization.

Elapsed time: 0:26.83[h:]min:sec. CPU time: user 50.94 sys 0.08 (190%). Peak memory: 304812KB.
