### æœ¯è¯­
- BTB: Branch Target Buffer
    - ç”¨äºå­˜å‚¨åˆ†æ”¯æŒ‡ä»¤ä¸Šä¸€æ¬¡æ‰§è¡Œä¸­å¾—åˆ°çš„ä¸‹ä¸€æ¡æŒ‡ä»¤åœ°å€
    - ä¸€èˆ¬æƒ…å†µï¼ŒBTBè¡¨åªä¼šä¿å­˜source instructionä¿å­˜ä½31bitçš„è·³è½¬è®°å½•ï¼Œå³å¦‚æœå®ƒè®°å½•äº†0x4141.0004.1000 to 0x4141.0004.5123ï¼Œé‚£ä¹ˆä¹Ÿä¼šåº”ç”¨åˆ°0x4242.0004.1000
    - å¯¹äºIndirect Branchï¼Œsource instructionåªå­˜å‚¨12bitï¼Œä½†æ˜¯å°šæœªæ¸…æ¥šæ˜¯å“ª12bitï¼Œè¿˜æœ‰ç›¸åº”çš„BHBçŠ¶æ€
- RSB: Return Stack Buffer
    -  store the ğ‘ most recent return addresses
- ROB: Redorder Buffer
    - ä¹±åºæ‰§è¡Œæ—¶ï¼Œæš‚å­˜æœªå®šæŒ‡ä»¤çš„æ‰§è¡Œç»“æœ
    - on Intelâ€™s Skylake has space for 224 micro-ops, or about 200 instructions for typical code
- BHB: Branch History Buffer
    - å­˜å‚¨æœ€è¿‘29æ¬¡branch
- ä¸Šè¿°è¡¨æ˜¯è¿›ç¨‹æ— å…³çš„

### æ‚é¡¹
- Instructions can be executed out of order, but must always retire in order.
- BTBè¡¨ä¹‹å

### æƒ³æ³•
- ç¼–è¯‘å™¨å¢åŠ æ–°çš„å…³é”®å­—ï¼Œç”¨äºæ ‡è¯†æ•æ„Ÿæ•°æ®ï¼Œä¿æŠ¤åœ¨ç‰¹å®šåŒºåŸŸ
- å°†ç°æœ‰ä¿æŠ¤æœºåˆ¶ç»¼åˆèµ·æ¥ï¼Œæ ¹æ®å®é™…æƒ…å†µç”±ç¼–è¯‘å™¨è‡ªåŠ¨é€‰æ‹©æœºåˆ¶