
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504372                       # Number of seconds simulated
sim_ticks                                504371836500                       # Number of ticks simulated
final_tick                               3740921556500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107254                       # Simulator instruction rate (inst/s)
host_op_rate                                   127775                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17229995                       # Simulator tick rate (ticks/s)
host_mem_usage                                2657004                       # Number of bytes of host memory used
host_seconds                                 29272.90                       # Real time elapsed on the host
sim_insts                                  3139633876                       # Number of instructions simulated
sim_ops                                    3740338809                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    464839680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      4363072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        24704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst      9133888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    245910464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       300288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker       103552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     16500928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      6283776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       443840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        19776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     31187456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     49510528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       186560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        56960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     43417216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      8012480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          880295168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      9133888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     16500928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     31187456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     43417216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     100239488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    552979904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       552979904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7263120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        68173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       142717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3842351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         4692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       257827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        98184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         6935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       487304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       773602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       678394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       125195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13754612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8640311                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8640311                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     921621007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      8650507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        48980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     18109433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    487557881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       595370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       205309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     32715800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     12458618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       879986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        39209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     61834254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     98162753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       369886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker       112933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     86081761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     15886058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1745329743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     18109433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     32715800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     61834254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     86081761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        198741248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1096373477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1096373477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1096373477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    921621007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      8650507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        48980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     18109433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    487557881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       595370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       205309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     32715800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     12458618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       879986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        39209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     61834254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     98162753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       369886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker       112933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     86081761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     15886058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2841703220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13754611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8640311                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13754611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8640311                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              879903104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  392000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               552978368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               880295104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            552979904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            907469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            933592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            840129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            783668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            793203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            760304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            923136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            951946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            955050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            800693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           782906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           883610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           760151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           882347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1017334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           772948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            546871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            528500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            533412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            534355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            525105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            532342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            539017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            556844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            550063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            534869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           542386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           560416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           548010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           533585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           545974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           528538                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1170                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504371775000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13754611                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8640311                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2835611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3410936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1760382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1269241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1022833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  817647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  671349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  610251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  531953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  397486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 239654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 107849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  23037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 181056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 238775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 320578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 388724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 448416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 501994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 552116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 603879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 655251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 716020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 798863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 824715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 812912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 724381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 155561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  99409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  67106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  47798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  35214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  27197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  21138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  17295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3606                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11125585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.791493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.533401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.210909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8312001     74.71%     74.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1621655     14.58%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       413992      3.72%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177015      1.59%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       191728      1.72%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88773      0.80%     97.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54386      0.49%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        62211      0.56%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       203824      1.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11125585                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       536138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.681957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.035122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       536127    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        536138                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       536138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.115789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.098378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        520554     97.09%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         10511      1.96%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          3161      0.59%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           980      0.18%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           355      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           163      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            89      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            59      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            48      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            31      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            22      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            18      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            21      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            17      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            12      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            13      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51            14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-121            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        536138                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1138673775634                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1396457888134                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                68742430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82821.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101571.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1744.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1096.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1745.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1096.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8199368                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3063818                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22521.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              42556479840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              23220301500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             53849468400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27840892320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32988761520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         339544750365                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5196291000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           525196944945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1039.847880                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   6481776482                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16842020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  481046112768                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              41607125280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              22702300500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             53548723800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            28147940640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32988761520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         339511337820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5225600250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           523731789810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1036.946990                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   6446088059                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16842020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  481081808191                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2403                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   505074361000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     294                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         12026714                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.661654                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          143199195                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12027700                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.905784                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3248452497500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.661654                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997716                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997716                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          986                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        352232738                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       352232738                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     96616747                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       96616747                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46044145                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46044145                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        37335                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        37335                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       229992                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       229992                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       228487                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       228487                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    142660892                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       142660892                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    142698227                       # number of overall hits
system.cpu0.dcache.overall_hits::total      142698227                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     25638188                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25638188                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1243316                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1243316                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        50769                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        50769                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4377                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4377                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4489                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4489                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     26881504                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26881504                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     26932273                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26932273                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1317853917000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1317853917000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  29483608070                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29483608070                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    159381000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    159381000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     27950500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     27950500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        26500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        26500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1347337525070                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1347337525070                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1347337525070                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1347337525070                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    122254935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    122254935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47287461                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47287461                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        88104                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        88104                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       234369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       234369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       232976                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       232976                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    169542396                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    169542396                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    169630500                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    169630500                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.209711                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.209711                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.026293                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026293                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.576239                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.576239                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.018676                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018676                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019268                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019268                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.158553                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.158553                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.158770                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.158770                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51401.991319                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51401.991319                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23713.688290                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23713.688290                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 36413.296779                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36413.296779                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6226.442415                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6226.442415                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50121.359470                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50121.359470                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50026.877608                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50026.877608                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2032421                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     33968987                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            40125                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         339312                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.652237                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.111364                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     12026714                       # number of writebacks
system.cpu0.dcache.writebacks::total         12026714                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     13934004                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13934004                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       937967                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       937967                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3250                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3250                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     14871971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14871971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     14871971                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14871971                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11704184                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11704184                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       305349                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       305349                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        33835                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        33835                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1127                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1127                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4489                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4489                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     12009533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12009533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     12043368                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12043368                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3228                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3228                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4054                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4054                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7282                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7282                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 505906348000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 505906348000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8044476589                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8044476589                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3309972500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3309972500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     41838000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     41838000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     23462500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23462500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        25500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        25500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 513950824589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 513950824589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 517260797089                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 517260797089                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    453737500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    453737500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    453737500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    453737500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.095736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.095736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.384035                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.384035                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004809                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004809                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.019268                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019268                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070835                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070835                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070998                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070998                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43224.401462                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43224.401462                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26345.187274                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26345.187274                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 97826.880449                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 97826.880449                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 37123.336291                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37123.336291                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5226.665182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5226.665182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42795.238132                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42795.238132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42949.845682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42949.845682                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140563.042131                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140563.042131                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62309.461686                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62309.461686                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1500013                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.987475                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     20892683                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1500025                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    13.928223                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.987475                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.999217                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999217                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    180662621                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    180662621                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     20892595                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     20892595                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     20892595                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     20892595                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     20892595                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     20892595                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1502429                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1502429                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1502429                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1502429                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1502429                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1502429                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  24681452500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  24681452500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  24681452500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  24681452500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  24681452500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  24681452500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     22395024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     22395024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     22395024                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     22395024                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     22395024                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     22395024                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.067088                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.067088                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.067088                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.067088                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.067088                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.067088                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 16427.699745                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 16427.699745                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 16427.699745                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 16427.699745                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 16427.699745                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 16427.699745                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1500013                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1500013                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1502429                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1502429                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1502429                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1502429                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1502429                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1502429                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  21676594500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  21676594500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  21676594500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  21676594500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  21676594500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  21676594500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.067088                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.067088                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.067088                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.067088                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.067088                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.067088                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14427.699745                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14427.699745                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14427.699745                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14427.699745                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14427.699745                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14427.699745                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          2089690                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.984901                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          232671191                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2090202                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           111.315170                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236554294500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.984901                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        471621247                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       471621247                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    232648393                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      232648393                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    232648393                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       232648393                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    232648393                       # number of overall hits
system.cpu0.icache.overall_hits::total      232648393                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      2117375                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2117375                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      2117375                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2117375                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      2117375                       # number of overall misses
system.cpu0.icache.overall_misses::total      2117375                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  33793955280                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  33793955280                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  33793955280                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  33793955280                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  33793955280                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  33793955280                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    234765768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    234765768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    234765768                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    234765768                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    234765768                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    234765768                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.009019                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009019                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.009019                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009019                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.009019                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009019                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 15960.307116                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15960.307116                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 15960.307116                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15960.307116                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 15960.307116                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15960.307116                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      3021985                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          306                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            40186                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.199945                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    61.200000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      2089690                       # number of writebacks
system.cpu0.icache.writebacks::total          2089690                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        27665                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        27665                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        27665                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        27665                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        27665                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        27665                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      2089710                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2089710                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      2089710                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2089710                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      2089710                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2089710                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  30861288187                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  30861288187                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  30861288187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  30861288187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  30861288187                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  30861288187                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.008901                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008901                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.008901                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008901                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.008901                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008901                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 14768.215775                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14768.215775                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 14768.215775                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14768.215775                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 14768.215775                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14768.215775                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          461                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.196383                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        13248                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          469                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    28.247335                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3237143156500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    10.196383                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.637274                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.637274                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.500000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       118974                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       118974                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker        13254                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total        13254                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker        13254                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total        13254                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker        13254                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total        13254                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1438                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1438                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1438                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1438                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1438                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1438                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     55674000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     55674000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     55674000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     55674000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     55674000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     55674000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker        14692                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        14692                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker        14692                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        14692                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker        14692                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        14692                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.097876                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.097876                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.097876                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.097876                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.097876                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.097876                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 38716.272601                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 38716.272601                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 38716.272601                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 38716.272601                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 38716.272601                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 38716.272601                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          461                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          461                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1438                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1438                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1438                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1438                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1438                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1438                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     52798000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     52798000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     52798000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     52798000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     52798000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     52798000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.097876                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.097876                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.097876                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.097876                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.097876                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.097876                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 36716.272601                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 36716.272601                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 36716.272601                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 36716.272601                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 36716.272601                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 36716.272601                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   505074361000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     440                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           354090                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1012.827323                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          213609407                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           355098                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           601.550578                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3239447737500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1012.827323                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.989089                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989089                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1008                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          591                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        429328838                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       429328838                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    109035578                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      109035578                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    104073261                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     104073261                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        44793                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        44793                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       206067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       206067                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       205012                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       205012                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    213108839                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       213108839                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    213153632                       # number of overall hits
system.cpu1.dcache.overall_hits::total      213153632                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       336932                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       336932                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       539503                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       539503                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        32712                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        32712                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4831                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4831                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3500                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       876435                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        876435                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       909147                       # number of overall misses
system.cpu1.dcache.overall_misses::total       909147                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18064810000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18064810000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  13124866436                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13124866436                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    233644500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    233644500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     22132500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     22132500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        38500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        38500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31189676436                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31189676436                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31189676436                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31189676436                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    109372510                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    109372510                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    104612764                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    104612764                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        77505                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        77505                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       210898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       210898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       208512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       208512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    213985274                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    213985274                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    214062779                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    214062779                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003081                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003081                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005157                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.422063                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.422063                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.022907                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.022907                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.016786                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.016786                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004096                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004096                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004247                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004247                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 53615.596025                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53615.596025                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 24327.698708                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24327.698708                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 48363.589319                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48363.589319                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6323.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6323.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35586.981848                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35586.981848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34306.527367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34306.527367                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3442                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3193044                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          59936                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    86.050000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    53.274226                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       354090                       # number of writebacks
system.cpu1.dcache.writebacks::total           354090                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       144333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       144333                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       390309                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       390309                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         3570                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3570                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       534642                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       534642                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       534642                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       534642                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       192599                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       192599                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       149194                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       149194                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        28066                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        28066                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1261                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1261                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3500                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3500                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       341793                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341793                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       369859                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       369859                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          584                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          584                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          607                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          607                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1191                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1191                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8771810000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8771810000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3701772446                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3701772446                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2839593500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2839593500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     74314000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     74314000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     18635500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18635500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12473582446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12473582446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15313175946                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15313175946                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     56442500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     56442500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     56442500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     56442500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.362119                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.362119                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.005979                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.005979                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.016786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.016786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001597                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001597                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001728                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001728                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45544.421311                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45544.421311                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24811.805073                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24811.805073                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 101175.568303                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 101175.568303                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 58932.593180                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58932.593180                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5324.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5324.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36494.552100                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36494.552100                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41402.739817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41402.739817                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 96648.116438                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 96648.116438                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 47390.848027                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 47390.848027                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements         9066                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.962381                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       117195                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         9082                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    12.904096                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.962381                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.997649                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.997649                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            5                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1040438                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1040438                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       116899                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       116899                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       116899                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       116899                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       116899                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       116899                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        11694                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        11694                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        11694                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        11694                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        11694                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        11694                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    658889500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    658889500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    658889500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    658889500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    658889500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    658889500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       128593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       128593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       128593                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       128593                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       128593                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       128593                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.090938                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.090938                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.090938                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.090938                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.090938                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.090938                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 56344.236361                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 56344.236361                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 56344.236361                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 56344.236361                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 56344.236361                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 56344.236361                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         9066                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         9066                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        11694                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        11694                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        11694                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        11694                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        11694                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        11694                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    635501500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    635501500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    635501500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    635501500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    635501500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    635501500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.090938                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.090938                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.090938                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.090938                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.090938                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.090938                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 54344.236361                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 54344.236361                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 54344.236361                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 54344.236361                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 54344.236361                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 54344.236361                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1126920                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998220                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          491314179                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1127432                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           435.781652                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998220                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        986133281                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       986133281                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    491297016                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      491297016                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    491297016                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       491297016                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    491297016                       # number of overall hits
system.cpu1.icache.overall_hits::total      491297016                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1206156                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1206156                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1206156                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1206156                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1206156                       # number of overall misses
system.cpu1.icache.overall_misses::total      1206156                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  43271293955                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  43271293955                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  43271293955                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  43271293955                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  43271293955                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  43271293955                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    492503172                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    492503172                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    492503172                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    492503172                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    492503172                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    492503172                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002449                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002449                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002449                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002449                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002449                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002449                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 35875.370976                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35875.370976                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 35875.370976                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35875.370976                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 35875.370976                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35875.370976                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      7572734                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets         5968                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           118657                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             35                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.820373                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   170.514286                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1126920                       # number of writebacks
system.cpu1.icache.writebacks::total          1126920                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        79218                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        79218                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        79218                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        79218                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        79218                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        79218                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1126938                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1126938                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1126938                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1126938                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1126938                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1126938                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  37509964776                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  37509964776                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  37509964776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  37509964776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  37509964776                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  37509964776                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002288                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002288                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002288                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002288                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002288                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002288                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 33284.852207                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33284.852207                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 33284.852207                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33284.852207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 33284.852207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33284.852207                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2660                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.885825                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        28379                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2672                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    10.620883                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.885825                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.992864                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.992864                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       266039                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       266039                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        28216                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        28216                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        28216                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        28216                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        28216                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        28216                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4479                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4479                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4479                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4479                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4479                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4479                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    229378500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    229378500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    229378500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    229378500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    229378500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    229378500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        32695                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        32695                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        32695                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        32695                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        32695                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        32695                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.136993                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.136993                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.136993                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.136993                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.136993                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.136993                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 51211.989283                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 51211.989283                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 51211.989283                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 51211.989283                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 51211.989283                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 51211.989283                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2660                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2660                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4479                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4479                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4479                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4479                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4479                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4479                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    220420500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    220420500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    220420500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    220420500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    220420500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    220420500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.136993                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.136993                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.136993                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.136993                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.136993                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.136993                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 49211.989283                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 49211.989283                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 49211.989283                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 49211.989283                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 49211.989283                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 49211.989283                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   505074361000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     339                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7721620                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.711455                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          219957719                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7722628                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.482237                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238470486000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.711455                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997765                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997765                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1008                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          938                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        558965398                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       558965398                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57170586                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57170586                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    153766412                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     153766412                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       822817                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       822817                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4017978                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4017978                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4032854                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4032854                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    210936998                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       210936998                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    211759815                       # number of overall hits
system.cpu2.dcache.overall_hits::total      211759815                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1059893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1059893                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54595751                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54595751                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       110463                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       110463                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        35012                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35012                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6290                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6290                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55655644                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55655644                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55766107                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55766107                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  61935018500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  61935018500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1156672569948                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1156672569948                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1638407000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1638407000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     80887000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     80887000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1218607588448                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1218607588448                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1218607588448                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1218607588448                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     58230479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     58230479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    208362163                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    208362163                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       933280                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       933280                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4052990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4052990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4039144                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4039144                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    266592642                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    266592642                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    267525922                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    267525922                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018202                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.262023                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.262023                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.118360                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.118360                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008639                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008639                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001557                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001557                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.208767                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208767                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.208451                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208451                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 58435.161379                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58435.161379                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21186.128018                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21186.128018                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46795.584371                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46795.584371                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12859.618442                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12859.618442                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21895.489853                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21895.489853                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21852.118679                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21852.118679                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1618                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    236942501                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6783343                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   101.125000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.930049                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7721620                       # number of writebacks
system.cpu2.dcache.writebacks::total          7721620                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       306812                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       306812                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47588014                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47588014                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        34171                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        34171                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47894826                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47894826                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47894826                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47894826                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       753081                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       753081                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      7007737                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      7007737                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        81008                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        81008                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          841                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          841                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6290                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6290                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7760818                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7760818                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7841826                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7841826                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          330                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          330                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          381                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          381                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          711                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          711                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  49659438000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  49659438000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 151832487948                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 151832487948                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5355411000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5355411000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     41343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     41343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     74599000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     74599000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 201491925948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 201491925948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 206847336948                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 206847336948                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     31279500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     31279500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     31279500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     31279500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.012933                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012933                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033632                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033632                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.086799                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.086799                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000208                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001557                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001557                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029111                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029111                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029312                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029312                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 65941.695515                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65941.695515                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21666.407850                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21666.407850                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 66109.655836                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 66109.655836                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 49159.928656                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49159.928656                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 11859.936407                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11859.936407                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25962.717583                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25962.717583                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26377.445374                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26377.445374                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 94786.363636                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 94786.363636                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 43993.670886                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 43993.670886                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        15684                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.925353                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       863843                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        15700                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    55.021847                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.925353                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.995335                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.995335                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8135244                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8135244                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       863658                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       863658                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       863658                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       863658                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       863658                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       863658                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       136220                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       136220                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       136220                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       136220                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       136220                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       136220                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1537330000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1537330000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1537330000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1537330000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1537330000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1537330000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker       999878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total       999878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker       999878                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total       999878                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker       999878                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total       999878                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.136237                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.136237                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.136237                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.136237                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.136237                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.136237                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11285.640875                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11285.640875                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11285.640875                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11285.640875                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11285.640875                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11285.640875                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        15684                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        15684                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       136220                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       136220                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       136220                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       136220                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       136220                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       136220                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1264890000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1264890000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1264890000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1264890000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1264890000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1264890000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.136237                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.136237                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.136237                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.136237                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.136237                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.136237                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9285.640875                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9285.640875                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9285.640875                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9285.640875                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9285.640875                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9285.640875                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1908487                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.990391                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          188914801                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1908999                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            98.960136                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236989806500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.990391                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999981                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        383975259                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       383975259                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    188900819                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      188900819                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    188900819                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       188900819                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    188900819                       # number of overall hits
system.cpu2.icache.overall_hits::total      188900819                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2132557                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2132557                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2132557                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2132557                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2132557                       # number of overall misses
system.cpu2.icache.overall_misses::total      2132557                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  74709049231                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  74709049231                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  74709049231                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  74709049231                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  74709049231                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  74709049231                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    191033376                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    191033376                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    191033376                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    191033376                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    191033376                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    191033376                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.011163                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011163                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.011163                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011163                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.011163                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011163                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 35032.615415                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35032.615415                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 35032.615415                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35032.615415                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 35032.615415                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35032.615415                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      3414573                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          399                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            53615                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    63.686897                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets    49.875000                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1908487                       # number of writebacks
system.cpu2.icache.writebacks::total          1908487                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       224050                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       224050                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       224050                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       224050                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       224050                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       224050                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1908507                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1908507                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1908507                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1908507                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1908507                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1908507                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  60265368111                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  60265368111                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  60265368111                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  60265368111                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  60265368111                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  60265368111                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009990                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009990                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009990                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009990                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009990                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009990                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 31577.231894                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31577.231894                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 31577.231894                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31577.231894                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 31577.231894                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31577.231894                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          556                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    11.621624                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         8623                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          568                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    15.181338                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3237004952000                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    11.621624                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.726352                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.726352                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        85378                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        85378                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         8492                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         8492                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         8492                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         8492                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         8492                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         8492                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1938                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1938                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1938                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1938                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1938                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1938                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     46291500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     46291500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     46291500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     46291500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     46291500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     46291500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker        10430                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10430                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker        10430                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10430                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker        10430                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10430                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.185810                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.185810                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.185810                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.185810                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.185810                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.185810                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 23886.222910                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 23886.222910                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 23886.222910                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 23886.222910                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 23886.222910                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 23886.222910                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          556                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          556                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1938                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1938                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1938                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1938                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1938                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1938                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     42415500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     42415500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     42415500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     42415500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     42415500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     42415500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.185810                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.185810                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.185810                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.185810                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.185810                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.185810                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 21886.222910                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 21886.222910                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 21886.222910                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 21886.222910                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 21886.222910                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 21886.222910                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   505074361000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1220                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           269622                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          977.198601                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          417034270                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           270629                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1540.981454                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   977.198601                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.954296                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.954296                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1007                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          560                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.983398                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        836435409                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       836435409                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    212402307                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      212402307                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    200428023                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     200428023                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        37661                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        37661                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      2059327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      2059327                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      2058072                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      2058072                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    412830330                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       412830330                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    412867991                       # number of overall hits
system.cpu3.dcache.overall_hits::total      412867991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       641490                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       641490                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       397781                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       397781                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        45817                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        45817                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4311                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4311                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         3084                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3084                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1039271                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1039271                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1085088                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1085088                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  24574309000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24574309000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   8240101430                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8240101430                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    234539000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    234539000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     21275500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     21275500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        77000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        77000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  32814410430                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  32814410430                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  32814410430                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  32814410430                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    213043797                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    213043797                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    200825804                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    200825804                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        83478                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        83478                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      2063638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2063638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      2061156                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      2061156                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    413869601                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    413869601                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    413953079                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    413953079                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.003011                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003011                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001981                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001981                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.548851                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.548851                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.002089                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.002089                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001496                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001496                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.002511                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002511                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.002621                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002621                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38308.171600                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38308.171600                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 20715.170986                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 20715.170986                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 54404.778474                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 54404.778474                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6898.670558                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6898.670558                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31574.450196                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31574.450196                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 30241.243503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30241.243503                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2560                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3157639                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          97191                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    94.814815                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    32.489006                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       269622                       # number of writebacks
system.cpu3.dcache.writebacks::total           269622                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       458343                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       458343                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       329938                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       329938                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         3072                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         3072                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       788281                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       788281                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       788281                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       788281                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       183147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       183147                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        67843                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        67843                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        33034                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        33034                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1239                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1239                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         3084                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3084                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       250990                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       250990                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       284024                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       284024                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          293                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          293                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          313                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          313                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          606                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          606                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  11885709500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11885709500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1748765947                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1748765947                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   3423172000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3423172000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     78498500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     78498500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     18194500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     18194500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        74000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        74000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  13634475447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  13634475447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  17057647447                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  17057647447                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     21214000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     21214000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     21214000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     21214000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000860                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000860                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.395721                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.395721                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000600                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000600                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001496                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001496                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000606                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000606                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000686                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000686                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 64897.101782                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 64897.101782                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25776.660039                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25776.660039                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 103625.718956                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 103625.718956                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 63356.335755                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63356.335755                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5899.643320                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5899.643320                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 54322.783565                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54322.783565                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 60057.063653                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 60057.063653                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 72402.730375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 72402.730375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 35006.600660                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 35006.600660                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         5404                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.948991                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       823642                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         5417                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   152.047628                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.948991                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.996812                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.996812                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1            9                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      6654711                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      6654711                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       822462                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       822462                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       822462                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       822462                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       822462                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       822462                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         8335                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         8335                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         8335                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         8335                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         8335                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         8335                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    397442000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    397442000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    397442000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    397442000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    397442000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    397442000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       830797                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       830797                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       830797                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       830797                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       830797                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       830797                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.010033                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.010033                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.010033                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.010033                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.010033                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.010033                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 47683.503299                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 47683.503299                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 47683.503299                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 47683.503299                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 47683.503299                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 47683.503299                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         5404                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         5404                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         8335                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         8335                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         8335                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         8335                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         8335                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         8335                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    380772000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    380772000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    380772000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    380772000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    380772000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    380772000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.010033                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.010033                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.010033                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.010033                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.010033                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.010033                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 45683.503299                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 45683.503299                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 45683.503299                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 45683.503299                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 45683.503299                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 45683.503299                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          6134287                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.997018                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          440731947                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          6134799                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            71.841302                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.997018                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999994                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        900253492                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       900253492                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    440705316                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      440705316                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    440705316                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       440705316                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    440705316                       # number of overall hits
system.cpu3.icache.overall_hits::total      440705316                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      6354272                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      6354272                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      6354272                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       6354272                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      6354272                       # number of overall misses
system.cpu3.icache.overall_misses::total      6354272                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 135453371167                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 135453371167                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 135453371167                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 135453371167                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 135453371167                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 135453371167                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    447059588                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    447059588                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    447059588                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    447059588                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    447059588                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    447059588                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.014213                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014213                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.014213                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014213                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.014213                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014213                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 21316.898485                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21316.898485                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 21316.898485                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21316.898485                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 21316.898485                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21316.898485                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs     16339589                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets         2609                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           593732                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    27.520142                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   108.708333                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      6134287                       # number of writebacks
system.cpu3.icache.writebacks::total          6134287                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       219957                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       219957                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       219957                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       219957                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       219957                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       219957                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      6134315                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      6134315                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      6134315                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      6134315                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      6134315                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      6134315                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 122011734784                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 122011734784                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 122011734784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 122011734784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 122011734784                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 122011734784                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.013721                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.013721                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.013721                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.013721                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.013721                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.013721                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 19890.034141                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19890.034141                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 19890.034141                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19890.034141                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 19890.034141                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19890.034141                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements         1076                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.460707                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        19021                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs         1090                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    17.450459                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.460707                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.966294                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.966294                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       178715                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       178715                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        18754                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        18754                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        18754                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        18754                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        18754                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        18754                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         3187                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         3187                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         3187                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         3187                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         3187                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         3187                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker    127340000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total    127340000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker    127340000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total    127340000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker    127340000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total    127340000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        21941                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        21941                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        21941                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        21941                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        21941                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        21941                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.145253                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.145253                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.145253                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.145253                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.145253                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.145253                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 39956.071541                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 39956.071541                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 39956.071541                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 39956.071541                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 39956.071541                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 39956.071541                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks         1076                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total         1076                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         3187                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         3187                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         3187                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         3187                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         3187                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         3187                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker    120966000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total    120966000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker    120966000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total    120966000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker    120966000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total    120966000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.145253                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.145253                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.145253                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.145253                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.145253                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.145253                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 37956.071541                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 37956.071541                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 37956.071541                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 37956.071541                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 37956.071541                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 37956.071541                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4091                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4091                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155056                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155056                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303138                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303138                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318294                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9981                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9644808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9644808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9654789                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3489551                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9756118                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           785732450                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10676000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152562000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151548                       # number of replacements
system.iocache.tags.tagsinuse               15.993370                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151564                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236734172000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993370                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999586                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999586                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1364121                       # Number of tag accesses
system.iocache.tags.data_accesses             1364121                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide          993                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              993                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151569                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151569                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151569                       # number of overall misses
system.iocache.overall_misses::total           151569                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    114124028                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    114124028                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18029454422                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18029454422                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18143578450                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18143578450                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18143578450                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18143578450                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          993                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            993                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151569                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151569                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151569                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151569                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114928.527694                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114928.527694                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 119736.574368                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 119736.574368                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 119705.074586                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119705.074586                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 119705.074586                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119705.074586                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1664                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   69                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    24.115942                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          993                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          993                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151569                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151569                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151569                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151569                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     64474028                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     64474028                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10492340769                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10492340769                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10556814797                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10556814797                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10556814797                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10556814797                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64928.527694                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64928.527694                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 69681.362030                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69681.362030                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 69650.223971                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69650.223971                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 69650.223971                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69650.223971                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53628328                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            55053381                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1243849                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                501                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4385595                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12239788                       # number of replacements
system.l2.tags.tagsinuse                 31504.802070                       # Cycle average of tags in use
system.l2.tags.total_refs                    26203312                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12271104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.135367                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31358.904797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   145.897273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.956998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961450                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           865                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            97                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.026398                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002960                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.926331                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 558500462                       # Number of tag accesses
system.l2.tags.data_accesses                558500462                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11821081                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11821081                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     19840652                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         19840652                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   45                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       256212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       120780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6308160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        49923                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6735075                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1431011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      1946487                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         3423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       868346                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1420703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         2244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      5455081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11137603                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7874980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       130609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       199946                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        93538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8299073                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1431011                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst      1946487                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8131192                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         3423                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       868346                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       251389                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7851                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          396                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1420703                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6508106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         2244                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          605                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5455081                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       143461                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26171751                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1431011                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          304                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst      1946487                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8131192                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         3423                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1152                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       868346                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       251389                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7851                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          396                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1420703                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6508106                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         2244                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          605                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5455081                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       143461                       # number of overall hits
system.l2.overall_hits::total                26171751                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3107                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3729                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       110914                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3781                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             121531                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          462                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          375                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2678                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          425                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3940                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        40903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        20883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       585290                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        11571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              658647                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        68186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          386                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       143200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         4702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       258575                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         6939                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       487802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       679216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1654758                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3851376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        81614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       625881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       116758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4675629                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        68186                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          386                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       143200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3892279                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         4702                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       258575                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       102497                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         6939                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          309                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       487802                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1211171                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2923                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       679216                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       128329                       # number of demand (read+write) misses
system.l2.demand_misses::total                6989034                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        68186                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          386                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       143200                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3892279                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         4702                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1630                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       258575                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       102497                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         6939                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          309                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       487802                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1211171                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2923                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          890                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       679216                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       128329                       # number of overall misses
system.l2.overall_misses::total               6989034                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      3626000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      5592000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6048000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      5468000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     20734000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3527000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      2853000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     31703000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      2656500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     40739500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5754209962                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2577331483                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  97240597809                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1220849994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106792989248                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   8239704495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     45878500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  15936347994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    575168500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    198215500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  30562108946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    678486000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     32625500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  48899123478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    338611000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker    105856500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  79664241955                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 185276368368                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 438976498329                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  10435191865                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  52384242497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data  14402715924                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 516198648615                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   8239704495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     45878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  15936347994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 444730708291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    575168500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    198215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  30562108946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  13012523348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    678486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     32625500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  48899123478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 149624840306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    338611000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker    105856500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  79664241955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  15623565918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     808268006231                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   8239704495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     45878500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  15936347994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 444730708291                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    575168500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    198215500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  30562108946                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  13012523348                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    678486000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     32625500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  48899123478                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 149624840306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    338611000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker    105856500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  79664241955                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  15623565918                       # number of overall miss cycles
system.l2.overall_miss_latency::total    808268006231                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11821081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11821081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     19840652                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     19840652                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3742                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       110932                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3792                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121576                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          462                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          375                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2678                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          425                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3940                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       297115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       141663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6893450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        61494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7393722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1499197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      2089687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         8125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1126921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        14790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1908505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         5167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      6134297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12792361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11726356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       212223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       825827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       210296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12974702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1499197                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          690                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst      2089687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     12023471                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         8125                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2782                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1126921                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       353886                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        14790                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          705                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1908505                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7719277                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         5167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      6134297                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       271790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33160785                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1499197                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          690                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      2089687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     12023471                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         8125                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2782                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1126921                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       353886                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        14790                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          705                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1908505                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7719277                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         5167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      6134297                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       271790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33160785                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.999035                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.996526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.997099                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999630                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.137667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.147413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.188165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.089082                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.045482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.559420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.068527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.578708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.585909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.229453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.469168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.438298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.255594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.565705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.595318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.110724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129355                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.328438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.384567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.757884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.555208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.360365                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.045482                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.559420                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.068527                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.323723                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.578708                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.585909                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.229453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.289633                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.469168                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.438298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.255594                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.156902                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.565705                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.595318                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.110724                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.472162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210762                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.045482                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.559420                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.068527                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.323723                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.578708                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.585909                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.229453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.289633                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.469168                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.438298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.255594                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.156902                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.565705                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.595318                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.110724                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.472162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210762                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1167.042163                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1499.597747                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    54.528734                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1446.178260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   170.606676                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7634.199134                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data         7608                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11838.312173                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  6250.588235                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10339.974619                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 140679.411339                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 123417.683427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 166140.883680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 105509.462795                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162139.946357                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 120841.587643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 118856.217617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 111287.346327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 122324.223735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 121604.601227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 118194.368930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 97778.642456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 105584.142395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 100243.794568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 115843.653780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 118939.887640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 117288.523761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111965.839336                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113979.133258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 127860.316429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83696.808973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 123355.281214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110401.969150                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 120841.587643                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 118856.217617                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 111287.346327                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 114259.719894                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 122324.223735                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 121604.601227                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 118194.368930                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 126955.163058                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 97778.642456                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 105584.142395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 100243.794568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 123537.337260                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 115843.653780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 118939.887640                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 117288.523761                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 121746.182998                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115648.028931                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 120841.587643                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 118856.217617                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 111287.346327                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 114259.719894                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 122324.223735                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 121604.601227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 118194.368930                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 126955.163058                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 97778.642456                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 105584.142395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 100243.794568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 123537.337260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 115843.653780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 118939.887640                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 117288.523761                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 121746.182998                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115648.028931                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             412847                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4058                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     101.736570                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     55797                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8489756                       # number of writebacks
system.l2.writebacks::total                   8489756                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8301                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         2147                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       431956                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1281                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           443685                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          483                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          748                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          498                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          816                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2592                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        41584                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1066                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          610                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          813                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        44073                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          483                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        49885                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         3213                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          498                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       432566                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          816                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         2094                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              490350                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          483                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        49885                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         3213                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          498                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       432566                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          816                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         2094                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             490350                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7365081                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7365081                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         3107                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3729                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       110913                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3781                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        121530                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          462                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          374                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2678                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          425                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3939                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        32602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        18736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       153334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        10290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         214962                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        68173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          386                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       142717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         4692                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       257827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         6935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       487304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2915                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       678400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1652166                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3809792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        80548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       625271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data       115945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4631556                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        68173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       142717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3842394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         4692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       257827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        99284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         6935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       487304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       778605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       678400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       126235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6498684                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7365081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        68173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       142717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3842394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         4692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       257827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        99284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         6935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       487304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       778605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       678400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       126235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13863765                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3228                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          584                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          330                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          293                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4435                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4054                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          607                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          381                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          313                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5355                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7282                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1191                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          711                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          606                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9790                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1189744673883                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1189744673883                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     52423000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     62506000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1873423999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     63383000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2051735999                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      7437000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      6053000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     43095000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      6781000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     63366000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4235255050                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2151152525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16837092523                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   1004862511                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24228362609                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   7829805633                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     43562500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  15040158482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    546169508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    187741504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  28952021631                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    636544501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     30771500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  45937815255                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    320477007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker    100515003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  75525482197                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 175151064721                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 412592731730                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   9848540045                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  48583424083                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data  13625859175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 484650555033                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   7829805633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     43562500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  15040158482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 416827986780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    546169508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    187741504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  28952021631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  11999692570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    636544501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     30771500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  45937815255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  65420516606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    320477007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker    100515003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  75525482197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  14630721686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 684029982363                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1189744673883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   7829805633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     43562500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  15040158482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 416827986780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    546169508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    187741504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  28952021631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  11999692570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    636544501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     30771500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  45937815255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  65420516606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    320477007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker    100515003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  75525482197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  14630721686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1873774656246                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    425854507                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     51306505                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     28430000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     18677002                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    524268014                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    425854507                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     51306505                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     28430000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     18677002                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    524268014                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.999035                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.996526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999829                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.997099                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999622                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.997333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999746                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.109729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.132258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.167333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.045473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.559420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.068296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.577477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.581596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.228789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.468898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.438298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.255333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.564157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.595318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.110591                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.129153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.324891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.379544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.757145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.551342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.356968                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.045473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.559420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.068296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.319574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.577477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.581596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.228789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.280554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.468898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.438298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.255333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.100865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.564157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.595318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.110591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.464458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.045473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.559420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.068296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.319574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.577477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.581596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.228789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.280554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.468898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.438298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.255333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.100865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.564157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.595318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.110591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.464458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.418077                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 161538.572880                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 161538.572880                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16872.545864                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16762.134621                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16890.932524                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16763.554615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16882.547511                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16097.402597                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16184.491979                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16092.233010                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 15955.294118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16086.824067                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 129907.829274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 114813.862351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 109806.647730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 97654.277065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112709.979480                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 114852.003476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 112856.217617                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 105384.491560                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116404.413470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 116033.067985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 112292.434970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91787.238789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 99584.142395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 94269.317007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 109940.654202                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 112938.205618                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 111328.835786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106012.994288                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 108297.967902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 122269.206498                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77699.787905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 117520.023934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104640.979194                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 114852.003476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 112856.217617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 105384.491560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108481.323565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116404.413470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 116033.067985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 112292.434970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 120862.299766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91787.238789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 99584.142395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94269.317007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 84022.728606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 109940.654202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 112938.205618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 111328.835786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 115900.674821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105256.692334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 161538.572880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 114852.003476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 112856.217617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 105384.491560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108481.323565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116404.413470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 116033.067985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 112292.434970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 120862.299766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91787.238789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 99584.142395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94269.317007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 84022.728606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 109940.654202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 112938.205618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 111328.835786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 115900.674821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 135156.262115                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 131925.188042                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 87853.604452                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 86151.515152                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 63744.034130                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 118211.502593                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58480.432161                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 43078.509656                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 39985.935302                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 30820.135314                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53551.380388                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26457465                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14047578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1429                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4435                       # Transaction distribution
system.membus.trans_dist::ReadResp           13553006                       # Transaction distribution
system.membus.trans_dist::WriteReq               5355                       # Transaction distribution
system.membus.trans_dist::WriteResp              5355                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8640311                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3751025                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           140621                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          17354                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            207838                       # Transaction distribution
system.membus.trans_dist::ReadExResp           207474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13548570                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39907790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39927370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40230487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9981                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         8848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1423639552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1423658381                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1433293901                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            26760                       # Total snoops (count)
system.membus.snoopTraffic                      91712                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14074749                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000565                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023773                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14066790     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    7959      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            14074749                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13382331                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3781889                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         66976245247                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5427202                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        72789094260                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      147833513                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    117386264                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      6965708                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    103159574                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       75470896                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    73.159372                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        6956805                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       320459                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3166956                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3105419                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        61537                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        15577                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         20040006                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     20040006                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        14228                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     11190398                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      8835380                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     11204626                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4599.602254                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 12198.529799                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-131071     11189643     99.87%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-262143        10566      0.09%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-393215         3458      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-524287          708      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-655359          194      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-786431           44      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-917503            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::917504-1.04858e+06            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     11204626                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     19203751                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10988.865144                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7996.979244                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 18170.623275                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-131071     19131221     99.62%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-262143        52555      0.27%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-393215        14871      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-524287         3706      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-655359          963      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-786431          294      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-917503           58      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-1.04858e+06           46      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06           37      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     19203751                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504367540500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.794062                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.044847                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 461157549000     91.43%     91.43% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  26223780500      5.20%     96.63% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  13803205500      2.74%     99.37% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2646550000      0.52%     99.89% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    244108000      0.05%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    120952500      0.02%     99.97% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     67082500      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     81537500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     21660500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       360000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21       381500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23       373000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504367540500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     11058032     99.87%     99.87% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        13959      0.13%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     11071991                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     20040006                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     20040006                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     11071991                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     11071991                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     31111997                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           127570536                       # DTB read hits
system.switch_cpus0.dtb.read_misses          19861355                       # DTB read misses
system.switch_cpus0.dtb.write_hits           49371151                       # DTB write hits
system.switch_cpus0.dtb.write_misses           178651                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        14857                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           10780                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              131                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          7430                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              811                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       147431891                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       49549802                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                176941687                       # DTB hits
system.switch_cpus0.dtb.misses               20040006                       # DTB misses
system.switch_cpus0.dtb.accesses            196981693                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks             8352                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort         8352                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          662                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2         7015                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          675                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples         7677                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   790.999088                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev 13057.534467                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-65535         7642     99.54%     99.54% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-131071           22      0.29%     99.83% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-196607            5      0.07%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-262143            3      0.04%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-327679            1      0.01%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-393215            3      0.04%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::524288-589823            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         7677                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         4040                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 11914.727723                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6404.881003                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 35394.852542                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535         3875     95.92%     95.92% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071          116      2.87%     98.79% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607           21      0.52%     99.31% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143           11      0.27%     99.58% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679            9      0.22%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            4      0.10%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751            1      0.02%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::524288-589823            1      0.02%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::589824-655359            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::983040-1.04858e+06            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         4040                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  36083101236                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.970607                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.169018                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   1061278204      2.94%      2.94% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  35021136532     97.06%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2       686500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  36083101236                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2821     83.83%     83.83% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          544     16.17%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         3365                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst         8352                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total         8352                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         3365                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         3365                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        11717                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           234780298                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              8352                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        14857                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2926                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            13160                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       234788650                       # ITB inst accesses
system.switch_cpus0.itb.hits                234780298                       # DTB hits
system.switch_cpus0.itb.misses                   8352                       # DTB misses
system.switch_cpus0.itb.accesses            234788650                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          588                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          294                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 847150.272109                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 8256083.438972                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          180     61.22%     61.22% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          114     38.78%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    138253000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          294                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 504291033819                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    249062180                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1008245783                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     41251172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             700604531                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          147833513                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     85533120                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            935980774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       14506114                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             96530                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        80014                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       726085                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       218672                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        66931                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        234766170                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1529                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    985673235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.761098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.153793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       626573011     63.57%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       143385639     14.55%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        40335871      4.09%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       175378714     17.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    985673235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146624                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.694875                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        64481681                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    634694458                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        255535776                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     24130079                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       6831241                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19156459                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       422807                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     632229094                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     22757715                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       6831241                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        93549095                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      570977386                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     20756216                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        247789908                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     45769389                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     604466498                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     11335758                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20564748                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5984509                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4253278                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      12221033                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    670367958                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2680478862                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    646936070                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         4170                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    520722470                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       149645498                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       616046                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       576328                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         52900874                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    140566297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     54851392                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2468844                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1902384                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         592736983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       842872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        567270806                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      5555116                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    115935172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    261451464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        25711                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    985673235                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575516                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.953293                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    669643318     67.94%     67.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    135348253     13.73%     81.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    115797740     11.75%     93.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     59208726      6.01%     99.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5675095      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5          103      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    985673235                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       51932338     43.23%     43.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         90369      0.08%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      46120222     38.39%     81.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     21977559     18.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           43      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    360337878     63.52%     63.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1113741      0.20%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            1      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            1      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          460      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    152500476     26.88%     90.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     53318206      9.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     567270806                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.562631                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          120120488                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.211752                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2245874461                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    709522922                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    529186169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        15990                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         5714                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         4272                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     687380867                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses          10384                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      2558888                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     29627848                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        29118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        13890                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      4485204                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       645704                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1302123                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       6831241                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      232432106                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      5957406                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    593601912                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    140566297                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     54851392                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       346816                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1389775                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      3664971                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        13890                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      5601155                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1625259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      7226414                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    536989154                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    127696471                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     10242319                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                22057                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           180048973                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       102737664                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          52352502                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.532597                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             530051039                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            529190441                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        315278683                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        512648183                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.524863                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.615000                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    104499285                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       817161                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      6543892                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    968707325                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.493082                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.314895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    764321793     78.90%     78.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    105584866     10.90%     89.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     39287815      4.06%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     15985627      1.65%     95.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     17630510      1.82%     97.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5813828      0.60%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5909363      0.61%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      2901034      0.30%     98.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     11272489      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    968707325                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    444710757                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     477651885                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             161304641                       # Number of memory references committed
system.switch_cpus0.commit.loads            110938451                       # Number of loads committed
system.switch_cpus0.commit.membars             462743                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          93839896                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              4272                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        393916872                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4152118                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    315234381     66.00%     66.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1112403      0.23%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          460      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    110938451     23.23%     89.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50366190     10.54%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    477651885                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     11272489                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1536292022                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1181263268                       # The number of ROB writes
system.switch_cpus0.timesIdled                 141062                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22572548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              498010                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          444703569                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            477644697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.267231                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.267231                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.441067                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.441067                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       577893968                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      294748619                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3388                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1600                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2030818106                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       282615676                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1840752772                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        596992                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      233201664                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    169573296                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      8888234                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    142034377                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      101280933                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    71.307338                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       31717338                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      4638014                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2396999                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2141302                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       255697                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       271930                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           103151                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       103151                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         8235                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        60179                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        34737                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        68414                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   815.834478                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev  9923.268280                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-32767        68068     99.49%     99.49% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::32768-65535           56      0.08%     99.58% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-98303          132      0.19%     99.77% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::98304-131071           63      0.09%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-163839           18      0.03%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::163840-196607           28      0.04%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-229375           15      0.02%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::229376-262143           15      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-294911            6      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::294912-327679            5      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-360447            6      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::360448-393215            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        68414                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        36161                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 34148.820553                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 11037.981711                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 65009.819262                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        28619     79.14%     79.14% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         5324     14.72%     93.87% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          995      2.75%     96.62% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          553      1.53%     98.15% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          328      0.91%     99.05% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          147      0.41%     99.46% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751          117      0.32%     99.78% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           46      0.13%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           26      0.07%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359            3      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            3      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        36161                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 350040425344                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.695628                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.475317                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 349891555844     99.96%     99.96% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     83248500      0.02%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     28705000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      8751500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9     11509000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      2325000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      2022500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     11858000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       450000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 350040425344                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        14899     75.40%     75.40% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         4860     24.60%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        19759                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       103151                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       103151                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        19759                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        19759                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       122910                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           116884680                       # DTB read hits
system.switch_cpus1.dtb.read_misses             78256                       # DTB read misses
system.switch_cpus1.dtb.write_hits          107352725                       # DTB write hits
system.switch_cpus1.dtb.write_misses            24895                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        14857                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            8426                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             6264                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1781                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             1658                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       116962936                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses      107377620                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                224237405                       # DTB hits
system.switch_cpus1.dtb.misses                 103151                       # DTB misses
system.switch_cpus1.dtb.accesses            224340556                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            18568                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        18568                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         1153                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        15771                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1644                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        16924                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean  1157.911841                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 13510.544709                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-65535        16797     99.25%     99.25% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-131071           86      0.51%     99.76% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-196607           18      0.11%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-262143           14      0.08%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-327679            6      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-393215            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::589824-655359            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        16924                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        10440                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 25164.128352                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9381.339919                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 56444.001291                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535         9042     86.61%     86.61% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071          942      9.02%     95.63% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          193      1.85%     97.48% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143          121      1.16%     98.64% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           79      0.76%     99.40% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           36      0.34%     99.74% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751            9      0.09%     99.83% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287            7      0.07%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-589823            5      0.05%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            3      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::655360-720895            3      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        10440                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  88052915788                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.881819                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.323311                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  10415722908     11.83%     11.83% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  77629923880     88.16%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      5921000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3       919500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4       249000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::5        36000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6        35500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::7        24000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::8        84000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  88052915788                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         8057     91.60%     91.60% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          739      8.40%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         8796                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        18568                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        18568                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         8796                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         8796                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        27364                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           492511334                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             18568                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        14857                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            6101                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3672                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       492529902                       # ITB inst accesses
system.switch_cpus1.itb.hits                492511334                       # DTB hits
system.switch_cpus1.itb.misses                  18568                       # DTB misses
system.switch_cpus1.itb.accesses            492529902                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          881                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          441                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 13651587.378685                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 54991274.428801                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          269     61.00%     61.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          172     39.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    501714000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          441                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 498638579466                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   6020350034                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               997277523                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     29230117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1565017735                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          233201664                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    135139573                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            916162420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       18498992                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            278126                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       195751                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       200233                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       560553                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       231550                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        492504815                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       274823                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           7101                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    956108246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.878196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.098969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       103087584     10.78%     10.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       333420292     34.87%     45.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        96462274     10.09%     55.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       423138096     44.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    956108246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.233838                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.569290                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        91435578                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    158321409                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        621974417                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     75619282                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8757560                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     36695152                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       527084                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1679436970                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     39673218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8757560                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       158742491                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       27778551                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     31631556                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        629421205                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     99776883                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1641946093                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     16355231                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     17976537                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      47457046                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         98671                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4801087                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2401966640                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7882423491                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2424368732                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        14243                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2112758557                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       289208080                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1725949                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       663663                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        159022183                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    134947111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    117186759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      4154783                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     35043528                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1622441407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1056232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1518227613                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     15969423                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    185418041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    597914737                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        44454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    956108246                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.587924                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.945807                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    152418038     15.94%     15.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    237441591     24.83%     40.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    429068361     44.88%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    126082664     13.19%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11086652      1.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        10940      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    956108246                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      312408620     80.07%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         10235      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     80.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      47388247     12.14%     92.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     30384945      7.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          179      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1260219111     83.01%     83.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     17627100      1.16%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1236662      0.08%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    129298224      8.52%     92.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    109846335      7.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1518227613                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.522372                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          390192047                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.257005                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4398674003                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1808922362                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1502364243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        50939                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        17390                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        15616                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1908386512                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          32969                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1469728                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     20917048                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4315                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        24262                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     11424978                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      5648208                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       132670                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8757560                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       17153301                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       298957                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1623553163                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    134947111                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    117186759                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       600529                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       282430                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        24262                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      7779729                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1035763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      8815492                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1510868179                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    126806105                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      7257995                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                55524                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           235104087                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       191694354                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         108297982                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.514993                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1503328372                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1502379859                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1086967594                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2862874333                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.506481                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.379677                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    167939038                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1011778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      8396298                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    931191088                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.544389                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.572954                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    219733296     23.60%     23.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    333702850     35.84%     59.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    234509826     25.18%     84.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     66281024      7.12%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     24966956      2.68%     94.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     15283887      1.64%     96.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     13514731      1.45%     97.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6407912      0.69%     98.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     16790606      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    931191088                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1269115145                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1438121451                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             219791844                       # Number of memory references committed
system.switch_cpus1.commit.loads            114030063                       # Number of loads committed
system.switch_cpus1.commit.membars             414877                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         185734408                       # Number of branches committed
system.switch_cpus1.commit.fp_insts             15616                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1315558927                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     33383821                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1199556469     83.41%     83.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     17536560      1.22%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1236578      0.09%     84.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    114030063      7.93%     92.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    105761781      7.35%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1438121451                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     16790606                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2519059235                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3236812041                       # The number of ROB writes
system.switch_cpus1.timesIdled                 248971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               41169277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            12040529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1269073289                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1438079595                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.785831                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.785831                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.272538                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.272538                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      2062111832                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1188729048                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            11809                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            4384                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4944200659                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       989421682                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1910987282                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        817262                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      107205033                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     69746387                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3984737                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     89529290                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       45268781                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    50.563096                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12281985                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3121902                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8814410                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5396967                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3417443                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       125847                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3668794                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3668794                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         8522                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       495678                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3164594                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       504200                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3762.831218                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  8948.157970                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       502257     99.61%     99.61% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1667      0.33%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          125      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           85      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           39      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           17      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::589824-655359            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       504200                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1971529                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7830.835357                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7129.759509                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9487.133811                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1958306     99.33%     99.33% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        11452      0.58%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607          921      0.05%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          439      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          232      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215          144      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           25      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287            5      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::589824-655359            5      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1971529                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 470222846132                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.350740                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.026092                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 466722042632     99.26%     99.26% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    382310500      0.08%     99.34% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    348045000      0.07%     99.41% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    353583500      0.08%     99.49% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    344092500      0.07%     99.56% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432316000      0.09%     99.65% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    291544500      0.06%     99.71% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1347993000      0.29%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17       803000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19       115500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 470222846132                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       165893     96.70%     96.70% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5660      3.30%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       171553                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3668794                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3668794                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       171553                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       171553                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3840347                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            66573557                       # DTB read hits
system.switch_cpus2.dtb.read_misses             79137                       # DTB read misses
system.switch_cpus2.dtb.write_hits          213372462                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3589657                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        14857                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           23123                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              171                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          2560                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              845                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        66652694                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      216962119                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                279946019                       # DTB hits
system.switch_cpus2.dtb.misses                3668794                       # DTB misses
system.switch_cpus2.dtb.accesses            283614813                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             6560                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         6560                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          788                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4821                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          951                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         5609                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1383.312533                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 16691.964516                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-65535         5568     99.27%     99.27% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-131071           18      0.32%     99.59% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-196607           13      0.23%     99.82% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-262143            6      0.11%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::262144-327679            1      0.02%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::327680-393215            1      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::393216-458751            1      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::524288-589823            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         5609                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         4224                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 12634.114583                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7046.534831                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 30742.771354                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-65535         4047     95.81%     95.81% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-131071           99      2.34%     98.15% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-196607           59      1.40%     99.55% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-262143           10      0.24%     99.79% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-327679            6      0.14%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::393216-458751            1      0.02%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::458752-524287            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::524288-589823            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         4224                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  30504955236                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.858143                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.349192                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   4329790704     14.19%     14.19% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  26173232032     85.80%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      1534500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       285000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4       113000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  30504955236                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2581     78.86%     78.86% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          692     21.14%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3273                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         6560                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         6560                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3273                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3273                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total         9833                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           191046910                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              6560                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        14857                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3023                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            11756                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       191053470                       # ITB inst accesses
system.switch_cpus2.itb.hits                191046910                       # DTB hits
system.switch_cpus2.itb.misses                   6560                       # DTB misses
system.switch_cpus2.itb.accesses            191053470                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions          679                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          340                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 11183639.161765                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 54025745.035731                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          231     67.94%     67.94% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          109     32.06%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    426146500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          340                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 500779285185                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3802437315                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1001558766                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     50634212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             580127094                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          107205033                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     62947733                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            882116796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10465478                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             69327                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        65732                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       367035                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       335272                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        90660                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        191034043                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       370876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1742                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    938911773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.811393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.190098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       587551804     62.58%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       123490724     13.15%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        45272242      4.82%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       182597003     19.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    938911773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.107038                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.579224                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        78548258                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    607050001                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        188383155                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     59911991                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5018368                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12242524                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       216345                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     609377866                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     14151442                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5018368                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       120493854                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       86631685                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    183535587                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        206171733                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    337060546                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     596000452                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1070861                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4262447                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         62735                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         28961                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     307656651                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    454328728                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3025952607                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    862584138                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         4223                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    418982351                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35346366                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7348215                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6525390                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123493490                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     73143887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    218419438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     12944677                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3826603                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         572256352                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14365904                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        578404260                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2394488                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23116175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     73913033                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       300454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    938911773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.616037                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.874545                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    559608743     59.60%     59.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    226087059     24.08%     83.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    110354358     11.75%     95.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     39838297      4.24%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3022986      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          330      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    938911773                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       35465361     15.92%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            24      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20696332      9.29%     25.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    166546896     74.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          361      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    291479279     50.39%     50.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23397      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          520      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     67865672     11.73%     62.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    219035030     37.87%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     578404260                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.577504                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          222708613                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.385040                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2320809154                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    609838445                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    568991054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        14240                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         5344                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         4496                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     801103514                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           8998                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2985154                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7137547                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        85733                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       105434                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4500992                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       249379                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6871718                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5018368                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1704952                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        69429                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    586805300                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     73143887                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    218419438                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6450780                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        44682                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       105434                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3541237                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       246101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3787338                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    570425588                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     67319036                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4310061                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               183044                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           282420065                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        75409143                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         215101029                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569538                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             569808144                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            568995550                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        205388516                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        375214415                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.568110                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.547390                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     13144058                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14065449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3770366                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    932967687                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.604168                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.190296                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    600943897     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    230913424     24.75%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     50039551      5.36%     94.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20406349      2.19%     96.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     13853502      1.48%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3562526      0.38%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2693687      0.29%     98.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2369427      0.25%     99.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8185324      0.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    932967687                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    412886608                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     563668914                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             279924780                       # Number of memory references committed
system.switch_cpus2.commit.loads             66006338                       # Number of loads committed
system.switch_cpus2.commit.membars            7494548                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          74741212                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              4496                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        502119479                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7001722                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    283720969     50.33%     50.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        22646      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          519      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     66006338     11.71%     62.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    213918442     37.95%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    563668914                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8185324                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1493754004                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1159353917                       # The number of ROB writes
system.switch_cpus2.timesIdled                 481099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               62646993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             7604766                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          412723766                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            563506072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.426705                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.426705                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412081                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412081                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       795210852                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      251401912                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             3468                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1264                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1932454625                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       162902159                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1834165559                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11275481                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      285168611                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    196767466                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     11081694                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    216548374                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      124548078                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    57.515130                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       30771022                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      5201947                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18986488                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     15094629                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3891859                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       648309                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           665471                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       665471                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1        44413                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       393192                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       227866                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       437605                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   181.947190                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  5604.387491                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       437237     99.92%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          199      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           66      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           40      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679           34      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215           16      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       437605                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        29277                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 35446.391365                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 10907.426796                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 72051.744419                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        23310     79.62%     79.62% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         4092     13.98%     93.60% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          741      2.53%     96.13% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          491      1.68%     97.80% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          266      0.91%     98.71% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215          169      0.58%     99.29% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751           86      0.29%     99.58% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           48      0.16%     99.75% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823           33      0.11%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359            4      0.01%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895           15      0.05%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431           18      0.06%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::786432-851967            2      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::851968-917503            2      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        29277                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504369493000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.613363                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.499156                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 503876233000     99.90%     99.90% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3    415301500      0.08%     99.98% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     28178500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     20334000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9     10881000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      4181000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      1758000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15     12009000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       617000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504369493000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K        10143     70.77%     70.77% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         4190     29.23%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        14333                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       665471                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       665471                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        14333                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        14333                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       679804                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           227562806                       # DTB read hits
system.switch_cpus3.dtb.read_misses            572504                       # DTB read misses
system.switch_cpus3.dtb.write_hits          207997128                       # DTB write hits
system.switch_cpus3.dtb.write_misses            92967                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        14857                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            9203                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              131                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1463                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              876                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       228135310                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      208090095                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                435559934                       # DTB hits
system.switch_cpus3.dtb.misses                 665471                       # DTB misses
system.switch_cpus3.dtb.accesses            436225405                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            12730                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        12730                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          815                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2        10563                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1352                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        11378                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  2268.061171                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 19813.808570                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-32767        11184     98.29%     98.29% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-65535           43      0.38%     98.67% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-98303           68      0.60%     99.27% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-131071           21      0.18%     99.46% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-163839           12      0.11%     99.56% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::163840-196607           14      0.12%     99.68% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-229375           11      0.10%     99.78% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::229376-262143            7      0.06%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-294911            4      0.04%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::294912-327679            6      0.05%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-360447            3      0.03%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::360448-393215            2      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::393216-425983            2      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::425984-458751            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        11378                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8993                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 14716.668520                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  7124.305266                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 39887.145585                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535         8479     94.28%     94.28% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          321      3.57%     97.85% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           97      1.08%     98.93% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           48      0.53%     99.47% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           26      0.29%     99.76% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215            6      0.07%     99.82% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            4      0.04%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::458752-524287            5      0.06%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            3      0.03%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::589824-655359            3      0.03%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::655360-720895            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8993                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  36214989236                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.844865                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.363044                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   5628017000     15.54%     15.54% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  30579600736     84.44%     99.98% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      5723500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3      1106000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       298000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5       244000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  36214989236                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6959     91.07%     91.07% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          682      8.93%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         7641                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        12730                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        12730                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         7641                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         7641                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        20371                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           447070422                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             12730                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        14857                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            7130                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             6640                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       447083152                       # ITB inst accesses
system.switch_cpus3.itb.hits                447070422                       # DTB hits
system.switch_cpus3.itb.misses                  12730                       # DTB misses
system.switch_cpus3.itb.accesses            447083152                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         2440                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1220                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 3583883.770492                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 30220438.656708                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          700     57.38%     57.38% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          520     42.62%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    498689000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1220                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 500041558299                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   4372338200                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles              1000000091                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    106375670                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1267044134                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          285168611                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    170413729                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            778435095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       22357170                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            150687                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       293925                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       187581                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       603113                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       746232                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        447061270                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1128023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           3670                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    897970888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.747970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.184779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       175116211     19.50%     19.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       246569615     27.46%     46.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       105798984     11.78%     58.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       370486078     41.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    897970888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.285169                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.267044                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       126249108                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    117020856                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        619243436                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     25861464                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9596024                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     41450333                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1603930                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1430026646                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     43427854                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9596024                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       167799910                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       25123994                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     67676779                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        603024672                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     24749509                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1396946941                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     15010441                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3710177                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1298362                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        514826                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       5851251                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1614761027                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   6516437361                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1670910963                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         6571                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1462981854                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       151779164                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2308056                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2258418                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         45010115                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    248558715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    238467173                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     11575687                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6650103                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1369771485                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6401277                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1327147421                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      9024057                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    116191011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    324997192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        72701                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    897970888                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.477940                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.143584                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    250215441     27.86%     27.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    171098189     19.05%     46.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    296120105     32.98%     79.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    158339777     17.63%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     22197189      2.47%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5          187      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    897970888                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      160052020     41.05%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            68      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     41.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      95645691     24.53%     65.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    134243969     34.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          203      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    851063341     64.13%     64.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1899463      0.14%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1003      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    244852712     18.45%     82.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    229330685     17.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1327147421                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.327147                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          389941748                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.293819                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3951204766                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1492380823                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1300029380                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        26767                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         9609                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         7503                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1717071708                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          17258                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      8633471                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     24641019                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses       124552                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        26754                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     18037768                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3500328                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       197033                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9596024                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        8633362                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        52811                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1376270840                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    248558715                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    238467173                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2238172                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        40377                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        26754                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      6943974                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3162139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     10106113                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1308251874                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    237703093                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     18246137                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                98078                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           463245292                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       234221575                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         225542199                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.308252                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1301316403                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1300036883                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        704959784                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1357448605                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.300037                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.519327                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts     95200978                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      6328576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      9499133                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    880471983                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.431075                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.941979                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    368606854     41.86%     41.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    237313200     26.95%     68.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    100689376     11.44%     80.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     66386913      7.54%     87.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     34971544      3.97%     91.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     20884506      2.37%     94.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     13638092      1.55%     95.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      7820206      0.89%     96.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     30161292      3.43%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    880471983                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1012277472                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1260021727                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             444347100                       # Number of memory references committed
system.switch_cpus3.commit.loads            223917695                       # Number of loads committed
system.switch_cpus3.commit.membars            4126544                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         225702640                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              7501                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1087304122                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     21865868                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    813925402     64.60%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1748212      0.14%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc         1000      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    223917695     17.77%     82.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    220429405     17.49%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1260021727                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     30161292                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2204909086                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2727937620                       # The number of ROB writes
system.switch_cpus3.timesIdled                 832593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles              102029203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             8744155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts         1012237490                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1259981745                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.987911                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.987911                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.012237                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.012237                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1471936821                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      757759571                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             4988                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            3183                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4598667980                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       726237170                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2284759961                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       4277014                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     66660554                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     33058878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1954503                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         106836                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       104720                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2116                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3740921556500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4435                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          25947816                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5355                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20310837                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     21345268                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3750032                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10070112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          133124                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         17354                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         150478                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7397221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7397221                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12929189                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13014219                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      6269088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     36117904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4501639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3380778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1089265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         9921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        28885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5725499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23405023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       166694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     18402900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       835271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         5758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        18906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99963319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    267480192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1539262767                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        73664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    191949440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    144245824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     45323492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       348288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1100224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    244287488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    988227202                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        80704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      1950336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    785189440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     34657080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       164544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       676544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4245017229                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22522203                       # Total snoops (count)
system.tol2bus.snoopTraffic                 554853056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         55819718                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041600                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238539                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53869472     96.51%     96.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1660641      2.98%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 220301      0.39%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  62249      0.11%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3206      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2267      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1137      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    445      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55819718                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66506168054                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1545798                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3136540583                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18116954283                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2161491                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2255333602                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1695760285                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         555116164                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6764905                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17642297                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2871078309                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11679465356                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2912988                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        204444271                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       9215795525                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        426826954                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4796468                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         12559386                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
