
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/shifter_17.v" into library work
Parsing module <shifter_17>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/pipeline_13.v" into library work
Parsing module <pipeline_13>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/multiplier_18.v" into library work
Parsing module <multiplier_18>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/compare_16.v" into library work
Parsing module <compare_16>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/boolean_14.v" into library work
Parsing module <boolean_14>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/adder_15.v" into library work
Parsing module <adder_15>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/seven_seg_11.v" into library work
Parsing module <seven_seg_11>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/edge_detector_7.v" into library work
Parsing module <edge_detector_7>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/edge_detector_6.v" into library work
Parsing module <edge_detector_6>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/decoder_12.v" into library work
Parsing module <decoder_12>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/counter_10.v" into library work
Parsing module <counter_10>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/button_conditioner_8.v" into library work
Parsing module <button_conditioner_8>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/alu_9.v" into library work
Parsing module <alu_9>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/reset_conditioner_3.v" into library work
Parsing module <reset_conditioner_3>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/multi_seg_5.v" into library work
Parsing module <multi_seven_seg_5>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/game_4.v" into library work
Parsing module <game_4>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/bin_to_dec_2.v" into library work
Parsing module <bin_to_dec_2>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/beam_tracker_1.v" into library work
Parsing module <beam_tracker_1>.
Analyzing Verilog file "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <beam_tracker_1>.

Elaborating module <bin_to_dec_2>.

Elaborating module <edge_detector_6>.

Elaborating module <reset_conditioner_3>.

Elaborating module <game_4>.

Elaborating module <edge_detector_7>.

Elaborating module <button_conditioner_8>.

Elaborating module <pipeline_13>.

Elaborating module <alu_9>.

Elaborating module <boolean_14>.

Elaborating module <adder_15>.

Elaborating module <compare_16>.

Elaborating module <shifter_17>.

Elaborating module <multiplier_18>.

Elaborating module <multi_seven_seg_5>.

Elaborating module <counter_10>.

Elaborating module <seven_seg_11>.

Elaborating module <decoder_12>.
WARNING:HDLCompiler:1127 - "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 74: Assignment to in ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/mojo_top_0.v".
    Found 8-bit shifter logical right for signal <n0026> created at line 81
    Found 8-bit shifter logical right for signal <io_led<23:16>> created at line 14
    Summary:
	inferred   2 Combinational logic shifter(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <beam_tracker_1>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/beam_tracker_1.v".
    Summary:
	no macro.
Unit <beam_tracker_1> synthesized.

Synthesizing Unit <bin_to_dec_2>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/bin_to_dec_2.v".
    Found 4-bit register for signal <M_c_q>.
    Found 30-bit register for signal <M_s_q>.
    Found 4-bit adder for signal <n0044> created at line 66.
    Found 4-bit adder for signal <M_s_q[25]_GND_3_o_add_5_OUT> created at line 66.
    Found 4-bit adder for signal <M_s_q[21]_GND_3_o_add_7_OUT> created at line 66.
    Found 4-bit adder for signal <M_s_q[17]_GND_3_o_add_9_OUT> created at line 66.
    Found 4-bit adder for signal <M_c_q[3]_GND_3_o_add_10_OUT> created at line 70.
    Found 4-bit comparator greater for signal <GND_3_o_M_s_q[29]_LessThan_3_o> created at line 65
    Found 4-bit comparator greater for signal <GND_3_o_M_s_q[25]_LessThan_5_o> created at line 65
    Found 4-bit comparator greater for signal <GND_3_o_M_s_q[21]_LessThan_7_o> created at line 65
    Found 4-bit comparator greater for signal <GND_3_o_M_s_q[17]_LessThan_9_o> created at line 65
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <bin_to_dec_2> synthesized.

Synthesizing Unit <edge_detector_6>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/edge_detector_6.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <edge_detector_6> synthesized.

Synthesizing Unit <reset_conditioner_3>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/reset_conditioner_3.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_3> synthesized.

Synthesizing Unit <game_4>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/game_4.v".
    Found 16-bit register for signal <M_score_q>.
    Found 6-bit register for signal <M_turns_passed_q>.
    Found 1-bit register for signal <M_turn_player_q>.
    Found 3-bit adder for signal <M_turn_player_q_GND_6_o_add_31_OUT> created at line 111.
    Found 3-bit adder for signal <M_turns_passed_q[5]_GND_6_o_add_33_OUT> created at line 111.
    Found 5-bit adder for signal <n0125> created at line 116.
    Found 1x2-bit multiplier for signal <n0151> created at line 111.
    Found 11-bit shifter logical right for signal <n0108> created at line 111
    Found 31-bit shifter logical right for signal <n0071> created at line 116
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <game_4> synthesized.

Synthesizing Unit <edge_detector_7>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/edge_detector_7.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_7> synthesized.

Synthesizing Unit <button_conditioner_8>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/button_conditioner_8.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_8_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_8> synthesized.

Synthesizing Unit <pipeline_13>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/pipeline_13.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_13> synthesized.

Synthesizing Unit <alu_9>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/alu_9.v".
    Found 8-bit 4-to-1 multiplexer for signal <result> created at line 101.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu_9> synthesized.

Synthesizing Unit <boolean_14>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/boolean_14.v".
    Summary:
Unit <boolean_14> synthesized.

Synthesizing Unit <adder_15>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/adder_15.v".
    Found 9-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 25.
    Found 9-bit adder for signal <n0028> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder_15> synthesized.

Synthesizing Unit <compare_16>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/compare_16.v".
    Found 1-bit 4-to-1 multiplexer for signal <compareout> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_16> synthesized.

Synthesizing Unit <shifter_17>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/shifter_17.v".
    Found 8-bit shifter logical left for signal <a[7]_b[2]_shift_left_0_OUT> created at line 20
    Found 8-bit shifter logical right for signal <a[7]_b[2]_shift_right_1_OUT> created at line 23
    Found 8-bit shifter arithmetic right for signal <a[7]_b[2]_shift_right_2_OUT> created at line 26
    Found 8-bit 4-to-1 multiplexer for signal <result> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_17> synthesized.

Synthesizing Unit <multiplier_18>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/multiplier_18.v".
    Found 8x8-bit multiplier for signal <operand> created at line 18.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier_18> synthesized.

Synthesizing Unit <multi_seven_seg_5>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/multi_seg_5.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_18_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_5> synthesized.

Synthesizing Unit <counter_10>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/counter_10.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_19_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <counter_10> synthesized.

Synthesizing Unit <seven_seg_11>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/seven_seg_11.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_11> synthesized.

Synthesizing Unit <decoder_12>.
    Related source file is "C:/Users/1001495/Documents/mojo/boole/work/planAhead/boole/boole.srcs/sources_1/imports/verilog/decoder_12.v".
    Summary:
	no macro.
Unit <decoder_12> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 2x1-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 12
 18-bit adder                                          : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 6
 5-bit adder                                           : 1
 9-bit addsub                                          : 1
# Registers                                            : 24
 1-bit register                                        : 16
 16-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 30-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 1
# Comparators                                          : 4
 4-bit comparator greater                              : 4
# Multiplexers                                         : 73
 1-bit 2-to-1 multiplexer                              : 34
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 6
 30-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 14
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 11-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 2
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 3
# Xors                                                 : 4
 1-bit xor2                                            : 3
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bin_to_dec_2>.
The following registers are absorbed into counter <M_c_q>: 1 register on signal <M_c_q>.
Unit <bin_to_dec_2> synthesized (advanced).

Synthesizing (advanced) Unit <button_conditioner_8>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_8> synthesized (advanced).

Synthesizing (advanced) Unit <counter_10>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_10> synthesized (advanced).

Synthesizing (advanced) Unit <game_4>.
	Multiplier <Mmult_n0151> in block <game_4> and adder/subtractor <Madd_M_turn_player_q_GND_6_o_add_31_OUT> in block <game_4> are combined into a MAC<Maddsub_n0151>.
Unit <game_4> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_11>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_11> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 2x1-to-3-bit MAC                                      : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 2
 4-bit adder                                           : 4
 5-bit adder                                           : 1
 9-bit addsub                                          : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 4
 4-bit comparator greater                              : 4
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 6
 30-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 14
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 11-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 2
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 3
# Xors                                                 : 4
 1-bit xor2                                            : 3
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <n_gen_0[13].n/M_last_q> in Unit <bin_to_dec_2> is equivalent to the following 5 FFs/Latches, which will be removed : <n_gen_0[12].n/M_last_q> <n_gen_0[11].n/M_last_q> <n_gen_0[10].n/M_last_q> <n_gen_0[9].n/M_last_q> <n_gen_0[8].n/M_last_q> 
WARNING:Xst:1293 - FF/Latch <n_gen_0[13].n/M_last_q> has a constant value of 0 in block <bin_to_dec_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mojo_top_0> ...

Optimizing unit <bin_to_dec_2> ...

Optimizing unit <game_4> ...

Optimizing unit <alu_9> ...

Optimizing unit <adder_15> ...
WARNING:Xst:2677 - Node <game/alu/multi/Mmult_operand> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 5.
FlipFlop game/M_turn_player_q has been replicated 1 time(s)
FlipFlop game/edge_detector/M_last_q has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <game/button_conditioner/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 112   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.630ns (Maximum Frequency: 131.062MHz)
   Minimum input arrival time before clock: 13.593ns
   Maximum output required time after clock: 8.456ns
   Maximum combinational path delay: 5.149ns

=========================================================================
