$comment
	File created using the following command:
		vcd file Lab5_DFF_Traf_Cont.msim.vcd -direction
$end
$date
	Thu Mar 27 13:02:46 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab5_dff_traf_cont_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " CW_L $end
$var wire 1 # D0 $end
$var wire 1 $ D1 $end
$var wire 1 % D2 $end
$var wire 1 & D3 $end
$var wire 1 ' EV $end
$var wire 1 ( Gr $end
$var wire 1 ) Q0 $end
$var wire 1 * Q1 $end
$var wire 1 + Q2 $end
$var wire 1 , Q3 $end
$var wire 1 - Re $end
$var wire 1 . Start_L $end
$var wire 1 / Ye $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var wire 1 3 devoe $end
$var wire 1 4 devclrn $end
$var wire 1 5 devpor $end
$var wire 1 6 ww_devoe $end
$var wire 1 7 ww_devclrn $end
$var wire 1 8 ww_devpor $end
$var wire 1 9 ww_D3 $end
$var wire 1 : ww_Q3 $end
$var wire 1 ; ww_Start_L $end
$var wire 1 < ww_CLK $end
$var wire 1 = ww_Q2 $end
$var wire 1 > ww_D2 $end
$var wire 1 ? ww_Q1 $end
$var wire 1 @ ww_D1 $end
$var wire 1 A ww_Q0 $end
$var wire 1 B ww_D0 $end
$var wire 1 C ww_CW_L $end
$var wire 1 D ww_EV $end
$var wire 1 E ww_Gr $end
$var wire 1 F ww_Re $end
$var wire 1 G ww_Ye $end
$var wire 1 H \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 I \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 J \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 K \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 L \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 M \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 N \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 O \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 P \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 Q \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 R \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 S \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 T \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 U \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 V \D3~output_o\ $end
$var wire 1 W \Q3~output_o\ $end
$var wire 1 X \Q2~output_o\ $end
$var wire 1 Y \D2~output_o\ $end
$var wire 1 Z \Q1~output_o\ $end
$var wire 1 [ \D1~output_o\ $end
$var wire 1 \ \Q0~output_o\ $end
$var wire 1 ] \D0~output_o\ $end
$var wire 1 ^ \Gr~output_o\ $end
$var wire 1 _ \Re~output_o\ $end
$var wire 1 ` \Ye~output_o\ $end
$var wire 1 a \CLK~input_o\ $end
$var wire 1 b \Start_L~input_o\ $end
$var wire 1 c \inst2~q\ $end
$var wire 1 d \EV~input_o\ $end
$var wire 1 e \CW_L~input_o\ $end
$var wire 1 f \inst|D1~2_combout\ $end
$var wire 1 g \inst|D3~0_combout\ $end
$var wire 1 h \inst|D1~0_combout\ $end
$var wire 1 i \inst|D1~1_combout\ $end
$var wire 1 j \inst|D1~3_combout\ $end
$var wire 1 k \inst6~q\ $end
$var wire 1 l \inst|D0~0_combout\ $end
$var wire 1 m \inst|D0~1_combout\ $end
$var wire 1 n \inst|D0~2_combout\ $end
$var wire 1 o \inst7~q\ $end
$var wire 1 p \inst|D2~0_combout\ $end
$var wire 1 q \inst|D2~1_combout\ $end
$var wire 1 r \inst|D2~2_combout\ $end
$var wire 1 s \inst3~q\ $end
$var wire 1 t \inst|D3~1_combout\ $end
$var wire 1 u \inst|D3~2_combout\ $end
$var wire 1 v \inst|Gr~0_combout\ $end
$var wire 1 w \inst|Re~0_combout\ $end
$var wire 1 x \inst|Ye~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
0'
1(
0)
0*
0+
0,
0-
1.
0/
00
11
x2
13
14
15
16
17
18
09
0:
1;
0<
0=
0>
0?
0@
0A
1B
0C
0D
1E
0F
0G
0R
zS
zT
zU
0V
0W
0X
0Y
0Z
0[
0\
1]
1^
0_
0`
0a
1b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
0m
1n
0o
0p
0q
0r
0s
0t
0u
1v
0w
0x
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
$end
#25000
1!
1'
1<
1D
1d
1a
1o
1h
0n
1q
0]
1\
1r
1i
0h
1j
0B
1A
1[
1Y
0i
0#
1)
1@
1>
1$
1%
#50000
0!
0<
0a
#75000
1!
0'
1<
0D
0d
1a
1k
0o
1s
1g
0q
1X
0\
1Z
0r
0g
1n
1h
0j
1l
1q
0v
1x
1=
0A
1?
1`
0^
0[
1]
0Y
1r
1i
1+
0)
1*
1G
0E
0@
1B
0>
1Y
1j
1/
0(
0$
1#
0%
1>
1[
1%
1@
1$
#100000
0!
0<
0a
#125000
1!
1<
1a
1o
1\
1g
0h
0n
0q
1t
1w
0x
1A
0`
1_
0]
0r
0i
1u
1)
0G
1F
0B
1V
0Y
0j
0/
1-
0#
19
0>
0[
1&
0%
0@
0$
#150000
0!
0<
0a
#175000
1!
1<
1a
1c
0k
0o
0s
0X
0\
0Z
1W
0g
1n
0=
0A
0?
1:
1]
0+
0)
0*
1,
1B
1#
#200000
0!
0<
0a
#225000
1!
1<
1a
1o
1\
1g
1j
0n
1A
0]
1[
1)
0B
1@
0#
1$
#250000
0!
0<
0a
#275000
1!
1<
1a
1k
0o
0\
1Z
0g
1n
0j
0l
1m
0u
0A
1?
0V
0[
1]
1i
1u
0)
1*
09
0@
1B
1V
1j
0&
0$
1#
19
1[
1&
1@
1$
#300000
0!
0<
0a
#325000
1!
1<
1a
1o
1\
1g
0n
1q
1A
0]
0i
0u
1)
0B
0V
0j
0#
09
0[
0&
0@
0$
#350000
0!
0<
0a
#375000
1!
1<
1a
0c
0k
0o
0\
0Z
0W
0g
1n
0q
1u
0m
1r
0t
1v
0w
0A
0?
0:
0_
1^
1Y
1V
1]
0r
0u
0)
0*
0,
0F
1E
1>
19
1B
0V
0Y
0-
1(
1%
1&
1#
09
0>
0&
0%
#400000
0!
0<
0a
#425000
1!
1<
1a
1o
1\
1g
1j
0n
1A
0]
1[
1)
0B
1@
0#
1$
#450000
0!
0<
0a
#475000
1!
1<
1a
1k
0o
0\
1Z
0g
1n
1h
0j
0A
1?
0[
1]
1i
0)
1*
0@
1B
1j
0$
1#
1[
1@
1$
#500000
0!
0<
0a
#525000
1!
1<
1a
1o
1\
1g
0h
0n
1q
1A
0]
1r
0i
1)
0B
1Y
0j
0#
1>
0[
1%
0@
0$
#550000
0!
0<
0a
#575000
1!
1<
1a
0k
0o
1s
1X
0\
0Z
0g
1n
1l
1m
0q
1=
0A
0?
1]
0r
0n
1+
0)
0*
1B
0]
0Y
1#
0B
0>
0#
0%
#600000
0!
0<
0a
#625000
1!
1<
1a
0s
0X
0l
0m
0=
1n
0+
1]
1B
1#
#650000
0!
0<
0a
#675000
1!
1<
1a
1o
1\
1g
1j
0n
1A
0]
1[
1)
0B
1@
0#
1$
#700000
0!
0<
0a
#725000
1!
1<
1a
1k
0o
0\
1Z
0g
1n
1h
0j
0A
1?
0[
1]
1i
0)
1*
0@
1B
1j
0$
1#
1[
1@
1$
#750000
0!
0<
0a
#775000
1!
1<
1a
1o
1\
1g
0h
0n
1q
1A
0]
1r
0i
1)
0B
1Y
0j
0#
1>
0[
1%
0@
0$
#800000
0!
0<
0a
#825000
1!
1<
1a
0k
0o
1s
1X
0\
0Z
0g
1n
1l
1m
0q
1=
0A
0?
1]
0r
0n
1+
0)
0*
1B
0]
0Y
1#
0B
0>
0#
0%
#850000
0!
0<
0a
#875000
1!
1<
1a
0s
0X
0l
0m
0=
1n
0+
1]
1B
1#
#900000
0!
0<
0a
#925000
1!
1<
1a
1o
1\
1g
1j
0n
1A
0]
1[
1)
0B
1@
0#
1$
#950000
0!
0<
0a
#975000
1!
1<
1a
1k
0o
0\
1Z
0g
1n
1h
0j
0A
1?
0[
1]
1i
0)
1*
0@
1B
1j
0$
1#
1[
1@
1$
#1000000
0!
0<
0a
#1025000
1!
1<
1a
1o
1\
1g
0h
0n
1q
1A
0]
1r
0i
1)
0B
1Y
0j
0#
1>
0[
1%
0@
0$
#1050000
0!
0<
0a
#1075000
1!
1<
1a
0k
0o
1s
1X
0\
0Z
0g
1n
1l
1m
0q
1=
0A
0?
1]
0r
0n
1+
0)
0*
1B
0]
0Y
1#
0B
0>
0#
0%
#1100000
0!
0<
0a
#1125000
1!
1<
1a
0s
0X
0l
0m
0=
1n
0+
1]
1B
1#
#1150000
0!
0<
0a
#1175000
1!
1<
1a
1o
1\
1g
1j
0n
1A
0]
1[
1)
0B
1@
0#
1$
#1200000
