# Pipelined processor
pipeline-based processor simualtion with **VHDL** language, that contains five processing stages:
* Fetch Stage
* Decode Stage
* Execute Stage
* Memory Stage
* Write Back Stage

---![gifFile](https://user-images.githubusercontent.com/62177195/148704431-4e78a12b-19aa-43e1-9b9d-443257935e49.gif)

!["img"](Images/gifFile.gif)
