INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/SET_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SET_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEXT_INPUT_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FILE_INPUT_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/POS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity POS_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/ANY_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANY_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/RBYTE_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RBYTE_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/BACK_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BACK_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity STATE_CONTROLLOR_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/NBYTE_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NBYTE_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/BYTE_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BYTE_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/OBYTE_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OBYTE_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/RSET_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSET_VHDL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROLLOR_VHDL
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:441]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:442]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:435]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd ignored due to errors
