git clone --depth 1 --no-tags https://github.com/slimzwq/ZY_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563802731
git clone --depth 1 --no-tags https://github.com/heinriche8/CodingProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563968234
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563884432
git clone --depth 1 --no-tags https://github.com/giver-kdk/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563746902
git clone --depth 1 --no-tags https://github.com/Nalinaa/Sequential_Crt_asgn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563915506
git clone --depth 1 --no-tags https://github.com/hare-care/ECE-361-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564613008
git clone --depth 1 --no-tags https://github.com/usmank11/PWM-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564138392
git clone --depth 1 --no-tags https://github.com/fritzbauer/litex_instance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567815551
git clone --depth 1 --no-tags https://github.com/gcardi/ToySemaphore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567242437
git clone --depth 1 --no-tags https://github.com/ujwalnk/VerilogBasics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567605892
git clone --depth 1 --no-tags https://github.com/SpenceJohnstonProjects/Verilog_UART_receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568993149
git clone --depth 1 --no-tags https://github.com/illusoryw/RiscvCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568807348
git clone --depth 1 --no-tags https://github.com/Ribizz007/32-bit-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564479015
git clone --depth 1 --no-tags https://github.com/dhirajahire66/Verilog_Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568791357
git clone --depth 1 --no-tags https://github.com/plapacz6/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563987610
git clone --depth 1 --no-tags https://github.com/Cyber-E-J/riscv-cache-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567135388
git clone --depth 1 --no-tags https://github.com/Ohgram/add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568149525
git clone --depth 1 --no-tags https://github.com/yoadsn/cpu-garage-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568140331
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec12-net.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567853955
git clone --depth 1 --no-tags https://github.com/SuperChamp234/eyrc22_SB_2999.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567681175
git clone --depth 1 --no-tags https://github.com/rqtrinh/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569013480
git clone --depth 1 --no-tags https://github.com/rida-fatima03/PianoTiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568423342
git clone --depth 1 --no-tags https://github.com/gsrinidhi/Navigation_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564227572
git clone --depth 1 --no-tags https://github.com/Ting-777/Pong_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565449894
git clone --depth 1 --no-tags https://github.com/zxdfcv/BUAA_CO_P5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565114487
git clone --depth 1 --no-tags https://github.com/noemiabril/NeoGeo_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564422351
git clone --depth 1 --no-tags https://github.com/iandailis/jtag_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565243038
git clone --depth 1 --no-tags https://github.com/eicherbe/Eicherbe-EtchASketch-ECE287.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563609729
git clone --depth 1 --no-tags https://github.com/suixintt/xilinx_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563630519
git clone --depth 1 --no-tags https://github.com/lopez-seb/5-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569559801
git clone --depth 1 --no-tags https://github.com/zenmaee/EC311project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569109745
git clone --depth 1 --no-tags https://github.com/pratikbhuran/sequence_detector_mealy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569227874
git clone --depth 1 --no-tags https://github.com/chienthan-cucu/Integrator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570695580
git clone --depth 1 --no-tags https://github.com/cvillanue/FPGA-Prototyping-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570721102
git clone --depth 1 --no-tags https://github.com/MohamedAliYounis/ASU_GP22_GF180MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566680717
git clone --depth 1 --no-tags https://github.com/HoganZinger/COAD-labs-2021-fall-HITSZ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563751458
git clone --depth 1 --no-tags https://github.com/RageHyperNOVA/FY-Project-Hardware-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563761408
git clone --depth 1 --no-tags https://github.com/danielaberic/Fibonacci-sequence-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564469743
git clone --depth 1 --no-tags https://github.com/mole99/caravel_wfg_gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566013700
git clone --depth 1 --no-tags https://github.com/bruhe002/Certified_Preowned_Processor_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565595307
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Han-Carlson-Adder-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565797159
git clone --depth 1 --no-tags https://github.com/ahmetenesturan/SSTU_deney4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565512135
git clone --depth 1 --no-tags https://github.com/euclidone/cs3650_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566470554
git clone --depth 1 --no-tags https://github.com/HuseyinEmreAksoy/Kernel_Image_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566474282
git clone --depth 1 --no-tags https://github.com/Tigerfriend1/Automatic-Traffic-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565334726
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-power.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564043144
git clone --depth 1 --no-tags https://github.com/HimanshuPandey09/ParameterizedCarryIncrementAdderwithVariableGroupSize.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564130847
git clone --depth 1 --no-tags https://github.com/Sai-Pranav2503/Verilog_Stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569832627
git clone --depth 1 --no-tags https://github.com/deepsita/AXPOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569691812
git clone --depth 1 --no-tags https://github.com/ashikurrahmanbhuiyan/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569261427
git clone --depth 1 --no-tags https://github.com/Zh0uzZ/fft_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570522966
git clone --depth 1 --no-tags https://github.com/YangZiyi121/SimpleTest_Tcp-ip-stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570053933
git clone --depth 1 --no-tags https://github.com/swpang/number-baseball-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568917163
git clone --depth 1 --no-tags https://github.com/Brayanjoya/FroggerSED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569046556
git clone --depth 1 --no-tags https://github.com/ohsolution/LogicCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569687397
git clone --depth 1 --no-tags https://github.com/PenguinX7/FP162INT8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570520851
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/Traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566320166
git clone --depth 1 --no-tags https://github.com/Melfes233/lab-digital-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567253508
git clone --depth 1 --no-tags https://github.com/Jovanney/Microwave_oven_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567831288
git clone --depth 1 --no-tags https://github.com/GnarlyMshtep/verilog_binary_refinement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567575977
git clone --depth 1 --no-tags https://github.com/PrasunDatta/4-bit-PC-Using-VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567404914
git clone --depth 1 --no-tags https://github.com/YusukeSuzuki160/FPGA_VoiceChanger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564305706
git clone --depth 1 --no-tags https://github.com/AndreMorenoGoveia/SistemasDigitais1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569494330
git clone --depth 1 --no-tags https://github.com/Gowthamsiva1506/SPI-IP-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569834966
git clone --depth 1 --no-tags https://github.com/RAHULSG99/ACA-VERILOG-ASSIGNMENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569758891
git clone --depth 1 --no-tags https://github.com/Nagarjun444/Boolen-function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570643473
git clone --depth 1 --no-tags https://github.com/proppy/tiny_user_project_inverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570226709
git clone --depth 1 --no-tags https://github.com/proppy/tiny_user_project_ising.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570231226
git clone --depth 1 --no-tags https://github.com/RW9UAO/zx_vga_scandoubler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570206095
git clone --depth 1 --no-tags https://github.com/matanlaviv98/LearningNandToTetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570279816
git clone --depth 1 --no-tags https://github.com/guaihaizzz/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570355713
git clone --depth 1 --no-tags https://github.com/hyogyeom/Mini_Buzzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566152210
git clone --depth 1 --no-tags https://github.com/Janavind/pico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569035866
git clone --depth 1 --no-tags https://github.com/Zh0uzZ/fft_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566605221
git clone --depth 1 --no-tags https://github.com/KamikazeVildsvin/mixed_signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566710209
git clone --depth 1 --no-tags https://github.com/Bun-chan/MajorityVoteVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568324817
git clone --depth 1 --no-tags https://github.com/xuy50/550_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564873302
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/FFT-implementation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565074794
git clone --depth 1 --no-tags https://github.com/SwojanDatta/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565075428
git clone --depth 1 --no-tags https://github.com/GModule/jailout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565608118
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/lsi_imregion_max.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567094426
git clone --depth 1 --no-tags https://github.com/koheian/cravel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567189019
git clone --depth 1 --no-tags https://github.com/wei-zhanpeng/fhm_ps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563720908
git clone --depth 1 --no-tags https://github.com/Tafhimbn/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564155075
git clone --depth 1 --no-tags https://github.com/nagasamudramkarthik/221-mem-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565527652
git clone --depth 1 --no-tags https://github.com/anonmw/CMPE299.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564871389
git clone --depth 1 --no-tags https://github.com/averageFOSSenjoyer/s2vFish.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564939534
git clone --depth 1 --no-tags https://github.com/achakrabor24/552-phase-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564912897
git clone --depth 1 --no-tags https://github.com/arshini-g/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564427464
git clone --depth 1 --no-tags https://github.com/avb6403/CPET_561_GIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564963681
git clone --depth 1 --no-tags https://github.com/Aymane-Aeris-El-Asslouj/ECE369_competition_winner_FPGA_multicore_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569569663
git clone --depth 1 --no-tags https://github.com/Coooookie0913/CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566801312
