
Loading design for application trce from file divosc00_divosc00.ncd.
Design name: divOsc00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 16 09:04:54 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o divOsc00_divOsc00.twr -gui -msgset C:/Users/braya/Downloads/Arquitectura de computadoras/06-projectDiamond-1erParc/12_13_divOsc00/promote.xml divOsc00_divOsc00.ncd divOsc00_divOsc00.prf 
Design file:     divosc00_divosc00.ncd
Preference file: divosc00_divosc00.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[21]  (to clkaux +)

   Delay:              16.217ns  (47.3% logic, 52.7% route), 21 logic levels.

 Constraint Details:

     16.217ns physical path delay C01/SLICE_8 to C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.386ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     1.320     R16C15B.F0 to     R15C16D.A1 C01/N_78
CTOF_DEL    ---     0.497     R15C16D.A1 to     R15C16D.F1 C01/SLICE_20
ROUTE         3     0.456     R15C16D.F1 to     R15C16D.C0 C01/N_87
CTOF_DEL    ---     0.497     R15C16D.C0 to     R15C16D.F0 C01/SLICE_20
ROUTE         1     0.649     R15C16D.F0 to     R15C14D.D0 C01/N_66
CTOF_DEL    ---     0.497     R15C14D.D0 to     R15C14D.F0 C01/SLICE_14
ROUTE         1     0.317     R15C14D.F0 to     R15C15A.D1 C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.497     R15C15A.D1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO C01/SLICE_3
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO C01/SLICE_2
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.588    R17C16D.FCI to     R17C16D.F0 C01/SLICE_1
ROUTE         1     0.000     R17C16D.F0 to    R17C16D.DI0 C01/sdiv_11[21] (to clkaux)
                  --------
                   16.217   (47.3% logic, 52.7% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16D.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[21]  (to clkaux +)

   Delay:              16.217ns  (47.3% logic, 52.7% route), 21 logic levels.

 Constraint Details:

     16.217ns physical path delay C01/SLICE_8 to C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.386ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     1.320     R16C15B.F0 to     R15C16D.A1 C01/N_78
CTOF_DEL    ---     0.497     R15C16D.A1 to     R15C16D.F1 C01/SLICE_20
ROUTE         3     0.666     R15C16D.F1 to     R15C14D.D1 C01/N_87
CTOF_DEL    ---     0.497     R15C14D.D1 to     R15C14D.F1 C01/SLICE_14
ROUTE         1     0.439     R15C14D.F1 to     R15C14D.C0 C01/N_23
CTOF_DEL    ---     0.497     R15C14D.C0 to     R15C14D.F0 C01/SLICE_14
ROUTE         1     0.317     R15C14D.F0 to     R15C15A.D1 C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.497     R15C15A.D1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO C01/SLICE_3
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO C01/SLICE_2
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.588    R17C16D.FCI to     R17C16D.F0 C01/SLICE_1
ROUTE         1     0.000     R17C16D.F0 to    R17C16D.DI0 C01/sdiv_11[21] (to clkaux)
                  --------
                   16.217   (47.3% logic, 52.7% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16D.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.490ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[20]  (to clkaux +)

   Delay:              16.113ns  (46.9% logic, 53.1% route), 20 logic levels.

 Constraint Details:

     16.113ns physical path delay C01/SLICE_8 to C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.490ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     1.320     R16C15B.F0 to     R15C16D.A1 C01/N_78
CTOF_DEL    ---     0.497     R15C16D.A1 to     R15C16D.F1 C01/SLICE_20
ROUTE         3     0.456     R15C16D.F1 to     R15C16D.C0 C01/N_87
CTOF_DEL    ---     0.497     R15C16D.C0 to     R15C16D.F0 C01/SLICE_20
ROUTE         1     0.649     R15C16D.F0 to     R15C14D.D0 C01/N_66
CTOF_DEL    ---     0.497     R15C14D.D0 to     R15C14D.F0 C01/SLICE_14
ROUTE         1     0.317     R15C14D.F0 to     R15C15A.D1 C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.497     R15C15A.D1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO C01/SLICE_3
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.646    R17C16C.FCI to     R17C16C.F1 C01/SLICE_2
ROUTE         1     0.000     R17C16C.F1 to    R17C16C.DI1 C01/sdiv_11[20] (to clkaux)
                  --------
                   16.113   (46.9% logic, 53.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16C.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.490ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[20]  (to clkaux +)

   Delay:              16.113ns  (46.9% logic, 53.1% route), 20 logic levels.

 Constraint Details:

     16.113ns physical path delay C01/SLICE_8 to C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.490ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     1.320     R16C15B.F0 to     R15C16D.A1 C01/N_78
CTOF_DEL    ---     0.497     R15C16D.A1 to     R15C16D.F1 C01/SLICE_20
ROUTE         3     0.666     R15C16D.F1 to     R15C14D.D1 C01/N_87
CTOF_DEL    ---     0.497     R15C14D.D1 to     R15C14D.F1 C01/SLICE_14
ROUTE         1     0.439     R15C14D.F1 to     R15C14D.C0 C01/N_23
CTOF_DEL    ---     0.497     R15C14D.C0 to     R15C14D.F0 C01/SLICE_14
ROUTE         1     0.317     R15C14D.F0 to     R15C15A.D1 C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.497     R15C15A.D1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO C01/SLICE_3
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.646    R17C16C.FCI to     R17C16C.F1 C01/SLICE_2
ROUTE         1     0.000     R17C16C.F1 to    R17C16C.DI1 C01/sdiv_11[20] (to clkaux)
                  --------
                   16.113   (46.9% logic, 53.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16C.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.522ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[21]  (to clkaux +)

   Delay:              16.081ns  (44.6% logic, 55.4% route), 20 logic levels.

 Constraint Details:

     16.081ns physical path delay C01/SLICE_8 to C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.522ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     0.977     R16C15B.F0 to     R15C16A.D1 C01/N_78
CTOF_DEL    ---     0.497     R15C16A.D1 to     R15C16A.F1 C01/SLICE_13
ROUTE         1     0.697     R15C16A.F1 to     R15C16A.B0 C01/N_58
CTOF_DEL    ---     0.497     R15C16A.B0 to     R15C16A.F0 C01/SLICE_13
ROUTE         1     1.429     R15C16A.F0 to     R15C15A.B1 C01/N_19
CTOF_DEL    ---     0.497     R15C15A.B1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO C01/SLICE_3
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO C01/SLICE_2
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.588    R17C16D.FCI to     R17C16D.F0 C01/SLICE_1
ROUTE         1     0.000     R17C16D.F0 to    R17C16D.DI0 C01/sdiv_11[21] (to clkaux)
                  --------
                   16.081   (44.6% logic, 55.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16D.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.548ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[19]  (to clkaux +)

   Delay:              16.055ns  (46.7% logic, 53.3% route), 20 logic levels.

 Constraint Details:

     16.055ns physical path delay C01/SLICE_8 to C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.548ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     1.320     R16C15B.F0 to     R15C16D.A1 C01/N_78
CTOF_DEL    ---     0.497     R15C16D.A1 to     R15C16D.F1 C01/SLICE_20
ROUTE         3     0.666     R15C16D.F1 to     R15C14D.D1 C01/N_87
CTOF_DEL    ---     0.497     R15C14D.D1 to     R15C14D.F1 C01/SLICE_14
ROUTE         1     0.439     R15C14D.F1 to     R15C14D.C0 C01/N_23
CTOF_DEL    ---     0.497     R15C14D.C0 to     R15C14D.F0 C01/SLICE_14
ROUTE         1     0.317     R15C14D.F0 to     R15C15A.D1 C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.497     R15C15A.D1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO C01/SLICE_3
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI C01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.588    R17C16C.FCI to     R17C16C.F0 C01/SLICE_2
ROUTE         1     0.000     R17C16C.F0 to    R17C16C.DI0 C01/sdiv_11[19] (to clkaux)
                  --------
                   16.055   (46.7% logic, 53.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16C.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.548ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[19]  (to clkaux +)

   Delay:              16.055ns  (46.7% logic, 53.3% route), 20 logic levels.

 Constraint Details:

     16.055ns physical path delay C01/SLICE_8 to C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.548ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     1.320     R16C15B.F0 to     R15C16D.A1 C01/N_78
CTOF_DEL    ---     0.497     R15C16D.A1 to     R15C16D.F1 C01/SLICE_20
ROUTE         3     0.456     R15C16D.F1 to     R15C16D.C0 C01/N_87
CTOF_DEL    ---     0.497     R15C16D.C0 to     R15C16D.F0 C01/SLICE_20
ROUTE         1     0.649     R15C16D.F0 to     R15C14D.D0 C01/N_66
CTOF_DEL    ---     0.497     R15C14D.D0 to     R15C14D.F0 C01/SLICE_14
ROUTE         1     0.317     R15C14D.F0 to     R15C15A.D1 C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.497     R15C15A.D1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO C01/SLICE_3
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI C01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.588    R17C16C.FCI to     R17C16C.F0 C01/SLICE_2
ROUTE         1     0.000     R17C16C.F0 to    R17C16C.DI0 C01/sdiv_11[19] (to clkaux)
                  --------
                   16.055   (46.7% logic, 53.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16C.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.626ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[20]  (to clkaux +)

   Delay:              15.977ns  (44.2% logic, 55.8% route), 19 logic levels.

 Constraint Details:

     15.977ns physical path delay C01/SLICE_8 to C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.626ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     0.977     R16C15B.F0 to     R15C16A.D1 C01/N_78
CTOF_DEL    ---     0.497     R15C16A.D1 to     R15C16A.F1 C01/SLICE_13
ROUTE         1     0.697     R15C16A.F1 to     R15C16A.B0 C01/N_58
CTOF_DEL    ---     0.497     R15C16A.B0 to     R15C16A.F0 C01/SLICE_13
ROUTE         1     1.429     R15C16A.F0 to     R15C15A.B1 C01/N_19
CTOF_DEL    ---     0.497     R15C15A.B1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO C01/SLICE_3
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.646    R17C16C.FCI to     R17C16C.F1 C01/SLICE_2
ROUTE         1     0.000     R17C16C.F1 to    R17C16C.DI1 C01/sdiv_11[20] (to clkaux)
                  --------
                   15.977   (44.2% logic, 55.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16C.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[18]  (to clkaux +)

   Delay:              15.951ns  (46.4% logic, 53.6% route), 19 logic levels.

 Constraint Details:

     15.951ns physical path delay C01/SLICE_8 to C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.652ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     1.320     R16C15B.F0 to     R15C16D.A1 C01/N_78
CTOF_DEL    ---     0.497     R15C16D.A1 to     R15C16D.F1 C01/SLICE_20
ROUTE         3     0.456     R15C16D.F1 to     R15C16D.C0 C01/N_87
CTOF_DEL    ---     0.497     R15C16D.C0 to     R15C16D.F0 C01/SLICE_20
ROUTE         1     0.649     R15C16D.F0 to     R15C14D.D0 C01/N_66
CTOF_DEL    ---     0.497     R15C14D.D0 to     R15C14D.F0 C01/SLICE_14
ROUTE         1     0.317     R15C14D.F0 to     R15C15A.D1 C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.497     R15C15A.D1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.646    R17C16B.FCI to     R17C16B.F1 C01/SLICE_3
ROUTE         1     0.000     R17C16B.F1 to    R17C16B.DI1 C01/sdiv_11[18] (to clkaux)
                  --------
                   15.951   (46.4% logic, 53.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16B.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[8]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[18]  (to clkaux +)

   Delay:              15.951ns  (46.4% logic, 53.6% route), 19 logic levels.

 Constraint Details:

     15.951ns physical path delay C01/SLICE_8 to C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.652ns

 Physical Path Details:

      Data path C01/SLICE_8 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C15A.CLK to     R17C15A.Q1 C01/SLICE_8 (from clkaux)
ROUTE         2     1.865     R17C15A.Q1 to     R16C14C.B1 C01/sdiv[8]
CTOF_DEL    ---     0.497     R16C14C.B1 to     R16C14C.F1 C01/SLICE_32
ROUTE         1     1.429     R16C14C.F1 to     R16C15B.B1 C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.497     R16C15B.B1 to     R16C15B.F1 C01/SLICE_22
ROUTE         4     0.464     R16C15B.F1 to     R16C15B.C0 C01/N_76
CTOF_DEL    ---     0.497     R16C15B.C0 to     R16C15B.F0 C01/SLICE_22
ROUTE         3     1.320     R16C15B.F0 to     R15C16D.A1 C01/N_78
CTOF_DEL    ---     0.497     R15C16D.A1 to     R15C16D.F1 C01/SLICE_20
ROUTE         3     0.666     R15C16D.F1 to     R15C14D.D1 C01/N_87
CTOF_DEL    ---     0.497     R15C14D.D1 to     R15C14D.F1 C01/SLICE_14
ROUTE         1     0.439     R15C14D.F1 to     R15C14D.C0 C01/N_23
CTOF_DEL    ---     0.497     R15C14D.C0 to     R15C14D.F0 C01/SLICE_14
ROUTE         1     0.317     R15C14D.F0 to     R15C15A.D1 C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.497     R15C15A.D1 to     R15C15A.F1 C01/SLICE_17
ROUTE         2     0.706     R15C15A.F1 to     R15C15A.B0 C01/N_14
CTOF_DEL    ---     0.497     R15C15A.B0 to     R15C15A.F0 C01/SLICE_17
ROUTE         1     1.344     R15C15A.F0 to     R17C14A.B0 C01/N_5_i
C0TOFCO_DE  ---     1.029     R17C14A.B0 to    R17C14A.FCO C01/SLICE_0
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C14B.FCI to    R17C14B.FCO C01/SLICE_11
ROUTE         1     0.000    R17C14B.FCO to    R17C14C.FCI C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C14C.FCI to    R17C14C.FCO C01/SLICE_10
ROUTE         1     0.000    R17C14C.FCO to    R17C14D.FCI C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C14D.FCI to    R17C14D.FCO C01/SLICE_9
ROUTE         1     0.000    R17C14D.FCO to    R17C15A.FCI C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C15A.FCI to    R17C15A.FCO C01/SLICE_8
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO C01/SLICE_7
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO C01/SLICE_6
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO C01/SLICE_5
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO C01/SLICE_4
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI C01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.646    R17C16B.FCI to     R17C16B.F1 C01/SLICE_3
ROUTE         1     0.000     R17C16B.F1 to    R17C16B.DI1 C01/sdiv_11[18] (to clkaux)
                  --------
                   15.951   (46.4% logic, 53.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C15A.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.224        OSC.OSC to    R17C16B.CLK clkaux
                  --------
                    4.224   (0.0% logic, 100.0% route), 0 logic levels.

Report:   61.039MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkaux" 2.080000 MHz ;   |    2.080 MHz|   61.039 MHz|  21  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clkaux   Source: C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "clkaux" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6875 paths, 1 nets, and 182 connections (76.79% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 16 09:04:54 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o divOsc00_divOsc00.twr -gui -msgset C:/Users/braya/Downloads/Arquitectura de computadoras/06-projectDiamond-1erParc/12_13_divOsc00/promote.xml divOsc00_divOsc00.ncd divOsc00_divOsc00.prf 
Design file:     divosc00_divosc00.ncd
Preference file: divosc00_divosc00.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[17]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[17]  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_3 to C01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_3 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R17C16B.CLK to     R17C16B.Q0 C01/SLICE_3 (from clkaux)
ROUTE         4     0.129     R17C16B.Q0 to     R17C16B.A0 C01/sdiv[17]
CTOF_DEL    ---     0.099     R17C16B.A0 to     R17C16B.F0 C01/SLICE_3
ROUTE         1     0.000     R17C16B.F0 to    R17C16B.DI0 C01/sdiv_11[17] (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16B.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16B.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[16]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[16]  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_4 to C01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_4 to C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R17C16A.CLK to     R17C16A.Q1 C01/SLICE_4 (from clkaux)
ROUTE         4     0.129     R17C16A.Q1 to     R17C16A.A1 C01/sdiv[16]
CTOF_DEL    ---     0.099     R17C16A.A1 to     R17C16A.F1 C01/SLICE_4
ROUTE         1     0.000     R17C16A.F1 to    R17C16A.DI1 C01/sdiv_11[16] (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16A.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16A.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[9]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[9]  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_7 to C01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_7 to C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R17C15B.CLK to     R17C15B.Q0 C01/SLICE_7 (from clkaux)
ROUTE         2     0.129     R17C15B.Q0 to     R17C15B.A0 C01/sdiv[9]
CTOF_DEL    ---     0.099     R17C15B.A0 to     R17C15B.F0 C01/SLICE_7
ROUTE         1     0.000     R17C15B.F0 to    R17C15B.DI0 C01/sdiv_11[9] (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C15B.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C15B.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[4]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[4]  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_10 to C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_10 to C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R17C14C.CLK to     R17C14C.Q1 C01/SLICE_10 (from clkaux)
ROUTE         2     0.129     R17C14C.Q1 to     R17C14C.A1 C01/sdiv[4]
CTOF_DEL    ---     0.099     R17C14C.A1 to     R17C14C.F1 C01/SLICE_10
ROUTE         1     0.000     R17C14C.F1 to    R17C14C.DI1 C01/sdiv_11[4] (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C14C.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C14C.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[1]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[1]  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_11 to C01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_11 to C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R17C14B.CLK to     R17C14B.Q0 C01/SLICE_11 (from clkaux)
ROUTE         2     0.129     R17C14B.Q0 to     R17C14B.A0 C01/sdiv[1]
CTOF_DEL    ---     0.099     R17C14B.A0 to     R17C14B.F0 C01/SLICE_11
ROUTE         1     0.000     R17C14B.F0 to    R17C14B.DI0 C01/sdiv_11[1] (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C14B.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C14B.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[15]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[15]  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_4 to C01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_4 to C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R17C16A.CLK to     R17C16A.Q0 C01/SLICE_4 (from clkaux)
ROUTE         6     0.129     R17C16A.Q0 to     R17C16A.A0 C01/sdiv[15]
CTOF_DEL    ---     0.099     R17C16A.A0 to     R17C16A.F0 C01/SLICE_4
ROUTE         1     0.000     R17C16A.F0 to    R17C16A.DI0 C01/sdiv_11[15] (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16A.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16A.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[0]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[0]  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_0 to C01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_0 to C01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R17C14A.CLK to     R17C14A.Q1 C01/SLICE_0 (from clkaux)
ROUTE         2     0.129     R17C14A.Q1 to     R17C14A.A1 C01/sdiv[0]
CTOF_DEL    ---     0.099     R17C14A.A1 to     R17C14A.F1 C01/SLICE_0
ROUTE         1     0.000     R17C14A.F1 to    R17C14A.DI1 C01/sdiv_11[0] (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C14A.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C14A.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[20]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[20]  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_2 to C01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_2 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R17C16C.CLK to     R17C16C.Q1 C01/SLICE_2 (from clkaux)
ROUTE         5     0.129     R17C16C.Q1 to     R17C16C.A1 C01/sdiv[20]
CTOF_DEL    ---     0.099     R17C16C.A1 to     R17C16C.F1 C01/SLICE_2
ROUTE         1     0.000     R17C16C.F1 to    R17C16C.DI1 C01/sdiv_11[20] (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16C.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16C.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/oscOut  (from clkaux +)
   Destination:    FF         Data in        C01/oscOut  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_12 to C01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_12 to C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R14C18A.CLK to     R14C18A.Q0 C01/SLICE_12 (from clkaux)
ROUTE         2     0.129     R14C18A.Q0 to     R14C18A.A0 oscOut0_c
CTOF_DEL    ---     0.099     R14C18A.A0 to     R14C18A.F0 C01/SLICE_12
ROUTE         1     0.000     R14C18A.F0 to    R14C18A.DI0 C01/oscOut_0 (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R14C18A.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R14C18A.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              C01/sdiv[18]  (from clkaux +)
   Destination:    FF         Data in        C01/sdiv[18]  (to clkaux +)

   Delay:               0.359ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.359ns physical path delay C01/SLICE_3 to C01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.372ns

 Physical Path Details:

      Data path C01/SLICE_3 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R17C16B.CLK to     R17C16B.Q1 C01/SLICE_3 (from clkaux)
ROUTE         5     0.129     R17C16B.Q1 to     R17C16B.A1 C01/sdiv[18]
CTOF_DEL    ---     0.099     R17C16B.A1 to     R17C16B.F1 C01/SLICE_3
ROUTE         1     0.000     R17C16B.F1 to    R17C16B.DI1 C01/sdiv_11[18] (to clkaux)
                  --------
                    0.359   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C00/OSCInst0 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16B.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C00/OSCInst0 to C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.412        OSC.OSC to    R17C16B.CLK clkaux
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkaux" 2.080000 MHz ;   |     0.000 ns|     0.372 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clkaux   Source: C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "clkaux" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6875 paths, 1 nets, and 182 connections (76.79% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

