0.6
2019.1
May 24 2019
15:06:07
C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/ip/vio_0_2/sim/vio_0.v,1637894406,verilog,,C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/new/c_root.v,,vio_0,,,../../../../cube_root.srcs/sources_1/ip/vio_0_2/hdl,,,,,
C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/new/top_module.v,1637894506,verilog,,,,top_module,,,../../../../cube_root.srcs/sources_1/ip/vio_0_2/hdl,,,,,
E:/STUDY/Books/Electronica/microcontrollers/BITS/sem 1/Reconfigurable computing/Assignments/Assignment 2/Cube_Root/cube_root.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/STUDY/Books/Electronica/microcontrollers/BITS/sem 1/Reconfigurable computing/Assignments/Assignment 2/Cube_Root/cube_root.srcs/sim_1/new/cube_root_tb.v,1637936474,verilog,,,,cube_root_tb,,,../../../../cube_root.srcs/sources_1/ip/vio_0_2/hdl,,,,,
E:/STUDY/Books/Electronica/microcontrollers/BITS/sem 1/Reconfigurable computing/Assignments/Assignment 2/Cube_Root/cube_root.srcs/sources_1/new/c_root.v,1637941272,verilog,,E:/STUDY/Books/Electronica/microcontrollers/BITS/sem 1/Reconfigurable computing/Assignments/Assignment 2/Cube_Root/cube_root.srcs/sim_1/new/cube_root_tb.v,,c_root,,,../../../../cube_root.srcs/sources_1/ip/vio_0_2/hdl,,,,,
