// Seed: 2383855390
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  assign id_1 = id_1;
  wire id_4[1 : (  -1  )];
  id_5 :
  assert property (@(id_4) -1)
  else;
endmodule
module module_1 #(
    parameter id_3 = 32'd55,
    parameter id_5 = 32'd73
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  inout wire _id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1
  );
  inout wire _id_3;
  inout wor id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  logic [id_5 : id_3] id_7;
  nor primCall (id_6, id_1, id_2, id_4);
endmodule
