{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621279445046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621279445046 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621279445183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621279445234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621279445234 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621279445807 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621279445840 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621279446488 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621279458315 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 102 global CLKCTRL_G6 " "clk~inputCLKENA0 with 102 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621279458721 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 300 global CLKCTRL_G7 " "rst~inputCLKENA0 with 300 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621279458721 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621279458721 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G4 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621279458721 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621279458721 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621279458721 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621279458722 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621279458722 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621279458722 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621279458722 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621279458722 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621279458723 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621279458856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621279458860 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621279458866 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621279458872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621279458872 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621279458875 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "188 " "TimeQuest Timing Analyzer is analyzing 188 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621279460285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621279460302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621279460302 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~13  from: cin  to: sumout " "Cell: display\|Add26~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~17  from: cin  to: sumout " "Cell: display\|Add26~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~1  from: cin  to: sumout " "Cell: display\|Add26~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~21  from: cin  to: sumout " "Cell: display\|Add26~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~25  from: cin  to: sumout " "Cell: display\|Add26~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~29  from: cin  to: sumout " "Cell: display\|Add26~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~33  from: cin  to: sumout " "Cell: display\|Add26~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~37  from: cin  to: sumout " "Cell: display\|Add26~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~41  from: cin  to: sumout " "Cell: display\|Add26~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~41  from: sharein  to: sumout " "Cell: display\|Add26~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~45  from: cin  to: sumout " "Cell: display\|Add26~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~45  from: datac  to: sumout " "Cell: display\|Add26~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~45  from: sharein  to: sumout " "Cell: display\|Add26~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: cin  to: sumout " "Cell: display\|Add26~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: datac  to: sumout " "Cell: display\|Add26~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: sharein  to: sumout " "Cell: display\|Add26~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: cin  to: sumout " "Cell: display\|Add26~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: datac  to: sumout " "Cell: display\|Add26~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: sharein  to: sumout " "Cell: display\|Add26~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: cin  to: sumout " "Cell: display\|Add26~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: datac  to: sumout " "Cell: display\|Add26~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: sharein  to: sumout " "Cell: display\|Add26~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~5  from: cin  to: sumout " "Cell: display\|Add26~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~62  from: datac  to: cout " "Cell: display\|Add26~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~66  from: datac  to: cout " "Cell: display\|Add26~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~9  from: cin  to: sumout " "Cell: display\|Add26~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~13  from: cin  to: sumout " "Cell: display\|Add27~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~17  from: cin  to: sumout " "Cell: display\|Add27~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~1  from: cin  to: sumout " "Cell: display\|Add27~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~21  from: cin  to: sumout " "Cell: display\|Add27~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~25  from: cin  to: sumout " "Cell: display\|Add27~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~29  from: cin  to: sumout " "Cell: display\|Add27~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~33  from: cin  to: sumout " "Cell: display\|Add27~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~37  from: cin  to: sumout " "Cell: display\|Add27~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~41  from: cin  to: sumout " "Cell: display\|Add27~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~45  from: cin  to: sumout " "Cell: display\|Add27~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~45  from: sharein  to: sumout " "Cell: display\|Add27~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~49  from: cin  to: sumout " "Cell: display\|Add27~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~49  from: datac  to: sumout " "Cell: display\|Add27~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~49  from: sharein  to: sumout " "Cell: display\|Add27~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~53  from: cin  to: sumout " "Cell: display\|Add27~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~53  from: datac  to: sumout " "Cell: display\|Add27~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~53  from: sharein  to: sumout " "Cell: display\|Add27~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~57  from: cin  to: sumout " "Cell: display\|Add27~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~57  from: datac  to: sumout " "Cell: display\|Add27~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~57  from: sharein  to: sumout " "Cell: display\|Add27~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~5  from: cin  to: sumout " "Cell: display\|Add27~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~61  from: cin  to: sumout " "Cell: display\|Add27~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~61  from: datac  to: sumout " "Cell: display\|Add27~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~61  from: sharein  to: sumout " "Cell: display\|Add27~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~66  from: datac  to: cout " "Cell: display\|Add27~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~70  from: datac  to: cout " "Cell: display\|Add27~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add27~9  from: cin  to: sumout " "Cell: display\|Add27~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~13  from: cin  to: sumout " "Cell: display\|Add35~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~17  from: cin  to: sumout " "Cell: display\|Add35~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~1  from: cin  to: sumout " "Cell: display\|Add35~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~21  from: cin  to: sumout " "Cell: display\|Add35~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~25  from: cin  to: sumout " "Cell: display\|Add35~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~29  from: cin  to: sumout " "Cell: display\|Add35~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~33  from: cin  to: sumout " "Cell: display\|Add35~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~37  from: cin  to: sumout " "Cell: display\|Add35~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~41  from: cin  to: sumout " "Cell: display\|Add35~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~41  from: sharein  to: sumout " "Cell: display\|Add35~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~45  from: cin  to: sumout " "Cell: display\|Add35~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~45  from: datac  to: sumout " "Cell: display\|Add35~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~45  from: sharein  to: sumout " "Cell: display\|Add35~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: cin  to: sumout " "Cell: display\|Add35~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: datac  to: sumout " "Cell: display\|Add35~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: sharein  to: sumout " "Cell: display\|Add35~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: cin  to: sumout " "Cell: display\|Add35~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: datac  to: sumout " "Cell: display\|Add35~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: sharein  to: sumout " "Cell: display\|Add35~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: cin  to: sumout " "Cell: display\|Add35~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: datac  to: sumout " "Cell: display\|Add35~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: sharein  to: sumout " "Cell: display\|Add35~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~5  from: cin  to: sumout " "Cell: display\|Add35~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~62  from: datac  to: cout " "Cell: display\|Add35~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~66  from: datac  to: cout " "Cell: display\|Add35~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~9  from: cin  to: sumout " "Cell: display\|Add35~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~13  from: cin  to: sumout " "Cell: display\|Add36~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~17  from: cin  to: sumout " "Cell: display\|Add36~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~1  from: cin  to: sumout " "Cell: display\|Add36~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~21  from: cin  to: sumout " "Cell: display\|Add36~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~25  from: cin  to: sumout " "Cell: display\|Add36~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~29  from: cin  to: sumout " "Cell: display\|Add36~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~33  from: cin  to: sumout " "Cell: display\|Add36~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~37  from: cin  to: sumout " "Cell: display\|Add36~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~41  from: cin  to: sumout " "Cell: display\|Add36~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~45  from: cin  to: sumout " "Cell: display\|Add36~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~45  from: sharein  to: sumout " "Cell: display\|Add36~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~49  from: cin  to: sumout " "Cell: display\|Add36~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~49  from: datac  to: sumout " "Cell: display\|Add36~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~49  from: sharein  to: sumout " "Cell: display\|Add36~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~53  from: cin  to: sumout " "Cell: display\|Add36~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~53  from: datac  to: sumout " "Cell: display\|Add36~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~53  from: sharein  to: sumout " "Cell: display\|Add36~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~57  from: cin  to: sumout " "Cell: display\|Add36~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~57  from: datac  to: sumout " "Cell: display\|Add36~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~57  from: sharein  to: sumout " "Cell: display\|Add36~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~5  from: cin  to: sumout " "Cell: display\|Add36~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~61  from: cin  to: sumout " "Cell: display\|Add36~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~61  from: datac  to: sumout " "Cell: display\|Add36~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~61  from: sharein  to: sumout " "Cell: display\|Add36~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~66  from: datac  to: cout " "Cell: display\|Add36~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~70  from: datac  to: cout " "Cell: display\|Add36~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add36~9  from: cin  to: sumout " "Cell: display\|Add36~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~13  from: cin  to: sumout " "Cell: display\|Add44~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~17  from: cin  to: sumout " "Cell: display\|Add44~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~1  from: cin  to: sumout " "Cell: display\|Add44~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~21  from: cin  to: sumout " "Cell: display\|Add44~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~25  from: cin  to: sumout " "Cell: display\|Add44~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~29  from: cin  to: sumout " "Cell: display\|Add44~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~33  from: cin  to: sumout " "Cell: display\|Add44~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~37  from: cin  to: sumout " "Cell: display\|Add44~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~41  from: cin  to: sumout " "Cell: display\|Add44~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~41  from: sharein  to: sumout " "Cell: display\|Add44~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~45  from: cin  to: sumout " "Cell: display\|Add44~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~45  from: datac  to: sumout " "Cell: display\|Add44~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~45  from: sharein  to: sumout " "Cell: display\|Add44~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: cin  to: sumout " "Cell: display\|Add44~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: datac  to: sumout " "Cell: display\|Add44~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: sharein  to: sumout " "Cell: display\|Add44~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: cin  to: sumout " "Cell: display\|Add44~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: datac  to: sumout " "Cell: display\|Add44~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: sharein  to: sumout " "Cell: display\|Add44~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: cin  to: sumout " "Cell: display\|Add44~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: datac  to: sumout " "Cell: display\|Add44~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: sharein  to: sumout " "Cell: display\|Add44~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~5  from: cin  to: sumout " "Cell: display\|Add44~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~62  from: datac  to: cout " "Cell: display\|Add44~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~66  from: datac  to: cout " "Cell: display\|Add44~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~9  from: cin  to: sumout " "Cell: display\|Add44~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~13  from: cin  to: sumout " "Cell: display\|Add45~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~17  from: cin  to: sumout " "Cell: display\|Add45~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~1  from: cin  to: sumout " "Cell: display\|Add45~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~21  from: cin  to: sumout " "Cell: display\|Add45~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~25  from: cin  to: sumout " "Cell: display\|Add45~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~29  from: cin  to: sumout " "Cell: display\|Add45~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~33  from: cin  to: sumout " "Cell: display\|Add45~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~37  from: cin  to: sumout " "Cell: display\|Add45~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~41  from: cin  to: sumout " "Cell: display\|Add45~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~45  from: cin  to: sumout " "Cell: display\|Add45~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~45  from: sharein  to: sumout " "Cell: display\|Add45~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~49  from: cin  to: sumout " "Cell: display\|Add45~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~49  from: datac  to: sumout " "Cell: display\|Add45~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~49  from: sharein  to: sumout " "Cell: display\|Add45~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~53  from: cin  to: sumout " "Cell: display\|Add45~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~53  from: datac  to: sumout " "Cell: display\|Add45~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~53  from: sharein  to: sumout " "Cell: display\|Add45~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~57  from: cin  to: sumout " "Cell: display\|Add45~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~57  from: datac  to: sumout " "Cell: display\|Add45~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~57  from: sharein  to: sumout " "Cell: display\|Add45~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~5  from: cin  to: sumout " "Cell: display\|Add45~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~61  from: cin  to: sumout " "Cell: display\|Add45~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~61  from: datac  to: sumout " "Cell: display\|Add45~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~61  from: sharein  to: sumout " "Cell: display\|Add45~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~66  from: datac  to: cout " "Cell: display\|Add45~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~70  from: datac  to: cout " "Cell: display\|Add45~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add45~9  from: cin  to: sumout " "Cell: display\|Add45~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~13  from: cin  to: sumout " "Cell: display\|Add53~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~17  from: cin  to: sumout " "Cell: display\|Add53~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~1  from: cin  to: sumout " "Cell: display\|Add53~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~21  from: cin  to: sumout " "Cell: display\|Add53~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~25  from: cin  to: sumout " "Cell: display\|Add53~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~29  from: cin  to: sumout " "Cell: display\|Add53~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~33  from: cin  to: sumout " "Cell: display\|Add53~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~37  from: cin  to: sumout " "Cell: display\|Add53~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~41  from: cin  to: sumout " "Cell: display\|Add53~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~41  from: sharein  to: sumout " "Cell: display\|Add53~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~45  from: cin  to: sumout " "Cell: display\|Add53~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~45  from: datac  to: sumout " "Cell: display\|Add53~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~45  from: sharein  to: sumout " "Cell: display\|Add53~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~49  from: cin  to: sumout " "Cell: display\|Add53~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~49  from: datac  to: sumout " "Cell: display\|Add53~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~49  from: sharein  to: sumout " "Cell: display\|Add53~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~53  from: cin  to: sumout " "Cell: display\|Add53~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~53  from: datac  to: sumout " "Cell: display\|Add53~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~53  from: sharein  to: sumout " "Cell: display\|Add53~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~57  from: cin  to: sumout " "Cell: display\|Add53~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~57  from: datac  to: sumout " "Cell: display\|Add53~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~57  from: sharein  to: sumout " "Cell: display\|Add53~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~5  from: cin  to: sumout " "Cell: display\|Add53~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~62  from: datac  to: cout " "Cell: display\|Add53~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~66  from: datac  to: cout " "Cell: display\|Add53~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add53~9  from: cin  to: sumout " "Cell: display\|Add53~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~13  from: cin  to: sumout " "Cell: display\|Add55~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~17  from: cin  to: sumout " "Cell: display\|Add55~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~1  from: cin  to: sumout " "Cell: display\|Add55~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~21  from: cin  to: sumout " "Cell: display\|Add55~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~25  from: cin  to: sumout " "Cell: display\|Add55~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~29  from: cin  to: sumout " "Cell: display\|Add55~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~33  from: cin  to: sumout " "Cell: display\|Add55~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~37  from: cin  to: sumout " "Cell: display\|Add55~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~41  from: cin  to: sumout " "Cell: display\|Add55~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~45  from: cin  to: sumout " "Cell: display\|Add55~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~45  from: sharein  to: sumout " "Cell: display\|Add55~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~49  from: cin  to: sumout " "Cell: display\|Add55~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~49  from: datac  to: sumout " "Cell: display\|Add55~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~49  from: sharein  to: sumout " "Cell: display\|Add55~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~53  from: cin  to: sumout " "Cell: display\|Add55~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~53  from: datac  to: sumout " "Cell: display\|Add55~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~53  from: sharein  to: sumout " "Cell: display\|Add55~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~57  from: cin  to: sumout " "Cell: display\|Add55~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~57  from: datac  to: sumout " "Cell: display\|Add55~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~57  from: sharein  to: sumout " "Cell: display\|Add55~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~5  from: cin  to: sumout " "Cell: display\|Add55~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~61  from: cin  to: sumout " "Cell: display\|Add55~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~61  from: datac  to: sumout " "Cell: display\|Add55~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~61  from: sharein  to: sumout " "Cell: display\|Add55~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~66  from: datac  to: cout " "Cell: display\|Add55~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~70  from: datac  to: cout " "Cell: display\|Add55~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add55~9  from: cin  to: sumout " "Cell: display\|Add55~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~125  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~125  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~124  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~124  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~115  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~115  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~77  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~77  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~79  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~79  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~73  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~73  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~75  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~75  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~127  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~127  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~126  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~126  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~101  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~101  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~61  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~63  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~63  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~57  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~59  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~59  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~129  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~129  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~128  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~128  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~108  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~108  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~69  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~71  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~65  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~67  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~67  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~131  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~131  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~130  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~130  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~122  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~122  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~85  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~87  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~87  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~81  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~81  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~83  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621279460407 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621279460407 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621279460520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621279460522 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621279460525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621279461712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621279461716 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621279461716 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621279462060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621279468637 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621279470994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:45 " "Fitter placement preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621279513530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621279557429 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621279596443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:39 " "Fitter placement operations ending: elapsed time is 00:00:39" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621279596443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621279599373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 3.0% " "5e+03 ns of routing delay (approximately 3.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1621279623195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "C:/Users/James/Workspace/ELEC5566M-MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621279643174 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621279643174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621280335242 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621280335242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:12:11 " "Fitter routing operations ending: elapsed time is 00:12:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621280335253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 47.44 " "Total time spent on timing analysis during the Fitter is 47.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621280369424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621280369567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621280377551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621280377559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621280385111 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:45 " "Fitter post-fit operations ending: elapsed time is 00:00:45" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621280414126 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621280416044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6837 " "Peak virtual memory: 6837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621280420689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 20:40:20 2021 " "Processing ended: Mon May 17 20:40:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621280420689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:18 " "Elapsed time: 00:16:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621280420689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:22:34 " "Total CPU time (on all processors): 00:22:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621280420689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621280420689 ""}
